TRACE::2021-02-15.15:44:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:44:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:44:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-15.15:44:54::SCWPlatform::Opened new HwDB with name top_11
TRACE::2021-02-15.15:44:54::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-02-15.15:44:54::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led"
		}]
}
TRACE::2021-02-15.15:44:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-02-15.15:44:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.15:44:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.15:44:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:44:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:44:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:44:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:44:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-02-15.15:44:54::SCWPlatform::Generating the sources  .
TRACE::2021-02-15.15:44:54::SCWBDomain::Generating boot domain sources.
TRACE::2021-02-15.15:44:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:44:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:44:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:44:54::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:44:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-15.15:44:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:44:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-15.15:44:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-15.15:44:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-15.15:44:54::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-15.15:45:02::SCWPlatform::Generating sources Done.
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-02-15.15:45:02::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-02-15.15:45:02::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-02-15.15:45:02::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.15:45:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.15:45:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.15:45:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:02::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-15.15:45:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.15:45:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.15:45:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:02::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:02::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:03::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:03::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:03::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:03::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.15:45:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-15.15:45:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-15.15:45:03::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.15:45:03::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-02-15.15:45:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:04::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:04::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-02-15.15:45:04::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-02-15.15:45:04::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-02-15.15:45:04::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.15:45:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-15.15:45:04::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-15.15:45:05::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.15:45:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.15:45:05::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.15:45:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.15:45:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.15:45:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.15:45:05::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-15.15:45:05::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.15:45:05::SCWSystem::Not a boot domain 
LOG::2021-02-15.15:45:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.15:45:05::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.15:45:05::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.15:45:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.15:45:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.15:45:05::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.15:45:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.15:45:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.15:45:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-15.15:45:05::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-15.15:45:05::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.15:45:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.15:45:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-02-15.15:45:05::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-02-15.15:45:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.15:45:05::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.15:45:05::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.15:45:05::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.15:45:05::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.15:45:05::SCWSystem::dir created 
TRACE::2021-02-15.15:45:05::SCWSystem::Writing the bif 
TRACE::2021-02-15.15:45:05::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.15:45:05::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.15:45:05::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.15:45:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.15:45:05::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:05::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-15.15:45:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:06::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-02-15.15:45:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-15.15:45:07::SCWPlatform::Clearing the existing platform
TRACE::2021-02-15.15:45:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-15.15:45:07::SCWBDomain::clearing the fsbl build
TRACE::2021-02-15.15:45:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:07::SCWSystem::Clearing the domains completed.
TRACE::2021-02-15.15:45:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-15.15:45:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:07::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened new HwDB with name top_12
TRACE::2021-02-15.15:45:10::SCWReader::Active system found as  pr_led
TRACE::2021-02-15.15:45:10::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-15.15:45:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.15:45:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.15:45:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-15.15:45:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.15:45:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.15:45:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:10::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-15.15:45:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:11::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.15:45:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWReader::No isolation master present  
TRACE::2021-02-15.15:45:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.15:45:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.15:45:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-15.15:45:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.15:45:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:11::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.15:45:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:11::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:11::SCWReader::No isolation master present  
TRACE::2021-02-15.15:45:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:13::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:13::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::In reload Mss file.
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-15.15:45:14::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-02-15.15:45:14::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-02-15.15:45:14::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.15:45:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.15:45:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.15:45:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-15.15:45:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:14::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:14::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-02-15.15:45:28::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.15:45:28::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.15:45:28::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.15:45:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.15:45:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.15:45:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.15:45:28::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-15.15:45:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:28::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:28::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-02-15.15:45:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.15:45:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.15:45:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:28::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-15.15:45:28::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.15:45:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.15:45:28::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-02-15.15:45:28::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-15.15:45:28::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-15.15:45:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.15:45:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.15:45:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.15:45:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-15.15:45:28::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-15.15:45:28::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.15:45:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.15:45:28::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.15:45:28::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.15:45:28::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-15.15:45:28::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.15:45:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.15:45:28::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.15:45:28::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.15:45:28::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-15.15:45:28::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.15:45:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.15:45:28::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-15.15:45:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-15.15:45:28::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.15:45:29::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-15.15:45:29::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.15:45:29::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-15.15:45:29::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.15:45:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.15:45:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-15.15:45:29::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-15.15:45:29::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.15:45:29::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.15:45:29::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:29::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:29::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.15:45:29::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.15:45:29::SCWBDomain::io_v4_6/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-15.15:45:29::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-15.15:45:29::SCWBDomain::c_v2_0/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-15.15:45:29::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-15.15:45:29::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:29::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.15:45:29::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.15:45:29::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.15:45:29::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:29::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.15:45:29::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:29::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.15:45:29::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:29::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:29::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:29::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-15.15:45:29::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.15:45:29::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.15:45:29::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:29::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:29::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.15:45:29::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.15:45:29::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.15:45:29::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-15.15:45:29::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.15:45:29::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-15.15:45:29::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.15:45:29::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-15.15:45:29::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.15:45:29::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.15:45:29::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-15.15:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-15.15:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.15:45:30::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-15.15:45:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.15:45:30::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-15.15:45:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.15:45:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-15.15:45:30::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-15.15:45:30::SCWBDomain::"Compiling axidma"

TRACE::2021-02-15.15:45:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-15.15:45:30::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-15.15:45:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.15:45:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.15:45:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.15:45:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.15:45:30::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-15.15:45:30::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-15.15:45:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-15.15:45:30::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-15.15:45:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.15:45:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.15:45:31::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.15:45:31::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.15:45:31::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-15.15:45:31::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.15:45:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.15:45:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.15:45:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.15:45:31::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-15.15:45:31::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.15:45:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.15:45:31::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-15.15:45:31::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.15:45:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.15:45:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.15:45:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.15:45:31::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-15.15:45:31::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-15.15:45:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-15.15:45:32::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-15.15:45:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.15:45:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:32::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-15.15:45:32::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-15.15:45:32::SCWBDomain::"Compiling emacps"

TRACE::2021-02-15.15:45:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-15.15:45:33::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-15.15:45:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.15:45:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.15:45:33::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-15.15:45:33::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-15.15:45:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.15:45:33::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-15.15:45:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.15:45:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.15:45:33::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.15:45:33::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-15.15:45:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.15:45:33::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-15.15:45:33::SCWBDomain::"Compiling gpio"

TRACE::2021-02-15.15:45:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.15:45:34::SCWBDomain::io_v4_6/src'

TRACE::2021-02-15.15:45:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.15:45:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.15:45:34::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.15:45:34::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-02-15.15:45:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-15.15:45:34::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-15.15:45:34::SCWBDomain::"Compiling prc"

TRACE::2021-02-15.15:45:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-15.15:45:34::SCWBDomain::c_v2_0/src'

TRACE::2021-02-15.15:45:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.15:45:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-15.15:45:34::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-15.15:45:34::SCWBDomain::"Compiling qspips"

TRACE::2021-02-15.15:45:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-15.15:45:35::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-15.15:45:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.15:45:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:35::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-15.15:45:35::SCWBDomain::"Compiling scugic"

TRACE::2021-02-15.15:45:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.15:45:36::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-15.15:45:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.15:45:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:36::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-15.15:45:36::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-15.15:45:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.15:45:36::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-15.15:45:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.15:45:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:36::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-15.15:45:36::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-15.15:45:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.15:45:37::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-15.15:45:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.15:45:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.15:45:37::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.15:45:37::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-15.15:45:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:37::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-15.15:45:37::SCWBDomain::"Compiling sdps"

TRACE::2021-02-15.15:45:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-15.15:45:37::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-15.15:45:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.15:45:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.15:45:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.15:45:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:38::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-15.15:45:38::SCWBDomain::"Compiling standalone"

TRACE::2021-02-15.15:45:40::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.15:45:40::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-15.15:45:40::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.15:45:40::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-15.15:45:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.15:45:40::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-15.15:45:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.15:45:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.15:45:40::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-15.15:45:40::SCWBDomain::"Compiling uartps"

TRACE::2021-02-15.15:45:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-15.15:45:41::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-15.15:45:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.15:45:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.15:45:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.15:45:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.15:45:41::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-15.15:45:41::SCWBDomain::"Compiling usbps"

TRACE::2021-02-15.15:45:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-15.15:45:42::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-15.15:45:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.15:45:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.15:45:42::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-15.15:45:42::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-15.15:45:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-15.15:45:43::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-15.15:45:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.15:45:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.15:45:43::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-15.15:45:43::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-15.15:45:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.15:45:43::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-15.15:45:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-15.15:45:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.15:45:43::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-15.15:45:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.15:45:43::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-15.15:45:43::SCWBDomain::'Finished building libraries'

TRACE::2021-02-15.15:45:43::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-15.15:45:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-15.15:45:44::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.15:45:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.15:45:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-15.15:45:44::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.15:45:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-15.15:45:44::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.15:45:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.15:45:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.15:45:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-15.15:45:44::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.15:45:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.15:45:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.15:45:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-15.15:45:45::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.15:45:45::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-02-15.15:45:45::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-15.15:45:45::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-15.15:45:45::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-02-15.15:45:45::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-15.15:45:45::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.15:45:45::SCWSystem::Not a boot domain 
LOG::2021-02-15.15:45:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.15:45:45::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.15:45:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.15:45:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.15:45:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.15:45:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.15:45:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:45::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:45::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:45::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.15:45:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.15:45:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.15:45:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-15.15:45:45::SCWMssOS::doing bsp build ... 
TRACE::2021-02-15.15:45:45::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.15:45:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.15:45:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.15:45:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.15:45:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.15:45:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.15:45:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.15:45:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.15:45:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.15:45:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.15:45:45::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.15:45:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.15:45:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.15:45:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.15:45:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.15:45:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.15:45:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.15:45:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.15:45:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.15:45:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.15:45:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.15:45:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:46::SCWMssOS::"Compiling axidma"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.15:45:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.15:45:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.15:45:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.15:45:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.15:45:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.15:45:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.15:45:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.15:45:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.15:45:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.15:45:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.15:45:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.15:45:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.15:45:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:47::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-15.15:45:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.15:45:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.15:45:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.15:45:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:48::SCWMssOS::"Compiling emacps"

TRACE::2021-02-15.15:45:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.15:45:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:49::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-15.15:45:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.15:45:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.15:45:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.15:45:49::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.15:45:49::SCWMssOS::"Compiling gpio"

TRACE::2021-02-15.15:45:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.15:45:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.15:45:50::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.15:45:50::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-15.15:45:50::SCWMssOS::"Compiling prc"

TRACE::2021-02-15.15:45:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.15:45:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:51::SCWMssOS::"Compiling qspips"

TRACE::2021-02-15.15:45:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.15:45:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:51::SCWMssOS::"Compiling scugic"

TRACE::2021-02-15.15:45:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.15:45:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.15:45:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.15:45:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:52::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-15.15:45:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.15:45:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:52::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-15.15:45:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.15:45:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.15:45:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.15:45:53::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.15:45:53::SCWMssOS::"Compiling sdps"

TRACE::2021-02-15.15:45:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.15:45:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.15:45:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.15:45:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:54::SCWMssOS::"Compiling standalone"

TRACE::2021-02-15.15:45:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.15:45:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:56::SCWMssOS::"Compiling uartps"

TRACE::2021-02-15.15:45:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.15:45:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.15:45:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.15:45:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.15:45:57::SCWMssOS::"Compiling usbps"

TRACE::2021-02-15.15:45:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.15:45:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.15:45:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.15:45:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.15:45:58::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-15.15:45:59::SCWMssOS::'Finished building libraries'

TRACE::2021-02-15.15:45:59::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.15:45:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.15:45:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-15.15:45:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.15:45:59::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.15:45:59::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.15:45:59::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.15:45:59::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.15:45:59::SCWSystem::dir created 
TRACE::2021-02-15.15:45:59::SCWSystem::Writing the bif 
TRACE::2021-02-15.15:45:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.15:45:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.15:45:59::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.15:45:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:59::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:45:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:45:59::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:45:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:59::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:59::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:59::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:59::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.15:45:59::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.15:45:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:45:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:45:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:45:59::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:45:59::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:45:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:45:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:45:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:55:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:55:23::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:55:23::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:55:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:55:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:55:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::In reload Mss file.
TRACE::2021-02-15.15:55:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:55:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:55:24::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:55:24::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:55:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-15.15:55:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-15.15:55:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-15.15:55:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.15:55:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-15.15:55:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.15:55:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.15:55:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.15:55:24::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.15:55:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.15:55:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.15:55:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.15:55:24::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-02-15.15:55:24::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-02-15.15:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.15:55:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.15:55:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.15:55:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:14::SCWPlatform::Clearing the existing platform
TRACE::2021-02-15.16:15:14::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-15.16:15:14::SCWBDomain::clearing the fsbl build
TRACE::2021-02-15.16:15:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:14::SCWSystem::Clearing the domains completed.
TRACE::2021-02-15.16:15:14::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-15.16:15:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:14::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened new HwDB with name top_15
TRACE::2021-02-15.16:15:18::SCWReader::Active system found as  pr_led
TRACE::2021-02-15.16:15:18::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-15.16:15:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.16:15:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.16:15:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-15.16:15:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.16:15:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.16:15:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-15.16:15:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.16:15:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.16:15:18::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.16:15:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.16:15:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWReader::No isolation master present  
TRACE::2021-02-15.16:15:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.16:15:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.16:15:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-15.16:15:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.16:15:19::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.16:15:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.16:15:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.16:15:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.16:15:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.16:15:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:19::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:19::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWReader::No isolation master present  
TRACE::2021-02-15.16:15:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:19::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:19::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::In reload Mss file.
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-15.16:15:20::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-02-15.16:15:20::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-02-15.16:15:20::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.16:15:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.16:15:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.16:15:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-15.16:15:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.16:15:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.16:15:20::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:15:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:15:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:15:20::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:15:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.16:15:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:15:20::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:20:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:20:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:20:24::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:20:24::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:20:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-02-15.16:20:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:24::SCWMssOS::In reload Mss file.
TRACE::2021-02-15.16:20:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:20:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:20:24::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:20:24::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:20:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2021-02-15.16:20:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-15.16:20:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-15.16:20:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.16:20:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-15.16:20:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.16:20:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.16:20:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.16:20:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.16:20:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:20:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:20:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:20:25::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:20:25::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:20:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-15.16:20:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:20:25::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-02-15.16:21:06::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.16:21:06::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.16:21:06::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.16:21:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.16:21:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.16:21:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.16:21:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-15.16:21:06::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.16:21:06::SCWSystem::Not a boot domain 
LOG::2021-02-15.16:21:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.16:21:06::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.16:21:06::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.16:21:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.16:21:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.16:21:06::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:21:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:21:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-15.16:21:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-15.16:21:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.16:21:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.16:21:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.16:21:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.16:21:06::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-15.16:21:06::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-15.16:21:06::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.16:21:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.16:21:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-15.16:21:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.16:21:06::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.16:21:06::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.16:21:06::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.16:21:06::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.16:21:06::SCWSystem::dir created 
TRACE::2021-02-15.16:21:06::SCWSystem::Writing the bif 
TRACE::2021-02-15.16:21:06::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.16:21:06::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.16:21:06::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.16:21:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2021-02-15.16:21:06::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.16:21:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.16:21:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.16:21:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:21:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:21:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.16:21:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:21:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:21:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.16:21:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.16:21:06::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.16:21:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.16:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.16:21:06::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.16:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.16:21:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.16:21:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.16:21:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:18::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:18::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:31::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:31::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:31::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-02-15.18:06:31::SCWMssOS::Added Library:  xilffs
TRACE::2021-02-15.18:06:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:06:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:06:32::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:06:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:06:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:06:32::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:06:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:32::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:32::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:32::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:32::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ac5c1f4c810956f952eb98c088947b3a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-15.18:06:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:06:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:06:32::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:06:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:32::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:32::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:32::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::In reload Mss file.
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:33::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-15.18:06:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.18:06:33::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.18:06:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:06:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:06:33::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:33::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:06:33::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-15.18:06:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.18:06:33::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:33::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.18:06:33::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-02-15.18:06:45::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.18:06:45::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.18:06:45::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.18:06:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.18:06:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.18:06:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.18:06:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-15.18:06:45::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.18:06:45::SCWSystem::Not a boot domain 
LOG::2021-02-15.18:06:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.18:06:45::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.18:06:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.18:06:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.18:06:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.18:06:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.18:06:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:06:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:06:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:06:45::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:06:45::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:06:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:06:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2021-02-15.18:06:45::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-02-15.18:06:45::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-02-15.18:06:45::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-15.18:06:45::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:45::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:45::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:45::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-15.18:06:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.18:06:45::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:45::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.18:06:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:06:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.18:06:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.18:06:45::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-02-15.18:06:45::SCWMssOS::doing bsp build ... 
TRACE::2021-02-15.18:06:45::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:06:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:06:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.18:06:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.18:06:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.18:06:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.18:06:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:06:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:06:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:06:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:06:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:06:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:06:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:06:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:06:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.18:06:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.18:06:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.18:06:45::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:06:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:06:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.18:06:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.18:06:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:06:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:06:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:06:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:06:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.18:06:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:06:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:06:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:46::SCWMssOS::"Compiling axidma"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.18:06:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.18:06:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.18:06:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.18:06:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.18:06:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.18:06:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.18:06:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:06:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:06:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.18:06:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:47::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-15.18:06:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.18:06:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:06:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:06:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:48::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-15.18:06:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.18:06:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:06:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:06:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:48::SCWMssOS::"Compiling emacps"

TRACE::2021-02-15.18:06:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.18:06:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:49::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-15.18:06:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.18:06:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.18:06:50::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.18:06:50::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.18:06:50::SCWMssOS::"Compiling gpio"

TRACE::2021-02-15.18:06:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.18:06:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.18:06:50::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.18:06:50::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-15.18:06:50::SCWMssOS::"Compiling prc"

TRACE::2021-02-15.18:06:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.18:06:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:51::SCWMssOS::"Compiling qspips"

TRACE::2021-02-15.18:06:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.18:06:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:52::SCWMssOS::"Compiling scugic"

TRACE::2021-02-15.18:06:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.18:06:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:06:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:06:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:52::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-15.18:06:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.18:06:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:53::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-15.18:06:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.18:06:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.18:06:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.18:06:53::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.18:06:53::SCWMssOS::"Compiling sdps"

TRACE::2021-02-15.18:06:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.18:06:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:06:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:06:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:54::SCWMssOS::"Compiling standalone"

TRACE::2021-02-15.18:06:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.18:06:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:57::SCWMssOS::"Compiling uartps"

TRACE::2021-02-15.18:06:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.18:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:06:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:06:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:06:58::SCWMssOS::"Compiling usbps"

TRACE::2021-02-15.18:06:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.18:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:58::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-15.18:06:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.18:06:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:06:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:06:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:06:59::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-15.18:07:00::SCWMssOS::'Finished building libraries'

TRACE::2021-02-15.18:07:00::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.18:07:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.18:07:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-15.18:07:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.18:07:00::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.18:07:00::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.18:07:00::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.18:07:00::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.18:07:00::SCWSystem::dir created 
TRACE::2021-02-15.18:07:00::SCWSystem::Writing the bif 
TRACE::2021-02-15.18:07:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.18:07:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.18:07:00::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.18:07:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:07:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:07:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:07:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:07:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:07:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:07:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:07:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:07:00::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:07:00::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:07:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:07:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:07:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:07:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:07:00::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:07:00::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:07:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:07:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:07:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.18:07:00::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.18:07:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:07:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:07:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:07:00::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:07:00::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:07:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:07:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:07:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:07:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:56:30::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-02-15.18:56:30::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-02-15.18:56:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-02-15.18:56:30::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-02-15.18:56:30::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-02-15.18:56:30::SCWMssOS::cleaning the bsp 
TRACE::2021-02-15.18:56:30::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-02-15.18:56:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-15.18:56:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-15.18:56:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-15.18:56:31::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-02-15.18:56:38::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.18:56:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.18:56:38::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.18:56:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.18:56:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.18:56:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.18:56:38::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-15.18:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:56:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:56:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:56:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:56:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:56:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:56:38::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-15.18:56:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.18:56:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.18:56:38::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-02-15.18:56:38::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-15.18:56:38::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:56:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:56:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-15.18:56:38::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-15.18:56:38::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.18:56:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.18:56:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.18:56:38::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-15.18:56:38::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.18:56:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.18:56:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.18:56:38::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-15.18:56:38::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.18:56:38::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-15.18:56:38::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.18:56:38::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-15.18:56:38::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.18:56:38::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-15.18:56:38::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:56:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:56:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-15.18:56:38::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-15.18:56:38::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.18:56:38::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.18:56:38::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-15.18:56:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.18:56:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.18:56:39::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.18:56:39::SCWBDomain::io_v4_6/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-15.18:56:39::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-15.18:56:39::SCWBDomain::c_v2_0/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-15.18:56:39::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-15.18:56:39::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:39::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.18:56:39::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.18:56:39::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.18:56:39::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:39::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.18:56:39::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:39::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.18:56:39::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:39::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-15.18:56:39::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.18:56:39::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.18:56:39::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:39::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:39::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.18:56:39::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.18:56:39::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.18:56:39::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-15.18:56:39::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.18:56:39::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-15.18:56:39::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.18:56:39::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-15.18:56:39::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.18:56:39::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.18:56:39::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.18:56:39::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.18:56:39::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.18:56:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-15.18:56:39::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-15.18:56:39::SCWBDomain::"Compiling axidma"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-15.18:56:40::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.18:56:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.18:56:40::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.18:56:40::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.18:56:40::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-15.18:56:40::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.18:56:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.18:56:40::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.18:56:40::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.18:56:40::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-15.18:56:40::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.18:56:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:56:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:56:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.18:56:40::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-15.18:56:40::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.18:56:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.18:56:40::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-15.18:56:40::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-15.18:56:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-15.18:56:41::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-15.18:56:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.18:56:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:56:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:56:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.18:56:41::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-15.18:56:41::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-15.18:56:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-15.18:56:41::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-15.18:56:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.18:56:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-15.18:56:41::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-15.18:56:41::SCWBDomain::"Compiling emacps"

TRACE::2021-02-15.18:56:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-15.18:56:42::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-15.18:56:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.18:56:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.18:56:42::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-15.18:56:42::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-15.18:56:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.18:56:43::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-15.18:56:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.18:56:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.18:56:43::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.18:56:43::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-15.18:56:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.18:56:43::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-15.18:56:43::SCWBDomain::"Compiling gpio"

TRACE::2021-02-15.18:56:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.18:56:44::SCWBDomain::io_v4_6/src'

TRACE::2021-02-15.18:56:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.18:56:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.18:56:44::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.18:56:44::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-02-15.18:56:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-15.18:56:44::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-15.18:56:44::SCWBDomain::"Compiling prc"

TRACE::2021-02-15.18:56:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-15.18:56:44::SCWBDomain::c_v2_0/src'

TRACE::2021-02-15.18:56:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.18:56:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-15.18:56:44::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-15.18:56:44::SCWBDomain::"Compiling qspips"

TRACE::2021-02-15.18:56:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-15.18:56:45::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-15.18:56:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.18:56:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:45::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-15.18:56:45::SCWBDomain::"Compiling scugic"

TRACE::2021-02-15.18:56:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.18:56:45::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-15.18:56:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.18:56:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:45::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:45::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-15.18:56:45::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-15.18:56:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.18:56:46::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-15.18:56:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.18:56:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:46::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-15.18:56:46::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-15.18:56:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.18:56:46::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-15.18:56:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.18:56:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.18:56:46::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.18:56:46::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-15.18:56:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:46::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-15.18:56:46::SCWBDomain::"Compiling sdps"

TRACE::2021-02-15.18:56:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-15.18:56:47::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-15.18:56:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.18:56:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:56:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:56:47::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:47::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-15.18:56:47::SCWBDomain::"Compiling standalone"

TRACE::2021-02-15.18:56:50::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.18:56:50::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-15.18:56:50::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.18:56:50::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-15.18:56:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.18:56:50::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-15.18:56:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.18:56:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.18:56:50::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-15.18:56:50::SCWBDomain::"Compiling uartps"

TRACE::2021-02-15.18:56:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-15.18:56:51::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-15.18:56:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.18:56:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:56:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:56:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.18:56:51::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-15.18:56:51::SCWBDomain::"Compiling usbps"

TRACE::2021-02-15.18:56:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-15.18:56:51::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-15.18:56:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.18:56:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.18:56:51::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-15.18:56:51::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-15.18:56:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-15.18:56:52::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-15.18:56:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.18:56:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.18:56:52::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-15.18:56:52::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-15.18:56:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.18:56:53::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-15.18:56:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-15.18:56:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.18:56:53::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-15.18:56:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.18:56:53::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-15.18:56:53::SCWBDomain::'Finished building libraries'

TRACE::2021-02-15.18:56:53::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-15.18:56:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-15.18:56:53::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-15.18:56:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.18:56:53::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.18:56:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-15.18:56:53::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.18:56:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.18:56:53::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.18:56:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-15.18:56:53::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.18:56:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.18:56:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.18:56:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.18:56:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-15.18:56:54::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.18:56:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-15.18:56:54::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.18:56:54::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-02-15.18:56:54::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-15.18:56:54::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-15.18:56:54::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-02-15.18:56:54::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-15.18:56:54::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.18:56:54::SCWSystem::Not a boot domain 
LOG::2021-02-15.18:56:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.18:56:54::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.18:56:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.18:56:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.18:56:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.18:56:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.18:56:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:56:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:56:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:56:54::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:56:54::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:56:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:56:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:56:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:56:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.18:56:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:56:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.18:56:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.18:56:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-15.18:56:54::SCWMssOS::doing bsp build ... 
TRACE::2021-02-15.18:56:54::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-15.18:56:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.18:56:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:56:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:56:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.18:56:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.18:56:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.18:56:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.18:56:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.18:56:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:56:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:56:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.18:56:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.18:56:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.18:56:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.18:56:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.18:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:56:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:56:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.18:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.18:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.18:56:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.18:56:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.18:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Compiling axidma"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.18:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.18:56:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.18:56:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.18:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.18:56:56::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.18:56:56::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-15.18:56:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.18:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:56:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:56:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:57::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-15.18:56:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.18:56:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:57::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-15.18:56:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.18:56:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:56:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:56:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:57::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-15.18:56:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.18:56:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.18:56:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.18:56:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:56:58::SCWMssOS::"Compiling emacps"

TRACE::2021-02-15.18:56:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.18:56:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:56:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:56:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:56:59::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-15.18:56:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.18:56:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.18:56:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.18:56:59::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.18:56:59::SCWMssOS::"Compiling gpio"

TRACE::2021-02-15.18:57:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.18:57:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.18:57:00::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.18:57:00::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-15.18:57:00::SCWMssOS::"Compiling prc"

TRACE::2021-02-15.18:57:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.18:57:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:57:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:57:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:57:00::SCWMssOS::"Compiling qspips"

TRACE::2021-02-15.18:57:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.18:57:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:57:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:57:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:57:01::SCWMssOS::"Compiling scugic"

TRACE::2021-02-15.18:57:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.18:57:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.18:57:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.18:57:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:57:02::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-15.18:57:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.18:57:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:57:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:57:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:57:02::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-15.18:57:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.18:57:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.18:57:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.18:57:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.18:57:02::SCWMssOS::"Compiling sdps"

TRACE::2021-02-15.18:57:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.18:57:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.18:57:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.18:57:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.18:57:03::SCWMssOS::"Compiling standalone"

TRACE::2021-02-15.18:57:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.18:57:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:57:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:57:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:57:06::SCWMssOS::"Compiling uartps"

TRACE::2021-02-15.18:57:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.18:57:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.18:57:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.18:57:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.18:57:07::SCWMssOS::"Compiling usbps"

TRACE::2021-02-15.18:57:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.18:57:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:57:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:57:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:57:08::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-15.18:57:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.18:57:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.18:57:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.18:57:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.18:57:08::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-15.18:57:09::SCWMssOS::'Finished building libraries'

TRACE::2021-02-15.18:57:09::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.18:57:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.18:57:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-15.18:57:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.18:57:09::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.18:57:09::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.18:57:09::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.18:57:09::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.18:57:09::SCWSystem::dir created 
TRACE::2021-02-15.18:57:09::SCWSystem::Writing the bif 
TRACE::2021-02-15.18:57:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.18:57:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.18:57:09::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.18:57:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:57:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:57:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:57:09::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:57:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:57:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.18:57:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.18:57:09::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.18:57:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:57:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:57:09::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:57:09::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:57:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:57:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:57:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.18:57:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:57:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:57:09::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:57:09::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:57:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:57:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:57:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:57:09::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.18:57:10::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.18:57:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.18:57:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.18:57:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.18:57:10::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-02-15.18:57:10::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-02-15.18:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.18:57:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.18:57:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-15.18:57:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-02-15.19:06:19::SCWReader::Active system found as  pr_led
TRACE::2021-02-15.19:06:19::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-15.19:06:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.19:06:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.19:06:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-15.19:06:19::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.19:06:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.19:06:19::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-15.19:06:19::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.19:06:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.19:06:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.19:06:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.19:06:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWReader::No isolation master present  
TRACE::2021-02-15.19:06:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.19:06:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.19:06:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:19::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-15.19:06:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.19:06:19::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.19:06:19::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.19:06:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.19:06:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.19:06:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.19:06:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:19::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWReader::No isolation master present  
LOG::2021-02-15.19:06:20::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.19:06:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.19:06:20::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.19:06:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.19:06:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.19:06:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.19:06:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-15.19:06:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:20::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:20::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-15.19:06:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.19:06:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.19:06:20::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-02-15.19:06:20::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-02-15.19:06:20::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.19:06:20::SCWSystem::Not a boot domain 
LOG::2021-02-15.19:06:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.19:06:20::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.19:06:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.19:06:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.19:06:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.19:06:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.19:06:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:20::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:20::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.19:06:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.19:06:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.19:06:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-15.19:06:20::SCWMssOS::doing bsp build ... 
TRACE::2021-02-15.19:06:20::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:06:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:06:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.19:06:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.19:06:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.19:06:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.19:06:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:06:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:06:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:06:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:06:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:06:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:06:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:06:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:06:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.19:06:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.19:06:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.19:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:06:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:06:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.19:06:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.19:06:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:06:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:06:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:06:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:06:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.19:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:06:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:06:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:21::SCWMssOS::"Compiling axidma"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.19:06:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.19:06:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.19:06:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.19:06:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.19:06:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.19:06:22::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.19:06:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:06:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:06:22::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.19:06:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:22::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-15.19:06:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.19:06:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:06:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:06:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:23::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-15.19:06:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.19:06:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:06:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:06:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:24::SCWMssOS::"Compiling emacps"

TRACE::2021-02-15.19:06:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.19:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:24::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-15.19:06:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.19:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.19:06:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.19:06:25::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.19:06:25::SCWMssOS::"Compiling gpio"

TRACE::2021-02-15.19:06:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.19:06:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.19:06:26::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.19:06:26::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-15.19:06:26::SCWMssOS::"Compiling prc"

TRACE::2021-02-15.19:06:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.19:06:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:26::SCWMssOS::"Compiling qspips"

TRACE::2021-02-15.19:06:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.19:06:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:27::SCWMssOS::"Compiling scugic"

TRACE::2021-02-15.19:06:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.19:06:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:06:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:06:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:28::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-15.19:06:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.19:06:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:28::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-15.19:06:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.19:06:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.19:06:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.19:06:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.19:06:29::SCWMssOS::"Compiling sdps"

TRACE::2021-02-15.19:06:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.19:06:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:06:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:06:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:30::SCWMssOS::"Compiling standalone"

TRACE::2021-02-15.19:06:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.19:06:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:33::SCWMssOS::"Compiling uartps"

TRACE::2021-02-15.19:06:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.19:06:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:06:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:06:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:06:33::SCWMssOS::"Compiling usbps"

TRACE::2021-02-15.19:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.19:06:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:34::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-15.19:06:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.19:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:06:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:06:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:06:35::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-15.19:06:35::SCWMssOS::'Finished building libraries'

TRACE::2021-02-15.19:06:35::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.19:06:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.19:06:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-15.19:06:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.19:06:35::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.19:06:35::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.19:06:35::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.19:06:35::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.19:06:35::SCWSystem::dir created 
TRACE::2021-02-15.19:06:35::SCWSystem::Writing the bif 
TRACE::2021-02-15.19:06:35::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.19:06:35::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.19:06:35::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.19:06:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.19:06:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.19:06:35::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.19:06:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.19:06:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.19:06:35::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.19:06:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:35::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:35::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:35::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:35::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.19:06:35::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.19:06:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:06:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:06:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:06:35::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:06:35::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:06:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:06:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:06:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:06:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:07:57::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-02-15.19:07:57::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-02-15.19:07:57::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-02-15.19:07:57::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-15.19:07:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-02-15.19:07:58::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-02-15.19:07:58::SCWMssOS::cleaning the bsp 
TRACE::2021-02-15.19:07:58::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-15.19:07:58::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-02-15.19:08:05::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-15.19:08:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-15.19:08:05::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-15.19:08:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-15.19:08:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-15.19:08:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.19:08:05::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-15.19:08:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:08:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:08:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:08:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:08:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:08:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:08:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:08:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:08:05::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-15.19:08:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.19:08:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-15.19:08:05::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-02-15.19:08:05::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-15.19:08:05::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:08:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:08:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-15.19:08:05::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-15.19:08:05::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.19:08:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.19:08:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.19:08:05::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-15.19:08:05::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.19:08:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.19:08:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.19:08:05::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-15.19:08:05::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.19:08:05::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-15.19:08:05::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.19:08:05::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-15.19:08:05::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.19:08:05::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-15.19:08:05::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:08:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:08:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-15.19:08:05::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-15.19:08:05::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.19:08:05::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.19:08:05::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:05::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.19:08:05::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.19:08:05::SCWBDomain::io_v4_6/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-15.19:08:05::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-15.19:08:05::SCWBDomain::c_v2_0/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-15.19:08:05::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-15.19:08:05::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:05::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.19:08:05::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.19:08:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.19:08:05::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:05::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.19:08:05::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-15.19:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.19:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:05::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.19:08:06::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:06::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-15.19:08:06::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.19:08:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.19:08:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:06::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:06::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.19:08:06::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.19:08:06::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.19:08:06::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-15.19:08:06::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.19:08:06::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-15.19:08:06::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.19:08:06::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-15.19:08:06::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.19:08:06::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.19:08:06::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.19:08:06::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.19:08:06::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.19:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-15.19:08:06::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-15.19:08:06::SCWBDomain::"Compiling axidma"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-15.19:08:07::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.19:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.19:08:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.19:08:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.19:08:07::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-15.19:08:07::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.19:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.19:08:07::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.19:08:07::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-15.19:08:07::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-15.19:08:07::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.19:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:08:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:08:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.19:08:07::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-15.19:08:07::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.19:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.19:08:07::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-15.19:08:07::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-15.19:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-15.19:08:08::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-15.19:08:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.19:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:08:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:08:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-15.19:08:08::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-15.19:08:08::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-15.19:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-15.19:08:08::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-15.19:08:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.19:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:08::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-15.19:08:08::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-15.19:08:08::SCWBDomain::"Compiling emacps"

TRACE::2021-02-15.19:08:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-15.19:08:09::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-15.19:08:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.19:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.19:08:09::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-15.19:08:09::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-15.19:08:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.19:08:10::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-15.19:08:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.19:08:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.19:08:10::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.19:08:10::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-15.19:08:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-15.19:08:10::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-15.19:08:10::SCWBDomain::"Compiling gpio"

TRACE::2021-02-15.19:08:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-15.19:08:10::SCWBDomain::io_v4_6/src'

TRACE::2021-02-15.19:08:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.19:08:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.19:08:10::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.19:08:10::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-02-15.19:08:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-15.19:08:10::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-15.19:08:10::SCWBDomain::"Compiling prc"

TRACE::2021-02-15.19:08:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-15.19:08:11::SCWBDomain::c_v2_0/src'

TRACE::2021-02-15.19:08:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.19:08:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-15.19:08:11::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-15.19:08:11::SCWBDomain::"Compiling qspips"

TRACE::2021-02-15.19:08:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-15.19:08:11::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-15.19:08:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.19:08:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:11::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-15.19:08:11::SCWBDomain::"Compiling scugic"

TRACE::2021-02-15.19:08:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.19:08:12::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-15.19:08:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.19:08:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:12::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-15.19:08:12::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-15.19:08:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.19:08:12::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-15.19:08:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.19:08:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:12::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-15.19:08:13::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-15.19:08:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-15.19:08:13::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-15.19:08:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.19:08:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.19:08:13::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.19:08:13::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-15.19:08:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:13::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-15.19:08:13::SCWBDomain::"Compiling sdps"

TRACE::2021-02-15.19:08:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-15.19:08:14::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-15.19:08:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.19:08:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:08:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:08:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:14::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-15.19:08:14::SCWBDomain::"Compiling standalone"

TRACE::2021-02-15.19:08:16::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-15.19:08:16::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-15.19:08:16::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.19:08:16::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-15.19:08:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-15.19:08:16::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-15.19:08:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.19:08:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.19:08:16::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-15.19:08:16::SCWBDomain::"Compiling uartps"

TRACE::2021-02-15.19:08:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-15.19:08:17::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-15.19:08:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.19:08:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:08:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:08:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-15.19:08:17::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-15.19:08:17::SCWBDomain::"Compiling usbps"

TRACE::2021-02-15.19:08:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-15.19:08:18::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-15.19:08:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.19:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.19:08:18::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-15.19:08:18::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-15.19:08:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-15.19:08:19::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-15.19:08:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.19:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.19:08:19::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-15.19:08:19::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-15.19:08:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.19:08:20::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-15.19:08:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-15.19:08:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-15.19:08:20::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-15.19:08:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-15.19:08:20::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-15.19:08:20::SCWBDomain::'Finished building libraries'

TRACE::2021-02-15.19:08:20::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-15.19:08:20::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.19:08:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-15.19:08:20::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.19:08:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-15.19:08:20::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.19:08:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.19:08:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-15.19:08:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.19:08:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.19:08:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-15.19:08:20::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.19:08:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-15.19:08:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-15.19:08:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-15.19:08:21::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-15.19:08:21::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-02-15.19:08:21::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-15.19:08:21::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-15.19:08:21::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-02-15.19:08:21::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-15.19:08:21::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-15.19:08:21::SCWSystem::Not a boot domain 
LOG::2021-02-15.19:08:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-15.19:08:21::SCWDomain::Generating domain artifcats
TRACE::2021-02-15.19:08:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-15.19:08:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-15.19:08:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-15.19:08:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-15.19:08:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:08:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:08:21::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:08:21::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:08:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:08:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:21::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-15.19:08:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-15.19:08:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-15.19:08:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-15.19:08:21::SCWMssOS::doing bsp build ... 
TRACE::2021-02-15.19:08:21::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:08:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:08:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-15.19:08:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-15.19:08:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.19:08:21::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.19:08:21::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:08:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:08:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.19:08:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-15.19:08:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-15.19:08:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-15.19:08:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-15.19:08:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-15.19:08:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-15.19:08:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-15.19:08:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:22::SCWMssOS::"Compiling axidma"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-15.19:08:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-15.19:08:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-15.19:08:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-15.19:08:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-15.19:08:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-15.19:08:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-15.19:08:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:08:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:08:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-15.19:08:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:23::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-15.19:08:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-15.19:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:08:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:08:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:24::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-15.19:08:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-15.19:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-15.19:08:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-15.19:08:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:24::SCWMssOS::"Compiling emacps"

TRACE::2021-02-15.19:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-15.19:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:25::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-15.19:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-15.19:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.19:08:26::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.19:08:26::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.19:08:26::SCWMssOS::"Compiling gpio"

TRACE::2021-02-15.19:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-15.19:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-15.19:08:26::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-15.19:08:26::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-15.19:08:26::SCWMssOS::"Compiling prc"

TRACE::2021-02-15.19:08:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-15.19:08:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:27::SCWMssOS::"Compiling qspips"

TRACE::2021-02-15.19:08:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-15.19:08:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:27::SCWMssOS::"Compiling scugic"

TRACE::2021-02-15.19:08:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-15.19:08:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-15.19:08:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-15.19:08:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:28::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-15.19:08:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-15.19:08:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:28::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-15.19:08:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-15.19:08:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-15.19:08:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-15.19:08:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-15.19:08:29::SCWMssOS::"Compiling sdps"

TRACE::2021-02-15.19:08:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-15.19:08:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-15.19:08:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-15.19:08:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:30::SCWMssOS::"Compiling standalone"

TRACE::2021-02-15.19:08:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-15.19:08:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:32::SCWMssOS::"Compiling uartps"

TRACE::2021-02-15.19:08:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-15.19:08:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-15.19:08:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-15.19:08:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-15.19:08:33::SCWMssOS::"Compiling usbps"

TRACE::2021-02-15.19:08:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-15.19:08:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:34::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-15.19:08:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-15.19:08:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-15.19:08:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-15.19:08:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-15.19:08:35::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-15.19:08:36::SCWMssOS::'Finished building libraries'

TRACE::2021-02-15.19:08:36::SCWMssOS::Copying to export directory.
TRACE::2021-02-15.19:08:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-15.19:08:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-15.19:08:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-15.19:08:36::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-15.19:08:36::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-15.19:08:36::SCWPlatform::Started preparing the platform 
TRACE::2021-02-15.19:08:36::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-15.19:08:36::SCWSystem::dir created 
TRACE::2021-02-15.19:08:36::SCWSystem::Writing the bif 
TRACE::2021-02-15.19:08:36::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-15.19:08:36::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-15.19:08:36::SCWPlatform::Completed generating the platform
TRACE::2021-02-15.19:08:36::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.19:08:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.19:08:36::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.19:08:36::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.19:08:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.19:08:36::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.19:08:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:08:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:08:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:08:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:08:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:08:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:08:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:08:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:08:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:08:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:08:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:08:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:08:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-15.19:08:36::SCWPlatform::updated the xpfm file.
TRACE::2021-02-15.19:08:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-15.19:08:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-15.19:08:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.19:08:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-15.19:08:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-15.19:08:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.19:08:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.19:08:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.19:08:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-02-16.09:38:42::SCWReader::Active system found as  pr_led
TRACE::2021-02-16.09:38:42::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-16.09:38:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-16.09:38:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-16.09:38:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-16.09:38:42::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-16.09:38:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.09:38:42::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-16.09:38:42::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.09:38:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.09:38:42::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.09:38:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-16.09:38:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:42::SCWReader::No isolation master present  
TRACE::2021-02-16.09:38:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-16.09:38:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-16.09:38:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-16.09:38:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-16.09:38:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.09:38:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.09:38:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.09:38:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.09:38:43::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.09:38:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-16.09:38:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWReader::No isolation master present  
LOG::2021-02-16.09:38:43::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-16.09:38:43::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-16.09:38:43::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-16.09:38:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-16.09:38:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-16.09:38:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-16.09:38:43::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-16.09:38:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-16.09:38:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-16.09:38:43::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-02-16.09:38:43::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-02-16.09:38:43::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-16.09:38:43::SCWSystem::Not a boot domain 
LOG::2021-02-16.09:38:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-16.09:38:43::SCWDomain::Generating domain artifcats
TRACE::2021-02-16.09:38:43::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-16.09:38:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-16.09:38:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-16.09:38:43::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:38:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:38:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:38:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:38:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:38:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-16.09:38:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:38:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-16.09:38:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-16.09:38:43::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-16.09:38:43::SCWMssOS::doing bsp build ... 
TRACE::2021-02-16.09:38:43::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-16.09:38:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-16.09:38:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.09:38:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.09:38:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-16.09:38:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-16.09:38:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-16.09:38:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-16.09:38:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-16.09:38:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-16.09:38:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.09:38:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.09:38:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.09:38:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.09:38:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.09:38:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.09:38:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.09:38:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.09:38:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-16.09:38:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-16.09:38:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.09:38:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.09:38:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-16.09:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-16.09:38:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-16.09:38:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-16.09:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-16.09:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.09:38:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.09:38:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-16.09:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-16.09:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.09:38:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.09:38:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-16.09:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.09:38:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.09:38:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:45::SCWMssOS::"Compiling axidma"

TRACE::2021-02-16.09:38:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-16.09:38:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-16.09:38:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-16.09:38:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:46::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-16.09:38:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-16.09:38:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-16.09:38:46::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-16.09:38:46::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:46::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-16.09:38:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-16.09:38:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.09:38:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.09:38:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:47::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-16.09:38:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-16.09:38:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:47::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-16.09:38:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-16.09:38:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.09:38:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.09:38:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:47::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-16.09:38:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-16.09:38:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.09:38:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.09:38:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:48::SCWMssOS::"Compiling emacps"

TRACE::2021-02-16.09:38:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-16.09:38:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:49::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-16.09:38:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-16.09:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-16.09:38:50::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-16.09:38:50::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-16.09:38:50::SCWMssOS::"Compiling gpio"

TRACE::2021-02-16.09:38:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-16.09:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-16.09:38:50::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-16.09:38:50::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-16.09:38:50::SCWMssOS::"Compiling prc"

TRACE::2021-02-16.09:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-16.09:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:51::SCWMssOS::"Compiling qspips"

TRACE::2021-02-16.09:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-16.09:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:52::SCWMssOS::"Compiling scugic"

TRACE::2021-02-16.09:38:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-16.09:38:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.09:38:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.09:38:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:53::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-16.09:38:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-16.09:38:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:53::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-16.09:38:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-16.09:38:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-16.09:38:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-16.09:38:53::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-16.09:38:53::SCWMssOS::"Compiling sdps"

TRACE::2021-02-16.09:38:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-16.09:38:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.09:38:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.09:38:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:54::SCWMssOS::"Compiling standalone"

TRACE::2021-02-16.09:38:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-16.09:38:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:57::SCWMssOS::"Compiling uartps"

TRACE::2021-02-16.09:38:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-16.09:38:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.09:38:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.09:38:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-16.09:38:58::SCWMssOS::"Compiling usbps"

TRACE::2021-02-16.09:38:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-16.09:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:38:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:38:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:38:59::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-16.09:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-16.09:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.09:39:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.09:39:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.09:39:00::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-16.09:39:00::SCWMssOS::'Finished building libraries'

TRACE::2021-02-16.09:39:00::SCWMssOS::Copying to export directory.
TRACE::2021-02-16.09:39:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-16.09:39:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-16.09:39:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-16.09:39:00::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-16.09:39:00::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-16.09:39:00::SCWPlatform::Started preparing the platform 
TRACE::2021-02-16.09:39:00::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-16.09:39:00::SCWSystem::dir created 
TRACE::2021-02-16.09:39:00::SCWSystem::Writing the bif 
TRACE::2021-02-16.09:39:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-16.09:39:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-16.09:39:00::SCWPlatform::Completed generating the platform
TRACE::2021-02-16.09:39:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.09:39:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.09:39:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.09:39:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.09:39:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.09:39:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.09:39:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:39:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:39:00::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:39:00::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:39:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:39:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:39:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:39:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:39:00::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:39:00::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:39:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:39:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:39:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-16.09:39:00::SCWPlatform::updated the xpfm file.
TRACE::2021-02-16.09:39:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.09:39:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.09:39:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.09:39:00::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.09:39:00::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.09:39:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.09:39:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.09:39:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.09:39:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-02-16.15:44:36::SCWReader::Active system found as  pr_led
TRACE::2021-02-16.15:44:36::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-16.15:44:36::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-16.15:44:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-16.15:44:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-16.15:44:36::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-16.15:44:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.15:44:36::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-16.15:44:36::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.15:44:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.15:44:36::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.15:44:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-16.15:44:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:36::SCWReader::No isolation master present  
TRACE::2021-02-16.15:44:36::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-16.15:44:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-16.15:44:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:36::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:36::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:37::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-16.15:44:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.15:44:37::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.15:44:37::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.15:44:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.15:44:37::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.15:44:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-16.15:44:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-16.15:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWReader::No isolation master present  
TRACE::2021-02-16.15:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::In reload Mss file.
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-16.15:44:38::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-02-16.15:44:38::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-02-16.15:44:38::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-16.15:44:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-16.15:44:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.15:44:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-16.15:44:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.15:44:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.15:44:38::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.15:44:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:38::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.15:44:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:44:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:44:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:44:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:44:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:44:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:44:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-02-16.15:44:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::In reload Mss file.
TRACE::2021-02-16.15:45:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:45:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:45:00::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:45:00::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:45:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2021-02-16.15:45:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-16.15:45:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-16.15:45:00::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-16.15:45:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-16.15:45:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.15:45:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:45:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:45:00::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:45:00::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:45:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-16.15:45:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.15:45:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.15:45:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.15:45:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.15:45:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.15:45:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.15:45:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.15:45:00::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-16.15:45:00::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-16.15:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.15:45:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-16.15:45:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.15:45:00::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:54::SCWPlatform::Clearing the existing platform
TRACE::2021-02-16.16:00:54::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-16.16:00:54::SCWBDomain::clearing the fsbl build
TRACE::2021-02-16.16:00:54::SCWSystem::Clearing the domains completed.
TRACE::2021-02-16.16:00:54::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-16.16:00:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:54::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:54::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-02-16.16:00:58::SCWReader::Active system found as  pr_led
TRACE::2021-02-16.16:00:58::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-16.16:00:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-16.16:00:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-16.16:00:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-16.16:00:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-16.16:00:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.16:00:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-16.16:00:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.16:00:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.16:00:58::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.16:00:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-16.16:00:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:00:58::SCWReader::No isolation master present  
TRACE::2021-02-16.16:00:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-16.16:00:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-16.16:00:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-16.16:00:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.16:00:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.16:00:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.16:00:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.16:00:59::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.16:00:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-16.16:00:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWReader::No isolation master present  
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::In reload Mss file.
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-16.16:00:59::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-16.16:00:59::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-16.16:00:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-16.16:00:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-16.16:00:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.16:00:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-16.16:00:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.16:00:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.16:00:59::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:00:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:00:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:00:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:00:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:00:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-02-16.16:04:25::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-16.16:04:25::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-16.16:04:25::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-16.16:04:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-16.16:04:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-16.16:04:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-16.16:04:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-16.16:04:25::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-16.16:04:25::SCWSystem::Not a boot domain 
LOG::2021-02-16.16:04:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-16.16:04:25::SCWDomain::Generating domain artifcats
TRACE::2021-02-16.16:04:25::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-16.16:04:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-16.16:04:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-16.16:04:25::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-16.16:04:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:04:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:04:25::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:04:25::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:04:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:04:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-16.16:04:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-16.16:04:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-16.16:04:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-16.16:04:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-16.16:04:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-16.16:04:25::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-16.16:04:25::SCWMssOS::Copying to export directory.
TRACE::2021-02-16.16:04:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-16.16:04:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-16.16:04:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-16.16:04:25::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-16.16:04:25::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-16.16:04:25::SCWPlatform::Started preparing the platform 
TRACE::2021-02-16.16:04:25::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-16.16:04:25::SCWSystem::dir created 
TRACE::2021-02-16.16:04:25::SCWSystem::Writing the bif 
TRACE::2021-02-16.16:04:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-16.16:04:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-16.16:04:25::SCWPlatform::Completed generating the platform
TRACE::2021-02-16.16:04:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.16:04:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.16:04:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.16:04:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.16:04:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.16:04:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.16:04:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:04:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:04:25::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:04:25::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:04:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:04:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:04:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:04:25::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:04:25::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:04:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:04:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:25::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-16.16:04:26::SCWPlatform::updated the xpfm file.
TRACE::2021-02-16.16:04:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.16:04:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.16:04:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.16:04:26::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.16:04:26::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.16:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.16:04:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.16:04:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.16:04:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:24:14::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-02-16.17:24:14::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-02-16.17:24:14::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-02-16.17:24:14::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-16.17:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-16.17:24:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-02-16.17:24:15::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-02-16.17:24:15::SCWMssOS::cleaning the bsp 
TRACE::2021-02-16.17:24:15::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-16.17:24:15::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-02-16.17:47:27::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-16.17:47:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-16.17:47:27::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-16.17:47:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-16.17:47:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-16.17:47:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-16.17:47:27::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-16.17:47:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.17:47:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.17:47:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.17:47:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.17:47:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.17:47:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.17:47:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.17:47:27::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-16.17:47:27::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-16.17:47:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-16.17:47:27::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-02-16.17:47:27::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-16.17:47:27::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-16.17:47:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-16.17:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.17:47:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.17:47:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-16.17:47:27::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-16.17:47:27::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-16.17:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-16.17:47:27::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-16.17:47:27::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-16.17:47:27::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-16.17:47:27::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-16.17:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-16.17:47:27::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-16.17:47:27::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-16.17:47:27::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-16.17:47:27::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-16.17:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-16.17:47:27::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-16.17:47:27::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-16.17:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-16.17:47:27::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-16.17:47:27::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-16.17:47:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-16.17:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-16.17:47:27::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-16.17:47:28::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.17:47:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.17:47:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-16.17:47:28::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-16.17:47:28::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-16.17:47:28::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-16.17:47:28::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-16.17:47:28::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-16.17:47:28::SCWBDomain::io_v4_6/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-16.17:47:28::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-16.17:47:28::SCWBDomain::c_v2_0/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-16.17:47:28::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-16.17:47:28::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:28::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-16.17:47:28::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-16.17:47:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-16.17:47:28::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:28::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-16.17:47:28::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:28::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-16.17:47:28::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:28::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-16.17:47:28::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-16.17:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-16.17:47:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-16.17:47:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:28::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:28::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-16.17:47:28::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-16.17:47:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-16.17:47:28::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-16.17:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-16.17:47:29::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-16.17:47:29::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-16.17:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-16.17:47:29::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-16.17:47:29::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-16.17:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-16.17:47:29::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-16.17:47:29::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-16.17:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-16.17:47:29::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-16.17:47:29::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-16.17:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-16.17:47:29::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-16.17:47:29::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-16.17:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:29::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:29::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2021-02-16.17:47:29::SCWBDomain::xidma_v9_11/src'

TRACE::2021-02-16.17:47:29::SCWBDomain::"Compiling axidma"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2021-02-16.17:47:30::SCWBDomain::idma_v9_11/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-16.17:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-16.17:47:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-16.17:47:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-16.17:47:30::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-02-16.17:47:30::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-16.17:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-16.17:47:30::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-16.17:47:30::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-02-16.17:47:30::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-02-16.17:47:30::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-16.17:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.17:47:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.17:47:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-16.17:47:30::SCWBDomain::drps_v1_1/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-02-16.17:47:30::SCWBDomain::rps_v1_1/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-16.17:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-16.17:47:30::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-02-16.17:47:30::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-16.17:47:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-02-16.17:47:31::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-02-16.17:47:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-16.17:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.17:47:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.17:47:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-02-16.17:47:31::SCWBDomain::maps_v2_6/src'

TRACE::2021-02-16.17:47:31::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-16.17:47:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-02-16.17:47:31::SCWBDomain::aps_v2_6/src'

TRACE::2021-02-16.17:47:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-16.17:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-02-16.17:47:31::SCWBDomain::macps_v3_11/src'

TRACE::2021-02-16.17:47:31::SCWBDomain::"Compiling emacps"

TRACE::2021-02-16.17:47:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-02-16.17:47:32::SCWBDomain::acps_v3_11/src'

TRACE::2021-02-16.17:47:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-16.17:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-16.17:47:32::SCWBDomain::piops_v3_7/src'

TRACE::2021-02-16.17:47:32::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-16.17:47:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-16.17:47:33::SCWBDomain::iops_v3_7/src'

TRACE::2021-02-16.17:47:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-16.17:47:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-16.17:47:33::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-16.17:47:33::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-16.17:47:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-02-16.17:47:33::SCWBDomain::pio_v4_6/src'

TRACE::2021-02-16.17:47:33::SCWBDomain::"Compiling gpio"

TRACE::2021-02-16.17:47:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-02-16.17:47:33::SCWBDomain::io_v4_6/src'

TRACE::2021-02-16.17:47:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-16.17:47:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-16.17:47:33::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-16.17:47:33::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-02-16.17:47:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-02-16.17:47:33::SCWBDomain::rc_v2_0/src'

TRACE::2021-02-16.17:47:33::SCWBDomain::"Compiling prc"

TRACE::2021-02-16.17:47:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-02-16.17:47:34::SCWBDomain::c_v2_0/src'

TRACE::2021-02-16.17:47:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-16.17:47:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-02-16.17:47:34::SCWBDomain::spips_v3_7/src'

TRACE::2021-02-16.17:47:34::SCWBDomain::"Compiling qspips"

TRACE::2021-02-16.17:47:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-02-16.17:47:35::SCWBDomain::pips_v3_7/src'

TRACE::2021-02-16.17:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-16.17:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:35::SCWBDomain::cugic_v4_2/src'

TRACE::2021-02-16.17:47:35::SCWBDomain::"Compiling scugic"

TRACE::2021-02-16.17:47:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-16.17:47:35::SCWBDomain::ugic_v4_2/src'

TRACE::2021-02-16.17:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-16.17:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:35::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-02-16.17:47:35::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-16.17:47:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-16.17:47:36::SCWBDomain::utimer_v2_2/src'

TRACE::2021-02-16.17:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-16.17:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:36::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-02-16.17:47:36::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-16.17:47:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-02-16.17:47:36::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-02-16.17:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-16.17:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-16.17:47:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-16.17:47:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-16.17:47:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:36::SCWBDomain::dps_v3_9/src'

TRACE::2021-02-16.17:47:36::SCWBDomain::"Compiling sdps"

TRACE::2021-02-16.17:47:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-02-16.17:47:37::SCWBDomain::ps_v3_9/src'

TRACE::2021-02-16.17:47:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-16.17:47:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.17:47:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.17:47:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:37::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-02-16.17:47:37::SCWBDomain::"Compiling standalone"

TRACE::2021-02-16.17:47:40::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-02-16.17:47:40::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-02-16.17:47:40::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-16.17:47:40::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-02-16.17:47:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-02-16.17:47:40::SCWBDomain::andalone_v7_2/src'

TRACE::2021-02-16.17:47:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-16.17:47:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-16.17:47:40::SCWBDomain::artps_v3_9/src'

TRACE::2021-02-16.17:47:40::SCWBDomain::"Compiling uartps"

TRACE::2021-02-16.17:47:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-02-16.17:47:41::SCWBDomain::rtps_v3_9/src'

TRACE::2021-02-16.17:47:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-16.17:47:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.17:47:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.17:47:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-02-16.17:47:41::SCWBDomain::sbps_v2_5/src'

TRACE::2021-02-16.17:47:41::SCWBDomain::"Compiling usbps"

TRACE::2021-02-16.17:47:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-02-16.17:47:42::SCWBDomain::bps_v2_5/src'

TRACE::2021-02-16.17:47:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-16.17:47:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-16.17:47:42::SCWBDomain::adcps_v2_4/src'

TRACE::2021-02-16.17:47:42::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-16.17:47:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-02-16.17:47:42::SCWBDomain::dcps_v2_4/src'

TRACE::2021-02-16.17:47:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-16.17:47:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-16.17:47:42::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-02-16.17:47:42::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-16.17:47:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-16.17:47:43::SCWBDomain::lffs_v4_3/src'

TRACE::2021-02-16.17:47:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-16.17:47:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-02-16.17:47:43::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-02-16.17:47:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-02-16.17:47:43::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-02-16.17:47:43::SCWBDomain::'Finished building libraries'

TRACE::2021-02-16.17:47:43::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-16.17:47:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-16.17:47:43::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-16.17:47:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-16.17:47:44::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-16.17:47:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-16.17:47:44::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-16.17:47:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-16.17:47:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-16.17:47:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-16.17:47:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-16.17:47:44::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-16.17:47:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-16.17:47:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-16.17:47:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-16.17:47:45::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-16.17:47:45::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-02-16.17:47:45::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-16.17:47:45::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-16.17:47:45::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-02-16.17:47:45::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-16.17:47:45::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-16.17:47:45::SCWSystem::Not a boot domain 
LOG::2021-02-16.17:47:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-16.17:47:45::SCWDomain::Generating domain artifcats
TRACE::2021-02-16.17:47:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-16.17:47:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-16.17:47:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-16.17:47:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-16.17:47:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.17:47:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:47:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.17:47:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.17:47:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.17:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.17:47:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:47:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.17:47:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:47:45::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-16.17:47:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:47:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-16.17:47:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-16.17:47:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-16.17:47:45::SCWMssOS::doing bsp build ... 
TRACE::2021-02-16.17:47:45::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.17:47:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.17:47:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-16.17:47:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-16.17:47:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-16.17:47:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-16.17:47:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.17:47:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.17:47:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-16.17:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-16.17:47:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-16.17:47:45::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-16.17:47:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-16.17:47:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-16.17:47:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-16.17:47:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-16.17:47:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:46::SCWMssOS::"Compiling axidma"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-16.17:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-16.17:47:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-16.17:47:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-16.17:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-16.17:47:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-16.17:47:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-16.17:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.17:47:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.17:47:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-16.17:47:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:47::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-16.17:47:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-16.17:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.17:47:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.17:47:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:48::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-16.17:47:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-16.17:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-16.17:47:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-16.17:47:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:48::SCWMssOS::"Compiling emacps"

TRACE::2021-02-16.17:47:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-16.17:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:49::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-16.17:47:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-16.17:47:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-16.17:47:50::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-16.17:47:50::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-16.17:47:50::SCWMssOS::"Compiling gpio"

TRACE::2021-02-16.17:47:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-16.17:47:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-16.17:47:50::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-16.17:47:50::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-16.17:47:50::SCWMssOS::"Compiling prc"

TRACE::2021-02-16.17:47:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-16.17:47:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:51::SCWMssOS::"Compiling qspips"

TRACE::2021-02-16.17:47:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-16.17:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:52::SCWMssOS::"Compiling scugic"

TRACE::2021-02-16.17:47:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-16.17:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-16.17:47:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-16.17:47:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:52::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-16.17:47:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-16.17:47:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:53::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-16.17:47:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-16.17:47:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-16.17:47:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-16.17:47:53::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-16.17:47:53::SCWMssOS::"Compiling sdps"

TRACE::2021-02-16.17:47:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-16.17:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-16.17:47:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-16.17:47:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:54::SCWMssOS::"Compiling standalone"

TRACE::2021-02-16.17:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-16.17:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:57::SCWMssOS::"Compiling uartps"

TRACE::2021-02-16.17:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-16.17:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-16.17:47:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-16.17:47:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-16.17:47:58::SCWMssOS::"Compiling usbps"

TRACE::2021-02-16.17:47:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-16.17:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:59::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-16.17:47:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-16.17:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-16.17:47:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-16.17:47:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-16.17:47:59::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-16.17:48:00::SCWMssOS::'Finished building libraries'

TRACE::2021-02-16.17:48:00::SCWMssOS::Copying to export directory.
TRACE::2021-02-16.17:48:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-16.17:48:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-16.17:48:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-16.17:48:00::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-16.17:48:00::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-16.17:48:00::SCWPlatform::Started preparing the platform 
TRACE::2021-02-16.17:48:00::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-16.17:48:00::SCWSystem::dir created 
TRACE::2021-02-16.17:48:00::SCWSystem::Writing the bif 
TRACE::2021-02-16.17:48:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-16.17:48:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-16.17:48:00::SCWPlatform::Completed generating the platform
TRACE::2021-02-16.17:48:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.17:48:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.17:48:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.17:48:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.17:48:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:48:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-16.17:48:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-16.17:48:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-16.17:48:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.17:48:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.17:48:00::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.17:48:00::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.17:48:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.17:48:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.17:48:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.17:48:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-16.17:48:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.17:48:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.17:48:00::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.17:48:00::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.17:48:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.17:48:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:48:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.17:48:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:48:00::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-16.17:48:00::SCWPlatform::updated the xpfm file.
TRACE::2021-02-16.17:48:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-16.17:48:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-16.17:48:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-16.17:48:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-16.17:48:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-16.17:48:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-16.17:48:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-16.17:48:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-16.17:48:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-02-18.15:38:31::SCWReader::Active system found as  pr_led
TRACE::2021-02-18.15:38:31::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-18.15:38:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-18.15:38:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-18.15:38:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-18.15:38:31::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-18.15:38:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.15:38:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:38:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:38:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-18.15:38:31::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:38:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:38:31::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:38:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-18.15:38:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:38:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:38:31::SCWReader::No isolation master present  
TRACE::2021-02-18.15:38:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-18.15:38:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-18.15:38:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:31::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:38:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-18.15:38:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.15:38:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:32::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:32::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:38:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-18.15:38:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:38:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:38:32::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:38:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-18.15:38:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-18.15:38:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:38:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:38:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:38:32::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:38:32::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:38:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:38:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:38:32::SCWReader::No isolation master present  
TRACE::2021-02-18.15:39:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:08::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:39:08::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-02-18.15:39:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-02-18.15:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:39:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:39:12::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:39:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-18.15:39:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:39:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:39:12::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:39:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-02-18.15:39:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-18.15:39:16::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:16::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-18.15:39:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-18.15:39:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.15:39:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:39:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:39:16::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:39:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-18.15:39:16::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:39:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:16::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:16::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:16::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6554abfe2888c16759848bdfb47b0e00",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-18.15:39:24::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-18.15:39:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-18.15:39:24::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-18.15:39:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-18.15:39:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-18.15:39:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-18.15:39:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-18.15:39:24::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-18.15:39:24::SCWSystem::Not a boot domain 
LOG::2021-02-18.15:39:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-18.15:39:24::SCWDomain::Generating domain artifcats
TRACE::2021-02-18.15:39:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-18.15:39:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-18.15:39:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-18.15:39:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-18.15:39:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:24::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:24::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-18.15:39:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:24::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-02-18.15:39:28::SCWMssOS::doing bsp build ... 
TRACE::2021-02-18.15:39:28::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-18.15:39:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-18.15:39:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-18.15:39:28::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-18.15:39:28::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-18.15:39:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-18.15:39:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-18.15:39:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-18.15:39:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-18.15:39:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-18.15:39:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-18.15:39:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-18.15:39:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-18.15:39:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-18.15:39:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-18.15:39:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-18.15:39:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-18.15:39:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-18.15:39:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spi_v4_6/src"

TRACE::2021-02-18.15:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spi_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-18.15:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-18.15:39:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-18.15:39:29::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-18.15:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-18.15:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-18.15:39:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-18.15:39:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-18.15:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-18.15:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-18.15:39:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-18.15:39:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-18.15:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-18.15:39:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-18.15:39:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:29::SCWMssOS::"Compiling axidma"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-18.15:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-18.15:39:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-18.15:39:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-18.15:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-18.15:39:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-18.15:39:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-18.15:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-18.15:39:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-18.15:39:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-18.15:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:30::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-18.15:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-18.15:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-18.15:39:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-18.15:39:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:31::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-18.15:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-18.15:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-18.15:39:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-18.15:39:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:31::SCWMssOS::"Compiling emacps"

TRACE::2021-02-18.15:39:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-18.15:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:32::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-18.15:39:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-02-18.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-18.15:39:33::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-18.15:39:33::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-18.15:39:33::SCWMssOS::"Compiling gpio"

TRACE::2021-02-18.15:39:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-18.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-18.15:39:33::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-18.15:39:33::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-18.15:39:33::SCWMssOS::"Compiling prc"

TRACE::2021-02-18.15:39:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-18.15:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:34::SCWMssOS::"Compiling qspips"

TRACE::2021-02-18.15:39:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-18.15:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:35::SCWMssOS::"Compiling scugic"

TRACE::2021-02-18.15:39:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-18.15:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-18.15:39:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-18.15:39:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:35::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-18.15:39:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-18.15:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:36::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-18.15:39:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-18.15:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-18.15:39:36::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-18.15:39:36::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-18.15:39:36::SCWMssOS::"Compiling sdps"

TRACE::2021-02-18.15:39:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spi_v4_6/src"

TRACE::2021-02-18.15:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spi_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-18.15:39:37::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-18.15:39:37::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-18.15:39:37::SCWMssOS::"Compiling spi"

TRACE::2021-02-18.15:39:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-18.15:39:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-18.15:39:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-18.15:39:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:38::SCWMssOS::"Compiling standalone"

TRACE::2021-02-18.15:39:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-18.15:39:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:41::SCWMssOS::"Compiling uartps"

TRACE::2021-02-18.15:39:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-18.15:39:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-18.15:39:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-18.15:39:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-18.15:39:42::SCWMssOS::"Compiling usbps"

TRACE::2021-02-18.15:39:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-18.15:39:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:42::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-18.15:39:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-18.15:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-18.15:39:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-18.15:39:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-18.15:39:43::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-18.15:39:44::SCWMssOS::'Finished building libraries'

TRACE::2021-02-18.15:39:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-18.15:39:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-18.15:39:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-18.15:39:44::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-18.15:39:44::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-18.15:39:44::SCWPlatform::Started preparing the platform 
TRACE::2021-02-18.15:39:44::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-18.15:39:44::SCWSystem::dir created 
TRACE::2021-02-18.15:39:44::SCWSystem::Writing the bif 
TRACE::2021-02-18.15:39:44::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-18.15:39:44::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-18.15:39:44::SCWPlatform::Completed generating the platform
TRACE::2021-02-18.15:39:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:39:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:39:44::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:39:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:39:44::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-02-18.15:39:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-18.15:39:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-18.15:39:44::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-18.15:39:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-18.15:39:44::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:39:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ca75db0303ca805a1253c4ed6bbc8467",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-18.15:39:44::SCWPlatform::updated the xpfm file.
TRACE::2021-02-18.15:39:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:39:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:39:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:39:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-02-18.15:39:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-02-18.15:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:39:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:39:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:39:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:48:59::SCWPlatform::Clearing the existing platform
TRACE::2021-02-18.15:48:59::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-18.15:48:59::SCWBDomain::clearing the fsbl build
TRACE::2021-02-18.15:48:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:48:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:48:59::SCWSystem::Clearing the domains completed.
TRACE::2021-02-18.15:48:59::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-18.15:48:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:48:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:48:59::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:48:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:48:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:48:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-02-18.15:49:03::SCWReader::Active system found as  pr_led
TRACE::2021-02-18.15:49:03::SCWReader::Handling sysconfig pr_led
TRACE::2021-02-18.15:49:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-18.15:49:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-18.15:49:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-18.15:49:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-18.15:49:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.15:49:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-18.15:49:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:49:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:49:03::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:49:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-18.15:49:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWReader::No isolation master present  
TRACE::2021-02-18.15:49:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-18.15:49:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-18.15:49:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-18.15:49:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.15:49:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-18.15:49:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:49:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:49:03::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:49:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-18.15:49:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:03::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.15:49:03::SCWReader::No isolation master present  
TRACE::2021-02-18.15:49:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:04::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:04::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::In reload Mss file.
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-18.15:49:05::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-02-18.15:49:05::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-02-18.15:49:05::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-18.15:49:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-18.15:49:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.15:49:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-18.15:49:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.15:49:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.15:49:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.15:49:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.15:49:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.15:49:05::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.15:49:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.15:49:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-18.15:49:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.15:49:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.16:41:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.16:41:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.16:41:52::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.16:41:52::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.16:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.16:41:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-02-18.16:41:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::In reload Mss file.
TRACE::2021-02-18.16:41:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.16:41:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.16:41:53::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.16:41:53::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.16:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.16:41:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2021-02-18.16:41:53::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-18.16:41:53::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-18.16:41:53::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-18.16:41:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-18.16:41:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.16:41:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.16:41:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.16:41:53::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.16:41:53::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.16:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.16:41:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-18.16:41:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-18.16:41:53::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.16:41:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.16:41:53::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.16:41:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.16:41:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.16:41:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.16:41:53::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.16:41:53::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.16:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.16:41:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-18.16:41:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.16:41:53::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-02-18.17:08:54::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-02-18.17:08:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-18.17:08:54::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-02-18.17:08:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-18.17:08:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-18.17:08:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-18.17:08:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-18.17:08:54::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-18.17:08:54::SCWSystem::Not a boot domain 
LOG::2021-02-18.17:08:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-18.17:08:54::SCWDomain::Generating domain artifcats
TRACE::2021-02-18.17:08:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-18.17:08:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-02-18.17:08:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-02-18.17:08:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-18.17:08:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.17:08:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.17:08:54::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.17:08:54::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.17:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.17:08:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-18.17:08:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-18.17:08:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-18.17:08:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-18.17:08:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-18.17:08:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-18.17:08:54::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-18.17:08:54::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-18.17:08:54::SCWMssOS::Copying to export directory.
TRACE::2021-02-18.17:08:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-18.17:08:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-18.17:08:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-18.17:08:54::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-02-18.17:08:54::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-02-18.17:08:54::SCWPlatform::Started preparing the platform 
TRACE::2021-02-18.17:08:54::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-02-18.17:08:54::SCWSystem::dir created 
TRACE::2021-02-18.17:08:54::SCWSystem::Writing the bif 
TRACE::2021-02-18.17:08:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-18.17:08:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-18.17:08:54::SCWPlatform::Completed generating the platform
TRACE::2021-02-18.17:08:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2021-02-18.17:08:54::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.17:08:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-18.17:08:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-18.17:08:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-18.17:08:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.17:08:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.17:08:54::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.17:08:54::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.17:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.17:08:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-18.17:08:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-18.17:08:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.17:08:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.17:08:54::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.17:08:54::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.17:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.17:08:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-18.17:08:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:55::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"05a308072b6bbdf2cf9327ae960a00bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ca75db0303ca805a1253c4ed6bbc8467",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-18.17:08:55::SCWPlatform::updated the xpfm file.
TRACE::2021-02-18.17:08:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-02-18.17:08:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-02-18.17:08:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-18.17:08:55::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-02-18.17:08:55::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-02-18.17:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-18.17:08:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-18.17:08:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-02-18.17:08:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
