{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:49:19 2022 " "Info: Processing started: Tue Jun 28 15:49:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROM.qip " "Warning: Tcl Script File ../ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROM.qip " "Info: set_global_assignment -name QIP_FILE ../ROM.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/rom/rom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/rom/rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Info: Found entity 1: Rom" {  } { { "../Rom/Rom.tdf" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Rom/Rom.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab4/control_unit/control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Info: Found design unit 1: control_unit-arch" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab3/ram_mem/ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab3/ram_mem/ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_mem-arch " "Info: Found design unit 1: RAM_mem-arch" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_mem " "Info: Found entity 1: RAM_mem" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab3/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab3/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-arch " "Info: Found design unit 1: port_io-arch" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/status_reg/status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_reg-arch1 " "Info: Found design unit 1: Status_reg-arch1" {  } { { "../trab2/Status_reg/Status_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/Status_reg/Status_reg.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Status_reg " "Info: Found entity 1: Status_reg" {  } { { "../trab2/Status_reg/Status_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/Status_reg/Status_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/stack/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/stack/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-arch1 " "Info: Found design unit 1: Stack-arch1" {  } { { "../trab2/Stack/Stack.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/Stack/Stack.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "../trab2/Stack/Stack.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/Stack/Stack.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/pc_reg/pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/pc_reg/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-arch1 " "Info: Found design unit 1: PC_reg-arch1" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/PC_reg/PC_reg.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info: Found entity 1: PC_reg" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/PC_reg/PC_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/fsr_reg/fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/fsr_reg/fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR_reg-arch1 " "Info: Found design unit 1: FSR_reg-arch1" {  } { { "../trab2/FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR_reg " "Info: Found entity 1: FSR_reg" {  } { { "../trab2/FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab1/mux/addr_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab1/mux/addr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_mux-arch " "Info: Found design unit 1: addr_mux-arch" {  } { { "../trab1/mux/addr_mux.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/mux/addr_mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Info: Found entity 1: addr_mux" {  } { { "../trab1/mux/addr_mux.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/mux/addr_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab1/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab1/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Info: Found design unit 1: alu-arch" {  } { { "../trab1/alu/alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../trab1/alu/alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/w_reg/w_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/w_reg/w_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_reg-arch1 " "Info: Found design unit 1: w_reg-arch1" {  } { { "../trab2/w_reg/w_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/w_reg/w_reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 w_reg " "Info: Found entity 1: w_reg" {  } { { "../trab2/w_reg/w_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/w_reg/w_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "main.bdf 1 1 " "Warning: Using design file main.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 1336 1080 1248 1592 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst8 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -120 592 752 8 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_reg Status_reg:inst6 " "Info: Elaborating entity \"Status_reg\" for hierarchy \"Status_reg:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -24 912 1096 232 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_mux addr_mux:inst9 " "Info: Elaborating entity \"addr_mux\" for hierarchy \"addr_mux:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 40 1360 1568 168 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:inst5 " "Info: Elaborating entity \"Rom\" for hierarchy \"Rom:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 1368 760 976 1504 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rom:inst5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "../Rom/Rom.tdf" "altsyncram_component" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Rom/Rom.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:inst5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "../Rom/Rom.tdf" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Rom/Rom.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:inst5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Rom:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Info: Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Info: Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Info: Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE program memory " "Info: Parameter \"INIT_FILE\" = \"program memory\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Rom/Rom.tdf" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Rom/Rom.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bm71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bm71 " "Info: Found entity 1: altsyncram_bm71" {  } { { "db/altsyncram_bm71.tdf" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/db/altsyncram_bm71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bm71 Rom:inst5\|altsyncram:altsyncram_component\|altsyncram_bm71:auto_generated " "Info: Elaborating entity \"altsyncram_bm71\" for hierarchy \"Rom:inst5\|altsyncram:altsyncram_component\|altsyncram_bm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst4 " "Info: Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 1096 488 696 1320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSR_reg FSR_reg:inst3 " "Info: Elaborating entity \"FSR_reg\" for hierarchy \"FSR_reg:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 256 912 1096 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst11 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst11 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst11\"" {  } { { "main.bdf" "" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst11 " "Info: Instantiated megafunction \"BUSMUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "main.bdf" "" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst11\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "f:/quartus/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst11\|lpm_mux:\$00000 BUSMUX:inst11 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst11\"" {  } { { "busmux.tdf" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "main.bdf" "" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_mem RAM_mem:inst1 " "Info: Elaborating entity \"RAM_mem\" for hierarchy \"RAM_mem:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 448 912 1096 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst10 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 952 904 1088 1112 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch Port_io.vhd(61) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(61): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[0\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[1\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[2\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[3\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[4\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[5\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[6\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[7\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst13 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst13\"" {  } { { "main.bdf" "inst13" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { 696 904 1088 856 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch Port_io.vhd(61) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(61): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[0\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[1\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[2\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[3\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[4\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[5\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[6\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] Port_io.vhd(61) " "Info (10041): Inferred latch for \"latch\[7\]\" at Port_io.vhd(61)" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_reg w_reg:inst7 " "Info: Elaborating entity \"w_reg\" for hierarchy \"w_reg:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf" { { -168 912 1064 -40 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[7\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[7\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[3\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[3\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[6\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[6\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[5\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[5\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[4\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[4\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[2\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[2\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[1\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[1\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM_mem:inst1\|dbus_out\[0\] busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM_mem:inst1\|dbus_out\[0\]\" to the node \"busmux:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 31 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|pc\[12\] " "Info: Register \"PC_reg:inst4\|pc\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg0\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg0\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg1\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg1\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg2\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg2\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg3\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg4\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg4\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg5\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg5\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg6\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg6\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst4\|stack_reg7\[12\] " "Info: Register \"PC_reg:inst4\|stack_reg7\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4361 " "Info: Implemented 4361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4282 " "Info: Implemented 4282 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:49:32 2022 " "Info: Processing ended: Tue Jun 28 15:49:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
