// Seed: 735473739
`define pp_8 0
`timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2
    , id_8,
    inout id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7
);
  logic id_9;
  always @(posedge id_1 or posedge id_4) if (1) {id_1 && 1'b0, 1} = 1;
  initial begin
    if (1) begin : id_10
      if (1) begin
        id_10 <= 1;
        id_3  <= id_8;
      end else begin
        #1;
      end
    end
  end
endmodule
