`timescale 1ns/1ns
module TB_Full_adder1();
    reg     tb_a       ;
    reg     tb_b       ;
    reg     tb_cin     ;
    wire    tb_sout    ;
    wire    tb_cout    ;    

    Full_adder1 u_Full_adder1(
        .a      (tb_a)      ,
        .b      (tb_b)      ,
        .cin    (tb_cin)    ,
        .cout   (tb_cout)   ,
        .sout   (tb_sout)   
    );
    parameter CYCLE = 40;
    always  # 5     tb_a    =   ~tb_a;
    always  # 10    tb_b    =   ~tb_b;
    always  # 20    tb_cin  =   ~tb_cin;

    initial begin
        tb_a        =       1'b0;
        tb_b        =       1'b0;
        tb_cin      =       1'b0;
        #(CYCLE * 4);
        $stop;
    end

endmodule