device {
	name = "ATmega64HVE2"
	prog_size = 0x10000
	eeprom_size = 0x0400
	ram_size = 0x1000
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt 0
	PCINT0 = 0x02           ; Pin Change Interrupt 0
	PCINT1 = 0x03           ; Pin Change Interrupt 1
	WDT = 0x04              ; Watchdog Timeout Interrupt
	WAKEUP = 0x05           ; Wakeup Timer Overflow
	TIMER1_IC = 0x06        ; Timer 1 Input capture
	TIMER1_COMPA = 0x07     ; Timer 1 Compare Match A
	TIMER1_COMPB = 0x08     ; Timer 1 Compare Match B
	TIMER1_OVF = 0x09       ; Timer 1 overflow
	TIMER0_IC = 0x0a        ; Timer 0 Input Capture
	TIMER0_COMPA = 0x0b     ; Timer 0 Comapre Match A
	TIMER0_COMPB = 0x0c     ; Timer 0 Compare Match B
	TIMER0_OVF = 0x0d       ; Timer 0 Overflow
	LIN_STATUS = 0x0e       ; LIN Status Interrupt
	LIN_ERROR = 0x0f        ; LIN Error Interrupt
	SPI_STC = 0x10          ; SPI Serial transfer complete
	VADC_CONV = 0x11        ; Voltage ADC Instantaneous Conversion Complete
	VADC_ACC = 0x12         ; Voltage ADC Accumulated Conversion Complete
	CADC_CONV = 0x13        ; C-ADC Instantaneous Conversion Complete
	CADC_REG_CUR = 0x14     ; C-ADC Regular Current
	CADC_ACC = 0x15         ; C-ADC Accumulated Conversion Complete
	EE_READY = 0x16         ; EEPROM Ready
	SPM = 0x17              ; SPM Ready
	PLL = 0x18              ; PLL Lock Change Interrupt
}

registers {
	PINA(0x00)              ; Port A Input Pins
	DDRA(0x01)              ; Port A Data Direction Register
	PORTA(0x02)             ; Port A Data Register
	PINB(0x03)              ; Port B Input Pins
	DDRB(0x04)              ; Port B Data Direction Register
	PORTB(0x05)             ; Port B Data Register
	TIFR0(0x15) {           ; Timer/Counter Interrupt Flag register
		TOV0 = 0                ; Timer/Counter0 Overflow Flag
		OCF0A = 1               ; Timer/Counter0 Output Compare Flag A
		OCF0B = 2               ; Timer/Counter0 Output Compare Flag B
		ICF0 = 3                ; Timer/Counter 0 Input Capture Flag
	}
	TIFR1(0x16) {           ; Timer/Counter Interrupt Flag register
		TOV1 = 0                ; Timer/Counter1 Overflow Flag
		OCF1A = 1               ; Timer/Counter1 Output Compare Flag A
		OCF1B = 2               ; Timer/Counter1 Output Compare Flag B
		ICF1 = 3                ; Timer/Counter 1 Input Capture Flag
	}
	PCIFR(0x1b) {           ; Pin Change Interrupt Flag Register
		PCIF0 = 0               ; Pin Change Interrupt Flags bit 0
		PCIF1 = 1               ; Pin Change Interrupt Flags bit 1
	}
	EIFR(0x1c) {            ; External Interrupt Flag Register
		INTF0 = 0               ; External Interrupt Flag 0
	}
	EIMSK(0x1d) {           ; External Interrupt Mask Register
		INT0 = 0                ; External Interrupt Request 0 Enable
	}
	GPIOR0(0x1e)            ; General Purpose IO Register 0
	EECR(0x1f) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Write Enable
		EEMPE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEProm Ready Interrupt Enable
		EEPM0 = 4               ; 
		EEPM1 = 5               ; 
	}
	EEDR(0x20)              ; EEPROM Data Register
	EEAR(0x21, 0x22)        ; EEPROM Read/Write Access
	GTCCR(0x23) {           ; General Timer/Counter Control Register
		PSRSYNC = 0             ; Prescaler Reset
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	TCCR0A(0x24) {          ; Timer/Counter 0 Control Register A
		WGM00 = 0               ; Waveform Generation Mode
		ICS0 = 3                ; Input Capture Select
		ICES0 = 4               ; Input Capture Edge Select
		ICNC0 = 5               ; Input Capture Noise Canceler
		ICEN0 = 6               ; Input Capture Mode Enable
		TCW0 = 7                ; Timer/Counter Width
	}
	TCCR0B(0x25) {          ; Timer/Counter0 Control Register B
		CS00 = 0                ; Clock Select0 bit 0
		CS01 = 1                ; Clock Select0 bit 1
		CS02 = 2                ; Clock Select0 bit 2
	}
	TCNT0(0x26, 0x27)       ; Timer Counter 0  Bytes
	OCR0A(0x28)             ; Output Compare Register 0A
	OCR0B(0x29)             ; Output Compare Register B
	GPIOR1(0x2a)            ; General Purpose IO Register 1
	GPIOR2(0x2b)            ; General Purpose IO Register 2
	SPCR(0x2c) {            ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Selects bit 0
		SPR1 = 1                ; SPI Clock Rate Selects bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	SPSR(0x2d) {            ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPDR(0x2e)              ; SPI Data Register
	SMCR(0x33) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select bits bit 0
		SM1 = 2                 ; Sleep Mode Select bits bit 1
		SM2 = 3                 ; Sleep Mode Select bits bit 2
	}
	MCUSR(0x34) {           ; MCU Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BODRF = 2               ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
		OCDRF = 4               ; OCD Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		IVCE = 0                ; Interrupt Vector Change Enable
		IVSEL = 1               ; Interrupt Vector Select
		PUD = 4                 ; Pull-up disable
		CKOE = 5                ; Clock Output Enable
	}
	SPMCSR(0x37) {          ; Store Program Memory Control and Status Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		LBSET = 3               ; Lock Bit Set
		RWWSRE = 4              ; Read-While-Write Section Read Enable
		SIGRD = 5               ; Signature Row Read
		RWWSB = 6               ; Read-While-Write Section Busy
		SPMIE = 7               ; SPM Interrupt Enable
	}
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	WDTCSR(0x60) {          ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	CLKPR(0x61) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPCE = 7              ; Clock Prescaler Change Enable
	}
	WUTCSR(0x62) {          ; Wake-up Timer Control and Status Register
		WUTP0 = 0               ; Wake-up Timer Prescaler Bits bit 0
		WUTP1 = 1               ; Wake-up Timer Prescaler Bits bit 1
		WUTP2 = 2               ; Wake-up Timer Prescaler Bits bit 2
		WUTE = 3                ; Wake-up Timer Enable
		WUTR = 4                ; Wake-up Timer Reset
		WUTIE = 6               ; Wake-up Timer Interrupt Enable
		WUTIF = 7               ; Wake-up Timer Interrupt Flag
	}
	WDTCLR(0x63) {          ; Watchdog Timer Configuration Lock Register
		WDCLE = 0               ; Watchdog Timer Comfiguration Lock Enable
		WDCL0 = 1               ; Watchdog Timer Comfiguration Lock bits bit 0
		WDCL1 = 2               ; Watchdog Timer Comfiguration Lock bits bit 1
	}
	PRR0(0x64) {            ; Power Reduction Register 0
		PRTIM0 = 0              ; Power Reduction Timer/Counter0
		PRTIM1 = 1              ; Power Reduction Timer/Counter1
		PRSPI = 2               ; Power reduction SPI
		PRLIN = 3               ; Power Reduction LIN UART Interface
	}
	SOSCCALA(0x66)          ; Slow Oscillator Calibration Register A
	SOSCCALB(0x67)          ; Oscillator Calibration Register B
	PCICR(0x68) {           ; Pin Change Interrupt Control Register
		PCIE0 = 0               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 1               ; Pin Change Interrupt Enables bit 1
	}
	EICRA(0x69) {           ; External Interrupt Control Register
		ISC00 = 0               ; External Interrupt Sense Control 0 Bit 0
		ISC01 = 1               ; External Interrupt Sense Control 0 Bit 1
	}
	PCMSK0(0x6b)            ; Pin Change Enable Mask Register 0
	PCMSK1(0x6c)            ; Pin Change Enable Mask Register 1
	TIMSK0(0x6e) {          ; Timer/Counter Interrupt Mask Register
		TOIE0 = 0               ; Timer/Counter0 Overflow Interrupt Enable
		OCIE0A = 1              ; Timer/Counter0 Output Compare A Interrupt Enable
		OCIE0B = 2              ; Timer/Counter0 Output Compare B Interrupt Enable
		ICIE0 = 3               ; Timer/Counter n Input Capture Interrupt Enable
	}
	TIMSK1(0x6f) {          ; Timer/Counter Interrupt Mask Register
		TOIE1 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1A = 1              ; Timer/Counter1 Output Compare A Interrupt Enable
		OCIE1B = 2              ; Timer/Counter1 Output Compare B Interrupt Enable
		ICIE1 = 3               ; Timer/Counter n Input Capture Interrupt Enable
	}
	DIDR0(0x7e) {           ; Digital Input Disable Register
		PA0DID = 0              ; When this bit is written logic one, the digital input buffer of the corresponding V_ADC pin is disabled.
		PA1DID = 1              ; When this bit is written logic one, the digital input buffer of the corresponding V_ADC pin is disabled.
	}
	TCCR1A(0x80) {          ; Timer/Counter 1 Control Register A
		WGM10 = 0               ; Waveform Generation Mode
		ICS1 = 3                ; Input Capture Select
		ICES1 = 4               ; Input Capture Edge Select
		ICNC1 = 5               ; Input Capture Noise Canceler
		ICEN1 = 6               ; Input Capture Mode Enable
		TCW1 = 7                ; Timer/Counter Width
	}
	TCCR1B(0x81) {          ; Timer/Counter1 Control Register B
		CS0 = 0                 ; Clock Select1 bis bit 0
		CS1 = 1                 ; Clock Select1 bis bit 1
		CS2 = 2                 ; Clock Select1 bis bit 2
	}
	TCNT1(0x84, 0x85)       ; Timer Counter 1  Bytes
	OCR1A(0x88)             ; Output Compare Register 1A
	OCR1B(0x89)             ; Output Compare Register B
	LINCR(0xc0) {           ; LIN Control Register
		LCMD0 = 0               ; LIN Command and Mode bits bit 0
		LCMD1 = 1               ; LIN Command and Mode bits bit 1
		LCMD2 = 2               ; LIN Command and Mode bits bit 2
		LENA = 3                ; LIN or UART Enable
		LCONF0 = 4              ; LIN Configuration bits bit 0
		LCONF1 = 5              ; LIN Configuration bits bit 1
		LIN13 = 6               ; LIN Standard
		LSWRES = 7              ; Software Reset
	}
	LINSIR(0xc1) {          ; LIN Status and Interrupt Register
		LRXOK = 0               ; Receive Performed Interrupt
		LTXOK = 1               ; Transmit Performed Interrupt
		LIDOK = 2               ; Identifier Interrupt
		LERR = 3                ; Error Interrupt
		LBUSY = 4               ; Busy Signal
		LIDST0 = 5              ; Identifier Status bits bit 0
		LIDST1 = 6              ; Identifier Status bits bit 1
		LIDST2 = 7              ; Identifier Status bits bit 2
	}
	LINENIR(0xc2) {         ; LIN Enable Interrupt Register
		LENRXOK = 0             ; Enable Receive Performed Interrupt
		LENTXOK = 1             ; Enable Transmit Performed Interrupt
		LENIDOK = 2             ; Enable Identifier Interrupt
		LENERR = 3              ; Enable Error Interrupt
	}
	LINERR(0xc3) {          ; LIN Error Register
		LBERR = 0               ; Bit Error Flag
		LCERR = 1               ; Checksum Error Flag
		LPERR = 2               ; Parity Error Flag
		LSERR = 3               ; Synchronization Error Flag
		LFERR = 4               ; Framing Error Flag
		LOVERR = 5              ; Overrun Error Flag
		LTOERR = 6              ; Frame Time Out Error Flag
		LABORT = 7              ; Abort Flag
	}
	LINBTR(0xc4) {          ; LIN Bit Timing Register
		LBT0 = 0                ; LIN Bit Timing bits bit 0
		LBT1 = 1                ; LIN Bit Timing bits bit 1
		LBT2 = 2                ; LIN Bit Timing bits bit 2
		LBT3 = 3                ; LIN Bit Timing bits bit 3
		LBT4 = 4                ; LIN Bit Timing bits bit 4
		LBT5 = 5                ; LIN Bit Timing bits bit 5
		LDISR = 7               ; Disable Bit Timing Resynchronization
	}
	LINBRRL(0xc5) {         ; LIN Baud Rate Low Register
		LDIV0 = 0               ; 
		LDIV1 = 1               ; 
		LDIV2 = 2               ; 
		LDIV3 = 3               ; 
		LDIV4 = 4               ; 
		LDIV5 = 5               ; 
		LDIV6 = 6               ; 
		LDIV7 = 7               ; 
	}
	LINBRRH(0xc6) {         ; LIN Baud Rate High Register
		LDIV0 = 0               ; 
		LDIV1 = 1               ; 
		LDIV2 = 2               ; 
		LDIV3 = 3               ; 
	}
	LINDLR(0xc7) {          ; LIN Data Length Register
		LRXDL0 = 0              ; LIN Receive Data Length bits bit 0
		LRXDL1 = 1              ; LIN Receive Data Length bits bit 1
		LRXDL2 = 2              ; LIN Receive Data Length bits bit 2
		LRXDL3 = 3              ; LIN Receive Data Length bits bit 3
		LTXDL0 = 4              ; LIN Transmit Data Length bits bit 0
		LTXDL1 = 5              ; LIN Transmit Data Length bits bit 1
		LTXDL2 = 6              ; LIN Transmit Data Length bits bit 2
		LTXDL3 = 7              ; LIN Transmit Data Length bits bit 3
	}
	LINIDR(0xc8) {          ; LIN Identifier Register
		LID0 = 0                ; Identifier bit 5 or Data Length bits bit 0
		LID1 = 1                ; Identifier bit 5 or Data Length bits bit 1
		LID2 = 2                ; Identifier bit 5 or Data Length bits bit 2
		LID3 = 3                ; Identifier bit 5 or Data Length bits bit 3
		LID4 = 4                ; Identifier bit 5 or Data Length bits bit 4
		LID5 = 5                ; Identifier bit 5 or Data Length bits bit 5
		LP0 = 6                 ; Parity bits bit 0
		LP1 = 7                 ; Parity bits bit 1
	}
	LINSEL(0xc9) {          ; LIN Data Buffer Selection Register
		LINDX0 = 0              ; FIFO LIN Data Buffer Index bits bit 0
		LINDX1 = 1              ; FIFO LIN Data Buffer Index bits bit 1
		LINDX2 = 2              ; FIFO LIN Data Buffer Index bits bit 2
		LAINC = 3               ; Auto Increment of Data Buffer Index (Active Low)
	}
	LINDAT(0xca) {          ; LIN Data Register
		LDATA0 = 0              ; 
		LDATA1 = 1              ; 
		LDATA2 = 2              ; 
		LDATA3 = 3              ; 
		LDATA4 = 4              ; 
		LDATA5 = 5              ; 
		LDATA6 = 6              ; 
		LDATA7 = 7              ; 
	}
	BGCSRA(0xd1) {          ; Bandgap Control and Status Register A
		BGSC0 = 0               ; Band Gap Sample Configuration bit 0
		BGSC1 = 1               ; Band Gap Sample Configuration bit 1
		BGSC2 = 2               ; Band Gap Sample Configuration bit 2
	}
	BGCRB(0xd2) {           ; Band Gap Calibration Register B
		BGCL0 = 0               ; Band Gap Calibration Linear bit 0
		BGCL1 = 1               ; Band Gap Calibration Linear bit 1
		BGCL2 = 2               ; Band Gap Calibration Linear bit 2
		BGCL3 = 3               ; Band Gap Calibration Linear bit 3
		BGCL4 = 4               ; Band Gap Calibration Linear bit 4
		BGCL5 = 5               ; Band Gap Calibration Linear bit 5
		BGCL6 = 6               ; Band Gap Calibration Linear bit 6
		BGCL7 = 7               ; Band Gap Calibration Linear bit 7
	}
	BGCRA(0xd3) {           ; Band Gap Calibration Register A
		BGCN0 = 0               ; Band Gap Calibration Nominal bit 0
		BGCN1 = 1               ; Band Gap Calibration Nominal bit 1
		BGCN2 = 2               ; Band Gap Calibration Nominal bit 2
		BGCN3 = 3               ; Band Gap Calibration Nominal bit 3
		BGCN4 = 4               ; Band Gap Calibration Nominal bit 4
		BGCN5 = 5               ; Band Gap Calibration Nominal bit 5
		BGCN6 = 6               ; Band Gap Calibration Nominal bit 6
		BGCN7 = 7               ; Band Gap Calibration Nominal bit 7
	}
	BGLR(0xd4) {            ; Band Gap Lock Register
		BGPL = 0                ; Band Gap Lock
		BGPLE = 1               ; Band Gap Lock Enable
	}
	PLLCSR(0xd8) {          ; PLL Control and Status Register
		PLLCIE = 0              ; PLL Lock Change Interrupt Enable
		PLLCIF = 1              ; PLL Lock Change Interrupt Flag
		LOCK = 4                ; PLL Lock
		SWEN = 5                ; PLL Software Enable
	}
	PBOV(0xdc) {            ; Port B Override
		PBOE0 = 0               ; Port B Override Enable 0
		PBOE3 = 3               ; Port B Override Enable 3
		PBOVCE = 7              ; Port B Override Change Enable
	}
	ADSCSRA(0xe0) {         ; ADC Synchronization Control and Status Register
		SCMD0 = 0               ; Synchronization Command bit 0
		SCMD1 = 1               ; Synchronization Command bit 1
		SBSY = 2                ; Synchronization Busy
	}
	ADSCSRB(0xe1) {         ; ADC Synchronization Control and Status Register
		CADICRB = 0             ; CADIC Data Read Out Busy
		CADACRB = 1             ; CADAC Data Read Out Busy
		CADICPS = 2             ; C-ADC Instantaneous Conversion Polarity Status
		VADICRB = 4             ; VADIC Data Read Out Busy
		VADACRB = 5             ; VADAC Data Read Out Busy
		VADICPS = 6             ; V-ADC Instantaneous Conversion Polarity Status
	}
	ADCRA(0xe2) {           ; ADC Control Register A
		CKSEL = 0               ; Sampling Clock Select
		ADCMS0 = 1              ; C-ADC Chopper Mode Select bit 0
		ADCMS1 = 2              ; C-ADC Chopper Mode Select bit 1
		ADPSEL = 3              ; ADC Polarity Select
	}
	ADCRB(0xe3) {           ; ADC Control Register B
		ADADES0 = 0             ; Accumulated Decimation Ratio Select bit 0
		ADADES1 = 1             ; Accumulated Decimation Ratio Select bit 1
		ADADES2 = 2             ; Accumulated Decimation Ratio Select bit 2
		ADIDES0 = 3             ; Instantaneous Decimation Ratio Select bit 0
		ADIDES1 = 4             ; Instantaneous Decimation Ratio Select bit 1
	}
	ADCRC(0xe4) {           ; ADC Control Register B
		CADRCT0 = 0             ; C-ADC Regular Current Count Threshold bit 0
		CADRCT1 = 1             ; C-ADC Regular Current Count Threshold bit 1
		CADRCT2 = 2             ; C-ADC Regular Current Count Threshold bit 2
		CADRCT3 = 3             ; C-ADC Regular Current Count Threshold bit 3
		CADRCM0 = 4             ; C-ADC Regular Current Comparator Mode bit 0
		CADRCM1 = 5             ; C-ADC Regular Current Comparator Mode bit 1
		CADEN = 7               ; C-ADC Enable
	}
	ADCRD(0xe5) {           ; ADC Control Register D
		CADDSEL = 0             ; C-ADC Diagnostics Channel Select
		CADPDM0 = 1             ; C-ADC Pin Diagnostics Mode bit 0
		CADPDM1 = 2             ; C-ADC Pin Diagnostics Mode bit 1
		CADG0 = 3               ; C-ADC Gain bit 0
		CADG1 = 4               ; C-ADC Gain bit 1
		CADG2 = 5               ; C-ADC Gain bit 2
	}
	ADCRE(0xe6) {           ; ADC Control Register E
		VADMUX0 = 0             ; V-ADC Channel Select bit 0
		VADMUX1 = 1             ; V-ADC Channel Select bit 1
		VADMUX2 = 2             ; V-ADC Channel Select bit 2
		VADPDM0 = 3             ; V-ADC Pin Diagnostics Mode bit 0
		VADPDM1 = 4             ; V-ADC Pin Diagnostics Mode bit 1
		VADREFS = 5             ; V-ADC Reference Select
		VADEN = 7               ; V-ADC Enable
	}
	ADIFR(0xe7) {           ; ADC Interrupt Flag Register
		CADICIF = 0             ; C-ADC Instantaneous Current Interrupt Flag
		CADACIF = 1             ; C-ADC Accumulated Current Interrupt Flag
		CADRCIF = 2             ; C-ADC Regulator Current Interrupt Flag
		VADICIF = 4             ; V-DAC Instantaneous Voltage Interrupt Flag
		VADACIF = 5             ; V-ADC Accumulated Voltage Interrupt Flag
	}
	ADIMR(0xe8) {           ; ADC Interrupt Mask Register
		CADICIE = 0             ; C-ADC Instantaneous Current Interrupt Enable
		CADACIE = 1             ; C-ADC Accumulated Current Interrupt Enable
		CADRCIE = 2             ; C-ADC Regulator Current Interrupt Enable
		VADICIE = 4             ; V-DAC Instantaneous Voltage Interrupt Enable
		VADACIE = 5             ; V-ADC Accumulated Voltage Interrupt Enable
	}
	CADRCL(0xe9, 0xea)      ; CC-ADC Regulator Current Comparator Threshold Level
	CADIC(0xeb, 0xec)       ; C-ADC Instantaneous Conversion Result
	CADAC0(0xed)            ; C-ADC Accumulated Conversion Result
	CADAC1(0xee)            ; C-ADC Accumulated Conversion Result
	CADAC2(0xef)            ; C-ADC Accumulated Conversion Result
	CADAC3(0xf0)            ; C-ADC Accumulated Conversion Result
	VADIC(0xf1, 0xf2)       ; V-ADC Instantaneous Conversion Result
	VADAC0(0xf3)            ; V-ADC Accumulated Conversion Result
	VADAC1(0xf4)            ; V-ADC Accumulated Conversion Result
	VADAC2(0xf5)            ; V-ADC Accumulated Conversion Result
	VADAC3(0xf6)            ; V-ADC Accumulated Conversion Result
}

