#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 15 18:03:11 2018
# Process ID: 8372
# Current directory: J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1
# Command line: vivado.exe -log arytm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arytm.tcl
# Log file: J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/arytm.vds
# Journal file: J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source arytm.tcl -notrace
Command: synth_design -top arytm -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 367.109 ; gain = 99.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arytm' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (1#1) [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'delay_module' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_module.v:23]
	Parameter N bound to: 9 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_one' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:23]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_one' (2#1) [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_module' (3#1) [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_module.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (4#1) [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'arytm' (5#1) [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 419.020 ; gain = 151.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 419.020 ; gain = 151.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/dcp2/c_addsub_0_in_context.xdc] for cell 'adding'
Finished Parsing XDC File [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/dcp2/c_addsub_0_in_context.xdc] for cell 'adding'
Parsing XDC File [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/dcp3/mult_gen_0_in_context.xdc] for cell 'multiplication'
Finished Parsing XDC File [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/.Xil/Vivado-8372-Rado/dcp3/mult_gen_0_in_context.xdc] for cell 'multiplication'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 720.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 720.277 ; gain = 452.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 720.277 ; gain = 452.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adding. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for multiplication. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 720.277 ; gain = 452.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 720.277 ; gain = 452.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_one 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 720.277 ; gain = 452.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 747.242 ; gain = 479.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 747.242 ; gain = 479.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[8] with 1st driver pin 'C_IBUF[8]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[8] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[8]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[7] with 1st driver pin 'C_IBUF[7]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[7] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[7]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[6] with 1st driver pin 'C_IBUF[6]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[6] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[6]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[5] with 1st driver pin 'C_IBUF[5]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[5] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[5]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[4] with 1st driver pin 'C_IBUF[4]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[4] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[4]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[3] with 1st driver pin 'C_IBUF[3]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[3] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[3]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[2] with 1st driver pin 'C_IBUF[2]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[2] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[2]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[1] with 1st driver pin 'C_IBUF[1]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[1] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[1]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[0] with 1st driver pin 'C_IBUF[0]_inst/O' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/arytm.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net C_IBUF[0] with 2nd driver pin 'latency/(null)[0].only_delay/val_reg[0]/Q' [J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.srcs/sources_1/new/delay_one.v:37]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        9|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         1|
|2     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |c_addsub_0 |     1|
|2     |mult_gen_0 |     1|
|3     |BUFG       |     1|
|4     |FDRE       |    18|
|5     |IBUF       |    29|
|6     |OBUF       |    19|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+-------------+------+
|      |Instance                   |Module       |Cells |
+------+---------------------------+-------------+------+
|1     |top                        |             |    96|
|2     |  latency                  |delay_module |    18|
|3     |    \(null)[0].only_delay  |delay_one    |     9|
|4     |    \(null)[1].only_delay  |delay_one_0  |     9|
+------+---------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 756.773 ; gain = 187.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 756.773 ; gain = 489.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 765.148 ; gain = 508.859
INFO: [Common 17-1381] The checkpoint 'J:/PROGRAMY/Vivado_projekty/arytm_proste/arytm_proste.runs/synth_1/arytm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arytm_utilization_synth.rpt -pb arytm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 765.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 18:04:34 2018...
