mov ah int 0
mov al int 80
spr reg ah
spr int 80
add ah int 1
cmp ah reg al
jin 1 4
