Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Mar 26 22:32:40 2022
| Host         : LAPTOP-V96FT5LO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    86          
TIMING-16  Warning           Large setup violation          1           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.693       -4.693                      1                  122        0.076        0.000                      0                  122        3.000        0.000                       0                    87  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.312        0.000                      0                   45        0.261        0.000                      0                   45        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0        8.338        0.000                      0                   77        0.076        0.000                      0                   77       11.969        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -4.693       -4.693                      1                    1        0.340        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.706ns (27.202%)  route 4.566ns (72.798%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.206    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.445 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           1.136    11.582    batpos_reg[10]_i_2_n_5
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)       -0.279    14.894    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.801ns (30.298%)  route 4.143ns (69.702%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.206    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.540 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.714    11.255    batpos_reg[10]_i_2_n_6
    SLICE_X1Y98          FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  batpos_reg[9]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)       -0.280    14.893    batpos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.666ns (28.204%)  route 4.241ns (71.796%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.405 r  batpos_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.812    11.217    batpos_reg[7]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[7]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.291    14.882    batpos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.592ns (26.769%)  route 4.355ns (73.231%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.331 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.926    11.258    batpos_reg[7]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.239    14.934    batpos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.575ns (27.222%)  route 4.211ns (72.778%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.314 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.782    11.096    batpos_reg[7]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.280    14.893    batpos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.687ns (29.447%)  route 4.042ns (70.553%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.426 r  batpos_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.613    11.039    batpos_reg[7]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.260    14.913    batpos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.952ns (16.651%)  route 4.765ns (83.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.023     9.047    batpos[10]_i_5_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.857    11.028    batpos[10]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.604    15.027    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    batpos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.952ns (16.651%)  route 4.765ns (83.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.023     9.047    batpos[10]_i_5_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.857    11.028    batpos[10]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.952ns (16.701%)  route 4.748ns (83.299%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.023     9.047    batpos[10]_i_5_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.839    11.011    batpos[10]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.169    15.004    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.689ns (30.194%)  route 3.905ns (69.806%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           0.868     6.634    count_reg[17]
    SLICE_X4Y104         LUT4 (Prop_lut4_I3_O)        0.124     6.758 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.574     7.332    batpos[10]_i_14_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.444     7.900    batpos[10]_i_12_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  batpos[10]_i_5/O
                         net (fo=7, routed)           1.544     9.567    batpos[10]_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124     9.691 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.691    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.206    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.428 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.476    10.904    batpos_reg[10]_i_2_n_7
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)       -0.206    14.967    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  4.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.775    count_reg[15]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    count_reg[12]_i_1_n_4
    SLICE_X5Y104         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.778    count_reg[11]
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    count_reg[8]_i_1_n_4
    SLICE_X5Y103         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.779    count_reg[7]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    count_reg[4]_i_1_n_4
    SLICE_X5Y102         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.868     2.034    clk_in_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.105     1.622    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.778    count_reg[19]
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    count_reg[16]_i_1_n_4
    SLICE_X5Y105         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.779    count_reg[3]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    count_reg[0]_i_1_n_4
    SLICE_X5Y101         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.868     2.034    clk_in_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.622    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.774    count_reg[12]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    count_reg[12]_i_1_n_7
    SLICE_X5Y104         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.774    count_reg[8]
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    count_reg[8]_i_1_n_7
    SLICE_X5Y103         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.778    count_reg[14]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    count_reg[12]_i_1_n_5
    SLICE_X5Y104         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.778    count_reg[10]
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    count_reg[8]_i_1_n_5
    SLICE_X5Y103         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.775    count_reg[16]
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    count_reg[16]_i_1_n_7
    SLICE_X5Y105         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.033    clk_in_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.105     1.621    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y97      batpos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y98      batpos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y96      batpos_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y96      batpos_reg[1]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y96      batpos_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y96      batpos_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y97      batpos_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y97      batpos_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y97      batpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y97      batpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y98      batpos_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y98      batpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]_replica/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y97      batpos_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y97      batpos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y98      batpos_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y98      batpos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y96      batpos_reg[1]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.218ns  (logic 9.068ns (55.914%)  route 7.150ns (44.086%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 29.869 - 24.938 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.723     5.328    vga_driver/CLK
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=8, routed)           0.844     6.628    vga_driver/pixel_col_reg[10]_0[3]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.752 r  vga_driver/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000     6.752    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.302 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.302    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.459 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.341     8.800    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.355     9.155 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.155    add_bb/i__carry_i_4__7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.626 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    add_bb/_inferred__12/i__carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.743    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.962 r  add_bb/_inferred__12/i__carry__1/O[0]
                         net (fo=2, routed)           1.089    11.051    add_bb/_inferred__12/i__carry__1_n_7
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207    15.258 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.260    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.778 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    17.913    add_bb/plusOp_n_99
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.124    18.037 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    18.037    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.569 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.569    add_bb/ltOp_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.268    19.951    add_bb/ltOp
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.124    20.075 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.471    21.546    vga_driver/green_out_reg[3]_0
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506    29.869    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.179    30.048    
                         clock uncertainty           -0.084    29.964    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.081    29.883    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.883    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.034ns  (logic 9.068ns (56.553%)  route 6.966ns (43.447%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 29.869 - 24.938 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.723     5.328    vga_driver/CLK
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=8, routed)           0.844     6.628    vga_driver/pixel_col_reg[10]_0[3]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.752 r  vga_driver/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000     6.752    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.302 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.302    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.459 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.341     8.800    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.355     9.155 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.155    add_bb/i__carry_i_4__7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.626 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    add_bb/_inferred__12/i__carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.743 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.743    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.962 r  add_bb/_inferred__12/i__carry__1/O[0]
                         net (fo=2, routed)           1.089    11.051    add_bb/_inferred__12/i__carry__1_n_7
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207    15.258 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.260    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.778 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    17.913    add_bb/plusOp_n_99
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.124    18.037 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    18.037    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.569 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.569    add_bb/ltOp_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.268    19.951    add_bb/ltOp
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.124    20.075 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.287    21.362    vga_driver/green_out_reg[3]_0
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506    29.869    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.179    30.048    
                         clock uncertainty           -0.084    29.964    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.067    29.897    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                         -21.362    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             19.872ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.193ns (27.943%)  route 3.076ns (72.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.510     9.585    vga_driver/v_cnt0
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X8Y97          FDRE (Setup_fdre_C_R)       -0.524    29.457    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.457    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 19.872    

Slack (MET) :             19.872ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.193ns (27.943%)  route 3.076ns (72.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.510     9.585    vga_driver/v_cnt0
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X8Y97          FDRE (Setup_fdre_C_R)       -0.524    29.457    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.457    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 19.872    

Slack (MET) :             19.872ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.193ns (27.943%)  route 3.076ns (72.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.510     9.585    vga_driver/v_cnt0
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X8Y97          FDRE (Setup_fdre_C_R)       -0.524    29.457    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.457    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 19.872    

Slack (MET) :             19.878ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.193ns (27.368%)  route 3.166ns (72.632%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.600     9.674    vga_driver/v_cnt0
    SLICE_X9Y98          FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X9Y98          FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    29.552    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.552    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 19.878    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.952ns (19.128%)  route 4.025ns (80.872%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 29.965 - 24.938 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.645     5.250    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456     5.706 f  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           1.303     7.008    vga_driver/v_cnt_reg[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.132 f  vga_driver/red_out[3]_i_7/O
                         net (fo=1, routed)           0.830     7.962    vga_driver/red_out[3]_i_7_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.086 f  vga_driver/red_out[3]_i_4/O
                         net (fo=1, routed)           0.803     8.889    vga_driver/red_out[3]_i_4_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           1.090    10.103    vga_driver/v_cnt_reg[9]_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.227 r  vga_driver/red_out[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.227    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.601    29.965    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.259    30.224    
                         clock uncertainty           -0.084    30.140    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031    30.171    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.171    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.967ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.193ns (27.943%)  route 3.076ns (72.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.510     9.585    vga_driver/v_cnt0
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.429    29.552    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.552    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 19.967    

Slack (MET) :             19.967ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.193ns (27.943%)  route 3.076ns (72.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.510     9.585    vga_driver/v_cnt0
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.429    29.552    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.552    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 19.967    

Slack (MET) :             19.967ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.193ns (27.943%)  route 3.076ns (72.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.851     6.586    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.324     6.910 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.636     7.546    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     7.872 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.079     8.950    vga_driver/eqOp
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.074 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.510     9.585    vga_driver/v_cnt0
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.179    30.065    
                         clock uncertainty           -0.084    29.981    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.429    29.552    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.552    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 19.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.456%)  route 0.268ns (65.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=7, routed)           0.268     1.931    vga_driver/h_cnt_reg[3]
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.060     1.854    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.712%)  route 0.290ns (67.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.290     1.952    vga_driver/h_cnt_reg[5]
    SLICE_X5Y99          FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X5Y99          FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.070     1.864    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.574     1.495    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=8, routed)           0.145     1.782    vga_driver/v_cnt_reg[7]
    SLICE_X9Y96          FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.844     2.011    vga_driver/CLK
    SLICE_X9Y96          FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.070     1.580    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.155%)  route 0.158ns (52.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.574     1.495    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=7, routed)           0.158     1.794    vga_driver/v_cnt_reg[9]
    SLICE_X10Y98         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.845     2.012    vga_driver/CLK
    SLICE_X10Y98         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.059     1.591    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X6Y101         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.105     1.791    vga_driver/h_cnt_reg[6]
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga_driver/plusOp[9]
    SLICE_X7Y101         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.091     1.625    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.983%)  route 0.118ns (36.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.574     1.495    vga_driver/CLK
    SLICE_X8Y97          FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.118     1.777    vga_driver/v_cnt_reg[5]
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  vga_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga_driver/plusOp__0[6]
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.845     2.012    vga_driver/CLK
    SLICE_X9Y97          FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X9Y97          FDRE (Hold_fdre_C_D)         0.092     1.600    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.574     1.495    vga_driver/CLK
    SLICE_X8Y98          FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.117     1.777    vga_driver/v_cnt_reg[0]
    SLICE_X9Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga_driver/plusOp__0[4]
    SLICE_X9Y98          FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.845     2.012    vga_driver/CLK
    SLICE_X9Y98          FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.091     1.599    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.709%)  route 0.430ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.430     2.092    vga_driver/h_cnt_reg[0]
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.070     1.864    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.991%)  route 0.384ns (75.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.384     2.034    vga_driver/h_cnt_reg[4]
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X4Y99          FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.009     1.803    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.526%)  route 0.162ns (53.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y100         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.162     1.824    vga_driver/h_cnt_reg[10]
    SLICE_X6Y100         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X6Y100         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.059     1.593    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X28Y110    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X28Y110    vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y101     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y100     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y101     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y101     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y100     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y101     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y100     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y100     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X28Y110    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y100     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y100     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y101     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.693ns,  Total Violation       -4.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.693ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        4.545ns  (logic 2.649ns (58.282%)  route 1.896ns (41.718%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 1975.150 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 1975.328 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725  1975.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456  1975.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510  1976.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124  1976.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000  1976.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1976.949 r  add_bb/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000  1976.949    add_bb/plusOp_inferred__5/i__carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1977.063 r  add_bb/plusOp_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  1977.063    add_bb/plusOp_inferred__5/i__carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1977.397 r  add_bb/plusOp_inferred__5/i__carry__1/O[1]
                         net (fo=4, routed)           0.787  1978.184    vga_driver/plusOp3[9]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.303  1978.487 r  vga_driver/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000  1978.487    add_bb/red_out[3]_i_3_1[0]
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  1978.944 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.600  1979.544    vga_driver/leqOp5_in_alias
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.329  1979.873 r  vga_driver/red_out[3]_i_1_comp/O
                         net (fo=1, routed)           0.000  1979.873    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.601  1975.150    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180  1975.330    
                         clock uncertainty           -0.181  1975.149    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031  1975.180    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1975.180    
                         arrival time                       -1979.873    
  -------------------------------------------------------------------
                         slack                                 -4.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 batpos_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.477ns (53.902%)  route 0.408ns (46.098%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  batpos_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  batpos_reg[1]_replica/Q
                         net (fo=6, routed)           0.124     1.788    add_bb/batpos_reg[1]_repN_alias
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.048     1.836 r  add_bb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.836    add_bb/i__carry_i_4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.963 r  add_bb/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    add_bb/leqOp_inferred__2/i__carry_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.008 f  add_bb/leqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.284     2.292    vga_driver/leqOp_inferred__2/i__carry__0_n_2_alias
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.116     2.408 r  vga_driver/red_out[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.408    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.181     1.976    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.092     2.068    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.340    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/hits_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.008ns  (logic 4.365ns (48.464%)  route 4.642ns (51.536%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  add_bb/hits_reg[1]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/hits_reg[1]/Q
                         net (fo=8, routed)           1.304     1.760    add_bb/display[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.339     5.250    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757     9.008 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.008    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 2.813ns (32.915%)  route 5.733ns (67.085%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659     8.546    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 2.813ns (32.915%)  route 5.733ns (67.085%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659     8.546    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 2.813ns (32.915%)  route 5.733ns (67.085%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659     8.546    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 2.813ns (32.915%)  route 5.733ns (67.085%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659     8.546    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.510ns  (logic 4.387ns (51.551%)  route 4.123ns (48.449%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  add_bb/hits_reg[2]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/hits_reg[2]/Q
                         net (fo=8, routed)           0.988     1.444    add_bb/display[2]
    SLICE_X0Y94          LUT4 (Prop_lut4_I2_O)        0.152     1.596 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.135     4.731    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.510 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.510    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 2.813ns (34.231%)  route 5.405ns (65.769%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330     8.218    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 2.813ns (34.231%)  route 5.405ns (65.769%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330     8.218    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 2.813ns (34.231%)  route 5.405ns (65.769%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330     8.218    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 2.813ns (34.231%)  route 5.405ns (65.769%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.906 f  add_bb/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.799     3.706    add_bb/minusOp0_out[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.303     4.009 r  add_bb/i__carry_i_2__1/O
                         net (fo=1, routed)           0.568     4.577    add_bb/i__carry_i_2__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.981 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.981    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.138 f  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.637     5.775    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.332     6.107 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628     6.734    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153     6.887 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330     8.218    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/hitcount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[12]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[12]/Q
                         net (fo=2, routed)           0.115     0.256    add_bb/hitcount_reg[12]
    SLICE_X2Y100         FDRE                                         r  add_bb/hits_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[14]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[14]/Q
                         net (fo=2, routed)           0.127     0.268    add_bb/hitcount_reg[14]
    SLICE_X1Y101         FDRE                                         r  add_bb/hits_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.832%)  route 0.167ns (54.168%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[8]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[8]/Q
                         net (fo=2, routed)           0.167     0.308    add_bb/hitcount_reg[8]
    SLICE_X3Y100         FDRE                                         r  add_bb/hits_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.099%)  route 0.194ns (57.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[6]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[6]/Q
                         net (fo=2, routed)           0.194     0.335    add_bb/hitcount_reg[6]
    SLICE_X3Y99          FDRE                                         r  add_bb/hits_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.268ns (79.083%)  route 0.071ns (20.917%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[2]/Q
                         net (fo=19, routed)          0.071     0.212    add_bb/ball_x_reg[10]_0[2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.339 r  add_bb/ball_x_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.339    add_bb/ball_x_reg[3]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  add_bb/ball_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_motion_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE                         0.000     0.000 r  add_bb/ball_x_motion_reg[0]/C
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_motion_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    add_bb/ball_x_motion_reg_n_0_[0]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  add_bb/ball_x[3]_i_5/O
                         net (fo=1, routed)           0.000     0.283    add_bb/ball_x[3]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.353 r  add_bb/ball_x_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.353    add_bb/ball_x_reg[3]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  add_bb/ball_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[0]/C
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[0]/Q
                         net (fo=11, routed)          0.089     0.230    add_bb/ball_x_reg[10]_0[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  add_bb/ball_x_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    add_bb/ball_x_reg[3]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  add_bb/ball_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[4]/Q
                         net (fo=16, routed)          0.089     0.230    add_bb/ball_x_reg[10]_0[4]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  add_bb/ball_x_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    add_bb/ball_x_reg[7]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  add_bb/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.265ns (74.584%)  route 0.090ns (25.416%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  add_bb/ball_y_reg[0]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_y_reg[0]/Q
                         net (fo=8, routed)           0.090     0.231    add_bb/ball_y_reg[10]_0[0]
    SLICE_X7Y94          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.355 r  add_bb/ball_y_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.355    add_bb/ball_y_reg[2]_i_1_n_6
    SLICE_X7Y94          FDRE                                         r  add_bb/ball_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[6]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[6]/Q
                         net (fo=14, routed)          0.094     0.235    add_bb/ball_x_reg[10]_0[6]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.362 r  add_bb/ball_x_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    add_bb/ball_x_reg[7]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  add_bb/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.059ns  (logic 4.008ns (44.240%)  route 5.051ns (55.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.723     5.328    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           5.051    10.835    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.386 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.386    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.179ns (47.894%)  route 4.547ns (52.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.646     5.251    vga_driver/CLK
    SLICE_X10Y98         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518     5.769 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.532     7.301    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.397 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=87, routed)          3.015    10.411    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.977 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.977    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.002ns (46.548%)  route 4.596ns (53.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.626     5.230    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     5.686 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.596    10.282    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.829 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.829    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.008ns (48.362%)  route 4.279ns (51.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.626     5.230    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     5.686 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.279     9.965    lopt
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.517 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.517    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 4.021ns (58.766%)  route 2.821ns (41.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.710     5.314    vga_driver/CLK
    SLICE_X4Y103         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.821     8.591    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.156 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.156    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.406ns (63.763%)  route 0.799ns (36.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.599     1.520    vga_driver/CLK
    SLICE_X4Y103         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.799     2.461    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.726 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.726    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.456ns (50.579%)  route 1.422ns (49.421%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.574     1.495    vga_driver/CLK
    SLICE_X10Y98         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.668     2.327    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.353 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=87, routed)          0.754     3.108    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.374 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.374    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.393ns (46.826%)  route 1.582ns (53.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.487    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.582     3.211    lopt
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.463 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.463    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.388ns (44.775%)  route 1.712ns (55.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.487    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.712     3.341    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.588 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.588    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.420ns  (logic 1.393ns (40.732%)  route 2.027ns (59.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           2.027     3.691    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.944 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.944    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 2.618ns (33.263%)  route 5.253ns (66.737%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659    13.198    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 2.618ns (33.263%)  route 5.253ns (66.737%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659    13.198    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 2.618ns (33.263%)  route 5.253ns (66.737%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659    13.198    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 2.618ns (33.263%)  route 5.253ns (66.737%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.659    13.198    add_bb/hitcount
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 2.618ns (34.713%)  route 4.924ns (65.287%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330    12.870    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 2.618ns (34.713%)  route 4.924ns (65.287%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330    12.870    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 2.618ns (34.713%)  route 4.924ns (65.287%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330    12.870    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 2.618ns (34.713%)  route 4.924ns (65.287%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.330    12.870    add_bb/hitcount
    SLICE_X0Y100         FDRE                                         r  add_bb/hitcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 2.618ns (34.845%)  route 4.895ns (65.155%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.301    12.841    add_bb/hitcount
    SLICE_X0Y101         FDRE                                         r  add_bb/hitcount_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 2.618ns (34.845%)  route 4.895ns (65.155%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  batpos_reg[0]/Q
                         net (fo=8, routed)           0.510     6.293    add_bb/Q[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.417 r  add_bb/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     6.417    add_bb/i__carry_i_4__8_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.964 r  add_bb/plusOp_inferred__5/i__carry/O[2]
                         net (fo=4, routed)           1.258     8.223    add_bb/plusOp3[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.302     8.525 r  add_bb/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     8.525    add_bb/i__carry_i_7__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.075 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.232 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           1.198    10.430    add_bb/leqOp_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.329    10.759 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.628    11.386    add_bb/ball_y_motion1
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.153    11.539 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.301    12.841    add_bb/hitcount
    SLICE_X0Y101         FDRE                                         r  add_bb/hitcount_reg[13]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.648ns (46.043%)  route 0.759ns (53.957%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.242     2.932    add_bb/ball_y_motion1
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.648ns (46.043%)  route 0.759ns (53.957%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.242     2.932    add_bb/ball_y_motion1
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.648ns (46.043%)  route 0.759ns (53.957%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.242     2.932    add_bb/ball_y_motion1
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/hitcount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.648ns (46.043%)  route 0.759ns (53.957%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.242     2.932    add_bb/ball_y_motion1
    SLICE_X0Y98          FDRE                                         r  add_bb/hitcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/bat_w_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.424ns  (logic 0.648ns (45.496%)  route 0.776ns (54.504%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.259     2.949    add_bb/ball_y_motion1
    SLICE_X1Y93          FDRE                                         r  add_bb/bat_w_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/bat_w_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.424ns  (logic 0.648ns (45.496%)  route 0.776ns (54.504%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.259     2.949    add_bb/ball_y_motion1
    SLICE_X1Y93          FDRE                                         r  add_bb/bat_w_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/bat_w_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.424ns  (logic 0.648ns (45.496%)  route 0.776ns (54.504%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.259     2.949    add_bb/ball_y_motion1
    SLICE_X1Y93          FDRE                                         r  add_bb/bat_w_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/bat_w_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.424ns  (logic 0.648ns (45.496%)  route 0.776ns (54.504%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.259     2.949    add_bb/ball_y_motion1
    SLICE_X1Y93          FDSE                                         r  add_bb/bat_w_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/bat_w_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.426ns  (logic 0.648ns (45.439%)  route 0.778ns (54.561%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.260     2.950    add_bb/ball_y_motion1
    SLICE_X1Y94          FDRE                                         r  add_bb/bat_w_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/bat_w_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.426ns  (logic 0.648ns (45.439%)  route 0.778ns (54.561%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.149     1.815    add_bb/Q[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.942 r  add_bb/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=4, routed)           0.141     2.082    add_bb/minusOp0_out[7]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.110     2.192 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     2.192    add_bb/i__carry_i_5__1_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  add_bb/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.301    add_bb/geqOp_inferred__1/i__carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.346 r  add_bb/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.228     2.574    add_bb/geqOp4_in
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.116     2.690 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.260     2.950    add_bb/ball_y_motion1
    SLICE_X1Y94          FDSE                                         r  add_bb/bat_w_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.976ns  (logic 9.068ns (53.417%)  route 7.908ns (46.583%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[3]/Q
                         net (fo=20, routed)          1.602     2.058    vga_driver/multOp[3]
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.124     2.182 r  vga_driver/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000     2.182    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.732 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.732    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.889 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.341     4.230    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.355     4.585 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     4.585    add_bb/i__carry_i_4__7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.056 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.056    add_bb/_inferred__12/i__carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.173 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.173    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.392 r  add_bb/_inferred__12/i__carry__1/O[0]
                         net (fo=2, routed)           1.089     6.481    add_bb/_inferred__12/i__carry__1_n_7
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207    10.688 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.690    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.208 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    13.344    add_bb/plusOp_n_99
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.468 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    13.468    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.000 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.000    add_bb/ltOp_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.114 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.268    15.381    add_bb/ltOp
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.124    15.505 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.471    16.976    vga_driver/green_out_reg[3]_0
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506     4.931    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.792ns  (logic 9.068ns (54.000%)  route 7.724ns (46.000%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[3]/Q
                         net (fo=20, routed)          1.602     2.058    vga_driver/multOp[3]
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.124     2.182 r  vga_driver/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000     2.182    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.732 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.732    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.889 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.341     4.230    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.355     4.585 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     4.585    add_bb/i__carry_i_4__7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.056 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.056    add_bb/_inferred__12/i__carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.173 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.173    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.392 r  add_bb/_inferred__12/i__carry__1/O[0]
                         net (fo=2, routed)           1.089     6.481    add_bb/_inferred__12/i__carry__1_n_7
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207    10.688 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.690    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.208 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    13.344    add_bb/plusOp_n_99
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.468 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    13.468    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.000 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.000    add_bb/ltOp_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.114 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.268    15.381    add_bb/ltOp
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.124    15.505 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.287    16.792    vga_driver/green_out_reg[3]_0
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506     4.931    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/bat_w_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 2.671ns (49.596%)  route 2.714ns (50.404%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/bat_w_reg[1]/Q
                         net (fo=5, routed)           1.442     1.898    add_bb/bat_w[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     2.022 r  add_bb/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     2.022    add_bb/i__carry_i_3__9_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.572 r  add_bb/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.572    add_bb/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  add_bb/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    add_bb/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.020 r  add_bb/minusOp_inferred__1/i__carry__1/O[1]
                         net (fo=4, routed)           0.683     3.703    vga_driver/minusOp0_out[9]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.303     4.006 r  vga_driver/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     4.006    add_bb/red_out[3]_i_3_0[0]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.464 f  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.589     5.053    vga_driver/geqOp_alias
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.332     5.385 r  vga_driver/red_out[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.385    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.601     5.027    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/bat_w_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.395ns (38.773%)  route 0.624ns (61.227%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[10]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/bat_w_reg[10]/Q
                         net (fo=5, routed)           0.339     0.480    add_bb/bat_w[10]
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.044     0.524 r  add_bb/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.000     0.524    add_bb/i__carry__0_i_1__9_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     0.618 f  add_bb/leqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.284     0.903    vga_driver/leqOp_inferred__2/i__carry__0_n_2_alias
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.116     1.019 r  vga_driver/red_out[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.019    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X7Y97          FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.812%)  route 0.920ns (83.188%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.295     0.436    add_bb/game_on
    SLICE_X7Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.481 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.625     1.106    vga_driver/green_out_reg[3]_0
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.836     2.003    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.024%)  route 0.975ns (83.976%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.295     0.436    add_bb/game_on
    SLICE_X7Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.481 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.680     1.161    vga_driver/green_out_reg[3]_0
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.836     2.003    vga_driver/CLK
    SLICE_X28Y110        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 2.358ns (40.522%)  route 3.461ns (59.478%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.135     3.623    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.747 r  batpos[7]_i_2/O
                         net (fo=1, routed)           0.190     3.936    batpos[7]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.443 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.443    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.682 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           1.136     5.819    batpos_reg[10]_i_2_n_5
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.612ns (28.726%)  route 3.999ns (71.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.143     3.631    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.755 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.857     5.611    batpos[10]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.604     5.027    clk_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  batpos_reg[0]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.612ns (28.726%)  route 3.999ns (71.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.143     3.631    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.755 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.857     5.611    batpos[10]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.612ns (28.814%)  route 3.982ns (71.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.143     3.631    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.755 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.839     5.594    batpos[10]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 2.453ns (44.668%)  route 3.038ns (55.332%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.135     3.623    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.747 r  batpos[7]_i_2/O
                         net (fo=1, routed)           0.190     3.936    batpos[7]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.443 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.443    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.714     5.491    batpos_reg[10]_i_2_n_6
    SLICE_X1Y98          FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 2.149ns (39.799%)  route 3.250ns (60.201%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.135     3.623    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.747 r  batpos[7]_i_2/O
                         net (fo=1, routed)           0.190     3.936    batpos[7]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.473 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.926     5.399    batpos_reg[7]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 2.208ns (41.314%)  route 3.136ns (58.686%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.135     3.623    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.747 r  batpos[7]_i_2/O
                         net (fo=1, routed)           0.190     3.936    batpos[7]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.532 r  batpos_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.812     5.344    batpos_reg[7]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.612ns (30.286%)  route 3.710ns (69.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.143     3.631    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.755 r  batpos[10]_i_1/O
                         net (fo=12, routed)          1.568     5.322    batpos[10]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  batpos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.141ns  (logic 2.341ns (45.533%)  route 2.800ns (54.467%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.135     3.623    btnl_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.747 r  batpos[7]_i_2/O
                         net (fo=1, routed)           0.190     3.936    batpos[7]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.443 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.443    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.665 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.476     5.141    batpos_reg[10]_i_2_n_7
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 2.232ns (44.871%)  route 2.742ns (55.129%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           1.961     3.448    btnl_IBUF
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.124     3.572 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     3.572    batpos[3]_i_3_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.970 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.970    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.192 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.782     4.974    batpos_reg[7]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.364ns (30.754%)  route 0.819ns (69.246%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           0.604     0.859    btnl_IBUF
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.045     0.904 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.904    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.967 r  batpos_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.215     1.182    batpos_reg[3]_i_1_n_4
    SLICE_X0Y96          FDRE                                         r  batpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  batpos_reg[3]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.280ns (22.460%)  route 0.968ns (77.540%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.991    btnr_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.213     1.248    batpos[10]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  batpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.280ns (22.460%)  route 0.968ns (77.540%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.991    btnr_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.213     1.248    batpos[10]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  batpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  batpos_reg[3]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.509ns (39.557%)  route 0.777ns (60.443%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           0.604     0.859    btnl_IBUF
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.045     0.904 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.904    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.019 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.058 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.058    batpos_reg[7]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.112 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.174     1.286    batpos_reg[10]_i_2_n_7
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.280ns (21.697%)  route 1.012ns (78.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.991    btnr_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.257     1.292    batpos[10]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  batpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  batpos_reg[1]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[1]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.280ns (21.697%)  route 1.012ns (78.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.991    btnr_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.257     1.292    batpos[10]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  batpos_reg[1]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  batpos_reg[1]_replica/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.280ns (21.529%)  route 1.022ns (78.471%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.991    btnr_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.267     1.302    batpos[10]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.280ns (21.529%)  route 1.022ns (78.471%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.991    btnr_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.267     1.302    batpos[10]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  batpos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.507ns (38.068%)  route 0.824ns (61.932%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           0.604     0.859    btnl_IBUF
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.045     0.904 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.904    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.019 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.110 r  batpos_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.221     1.331    batpos_reg[7]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.470ns (34.976%)  route 0.873ns (65.024%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           0.604     0.859    btnl_IBUF
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.045     0.904 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.904    batpos[3]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.019 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    batpos_reg[3]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.073 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.270     1.343    batpos_reg[7]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  batpos_reg[4]/C





