Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 21:07:04 2025
| Host         : mini-win running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ltc_mtc_control_sets_placed.rpt
| Design       : ltc_mtc
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             151 |           40 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |              98 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                       Enable Signal                       |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clks_rst_1/clkmain  |                                                           | clks_rst_1/main_reset_sync/srst_l_i_2_n_0  |                1 |              1 |         1.00 |
|  clks_rst_1/clkmain  |                                                           |                                            |                2 |              2 |         1.00 |
|  clks_rst_1/clktimer |                                                           | clks_rst_1/timer_reset_sync/srst_l_i_2_n_0 |                1 |              2 |         2.00 |
|  clks_rst_1/clktimer | clks_rst_1/timer_reset_sync/v_rsthold0_inferred__0/i__n_0 | clks_rst_1/timer_reset_sync/srst_l_i_2_n_0 |                1 |              3 |         3.00 |
|  clks_rst_1/clkmain  | clks_rst_1/main_reset_sync/sel                            | clks_rst_1/main_reset_sync/srst_l_i_2_n_0  |                1 |              4 |         4.00 |
|  clks_rst_1/clktimer | frame_timer_1/frame_tick                                  | frame_timer_1/SR[0]                        |                2 |              4 |         2.00 |
|  clks_rst_1/clktimer | frame_timer_1/E[0]                                        | clks_rst_1/timer_reset_sync/srst_l_reg_0   |                2 |              4 |         2.00 |
|  clks_rst_1/clktimer | frame_timer_1/frame_tick_reg_2[0]                         | clks_rst_1/timer_reset_sync/srst_l_reg_0   |                1 |              4 |         4.00 |
|  clks_rst_1/clktimer | frame_timer_1/frame_tick_reg_3[0]                         | clks_rst_1/timer_reset_sync/srst_l_reg_0   |                3 |              4 |         1.33 |
|  clks_rst_1/clktimer |                                                           |                                            |                3 |              5 |         1.67 |
|  clks_rst_1/clktimer |                                                           | clks_rst_1/timer_reset_sync/srst_l_reg_0   |                5 |              6 |         1.20 |
|  clks_rst_1/clkmain  | ??                                                        | clks_rst_1/main_reset_sync/srst_l_reg_1    |                2 |              8 |         4.00 |
|  clks_rst_1/clkmain  | clks_rst_1/main_reset_sync/srst_l_reg_0                   |                                            |                4 |              8 |         2.00 |
|  clks_rst_1/clktimer | frame_timer_1/frame_tickcnt                               | clks_rst_1/timer_reset_sync/srst_l_reg_0   |                5 |             21 |         4.20 |
|  clks_rst_1/clkmain  | tick_sync/sr_reg[2]_0[0]                                  | clks_rst_1/main_reset_sync/srst_l_reg_1    |                8 |             53 |         6.62 |
|  clks_rst_1/clkmain  |                                                           | clks_rst_1/main_reset_sync/srst_l_reg_1    |               35 |            145 |         4.14 |
+----------------------+-----------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


