-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    ss@DESKTOP-UB05SU4                                  
-- Generated date:                  Tue Apr 09 16:44:57 +0430 2019                      

Solution Settings: Adding.v10
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/ESL.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Adding/core                       18     155        156            0  0          
    Design Total:                      18     155        156            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(DSP_block_9-bit_elems) Area(LUTs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- --------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-II-6_beh_psr]                                                                                
    mgc_add(10,0,9,0,11)                       11.279                       0.000     11.279 1.535          1           1 
    mgc_add(3,0,2,1,3)                          4.000                       0.000      4.000 1.071          1           0 
    mgc_add(3,0,3,0,3)                          4.343                       0.000      4.343 1.039          1           1 
    mgc_add(4,0,1,0,4)                          5.346                       0.000      5.346 1.216          0           1 
    mgc_add(4,0,2,1,4)                          5.000                       0.000      5.000 1.161          1           0 
    mgc_add(5,0,4,0,5)                          6.328                       0.000      6.328 1.194          1           1 
    mgc_add(64,0,9,0,64)                       64.973                       0.000     64.973 5.465          1           1 
    mgc_add(8,0,7,0,9)                          9.298                       0.000      9.298 1.396          0           1 
    mgc_add(8,0,8,0,9)                          9.294                       0.000      9.294 1.387          1           1 
    mgc_add(9,0,8,0,10)                        10.289                       0.000     10.289 1.465          1           0 
    mgc_and(3,2)                                2.189                       0.000      2.189 0.409          0           1 
    mgc_and(4,2)                                2.919                       0.000      2.919 0.409          0           1 
    mgc_mul(16,0,64,0,64)                    1330.285                       8.000     10.285 8.245          1           1 
    mgc_mux(16,1,2)                            14.711                       0.000     14.711 0.947          0           1 
    mgc_mux(3,1,2)                              2.758                       0.000      2.758 0.947          0           1 
    mgc_mux(4,1,2)                              3.678                       0.000      3.678 0.947          0           2 
    mgc_mux(64,1,2)                            58.843                       0.000     58.843 0.947          0           2 
    mgc_mux(8,1,2)                              7.355                       0.000      7.355 0.947          0           5 
    mgc_mux1hot(64,3)                         140.136                       0.000    140.136 1.402          0           1 
    mgc_nor(1,2)                                0.730                       0.000      0.730 0.409          0           2 
    mgc_not(1)                                  0.000                       0.000      0.000 0.000          0           4 
    mgc_or(1,2)                                 0.730                       0.000      0.730 0.398          0           3 
    mgc_or(1,3)                                 1.054                       0.000      1.054 0.631          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(3,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(64,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           2 
    mgc_reg_pos(8,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                                     
    mgc_in_wire(1,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(2,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(3,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(4,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(5,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,64)                        0.000                       0.000      0.000 0.000          1           1 
                                                                                                                          
    TOTAL AREA (After Assignment):           1770.382                       8.000    450.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1445.8          3084.8          1771.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1445.8 (100%)   3083.8 (100%)   1770.4 (100%) 
      MUX:                 0.0           297.9  (10%)    319.4  (18%) 
      FUNC:             1445.8 (100%)   2775.1  (90%)   1441.1  (81%) 
      LOGIC:               0.0            10.9   (0%)      9.8   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             1.0   (0%)      1.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             1.0 (100%)      1.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                  Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------- ---------- -------------- ----------- -----------------------------------------------------
    Temp2.reg                         64                            Temp2.lpi#2                                           
                                                                    Temp2.sva#2                                           
                                                                    Temp2.sva#1                                           
    Temp:rsc:mgc_out_stdreg.d         64                            Temp:rsc:mgc_out_stdreg.d                             
    out:mul#1.itm                     16                            out:mul#1.itm                                         
    A#1.sva                            8                            A#1.sva                                               
    B#1.sva                            8                            B#1.sva                                               
    C#1.sva                            8                            C#1.sva                                               
    D#1.sva                            8                            D#1.sva                                               
    E#1.sva                            8                            E#1.sva                                               
    out:i#1.reg                        4                            out:i#1.sva                                           
                                                                    out:i#1.sva#1                                         
    in:i#1.sva                         3                            in:i#1.sva                                            
    exit:in                            1                            exit:in                                               
    out:slc.itm                        1                            out:slc.itm                                           
                                                                                                                          
    Total:                           193              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  10.593865000000001
      Slack:      9.406134999999999
      
      Path                                                                    Startpoint                       Endpoint                                   Delay   Slack   
      ----------------------------------------------------------------------- -------------------------------- ------------------------------------------ ------- -------
      1                                                                       Adding:core/reg(out:mul#1.itm)   Adding:core/reg(Temp2.reg)                 10.5939 9.4061  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(out:mul#1.itm)                                        mgc_reg_pos_16_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/out:mul#1.itm                                                                                                                         0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux1h#2                                                   mgc_mux1hot_64_3                                                            1.4021  10.5939 
        Adding:core/mux1h#2.itm                                                                                                                           0.0000  10.5939 
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.5939 
                                                                                                                                                                          
      2                                                                       Adding:core/reg(Temp2.reg)       Adding:core/reg(Temp2.reg)                 10.5939 9.4061  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/Temp2.reg                                                                                                                             0.0000  0.0000  
        Adding:core/mux#7                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#7.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux1h#2                                                   mgc_mux1hot_64_3                                                            1.4021  10.5939 
        Adding:core/mux1h#2.itm                                                                                                                           0.0000  10.5939 
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.5939 
                                                                                                                                                                          
      3                                                                       Adding:core/reg(E#1.sva)         Adding:core/reg(Temp2.reg)                 10.5939 9.4061  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/conc#3                                                                                                                                0.0000  0.0000  
        Adding:core/conc#3.itm                                                                                                                            0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux1h#2                                                   mgc_mux1hot_64_3                                                            1.4021  10.5939 
        Adding:core/mux1h#2.itm                                                                                                                           0.0000  10.5939 
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.5939 
                                                                                                                                                                          
      4                                                                       Adding:core/Adding:core:fsm:inst Adding:core/reg(Temp2.reg)                 10.5939 9.4061  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                      Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                            0.0000  0.0000  
        Adding:core/slc(fsm_output)#21                                                                                                                    0.0000  0.0000  
        Adding:core/slc(fsm_output)#21.itm                                                                                                                0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux1h#2                                                   mgc_mux1hot_64_3                                                            1.4021  10.5939 
        Adding:core/mux1h#2.itm                                                                                                                           0.0000  10.5939 
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.5939 
                                                                                                                                                                          
      5                                                                       Adding:core/Adding:core:fsm:inst Adding:core/reg(Temp2.reg)                 10.5939 9.4061  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                      Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                            0.0000  0.0000  
        Adding:core/slc(fsm_output)#19                                                                                                                    0.0000  0.0000  
        Adding:core/slc(fsm_output)#19.itm                                                                                                                0.0000  0.0000  
        Adding:core/mux#7                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#7.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux1h#2                                                   mgc_mux1hot_64_3                                                            1.4021  10.5939 
        Adding:core/mux1h#2.itm                                                                                                                           0.0000  10.5939 
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.5939 
                                                                                                                                                                          
      6                                                                       Adding:core/reg(E#1.sva)         Adding:core/reg(Temp2.reg)                 10.5939 9.4061  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/conc#4                                                                                                                                0.0000  0.0000  
        Adding:core/conc#4.itm                                                                                                                            0.0000  0.0000  
        Adding:core/mux#7                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#7.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux1h#2                                                   mgc_mux1hot_64_3                                                            1.4021  10.5939 
        Adding:core/mux1h#2.itm                                                                                                                           0.0000  10.5939 
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.5939 
                                                                                                                                                                          
      7                                                                       Adding:core/reg(out:mul#1.itm)   Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(out:mul#1.itm)                                        mgc_reg_pos_16_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/out:mul#1.itm                                                                                                                         0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      8                                                                       Adding:core/reg(Temp2.reg)       Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(Temp2.reg)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/Temp2.reg                                                                                                                             0.0000  0.0000  
        Adding:core/mux#7                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#7.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      9                                                                       Adding:core/reg(E#1.sva)         Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/conc#3                                                                                                                                0.0000  0.0000  
        Adding:core/conc#3.itm                                                                                                                            0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      10                                                                      Adding:core/Adding:core:fsm:inst Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                      Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                            0.0000  0.0000  
        Adding:core/slc(fsm_output)#21                                                                                                                    0.0000  0.0000  
        Adding:core/slc(fsm_output)#21.itm                                                                                                                0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                           Slack (Delay) Messages 
      ------------------------------------------ ---------------------------- ------- ------- --------
      Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) mux.itm                       9.8615 10.1385          
      Adding:core/reg(out:i#1.reg)               and.itm                      16.4820  3.5180          
      Adding:core/reg(E#1.sva)                   mux#1.itm                    18.0247  1.9753          
      Adding:core/reg(in:i#1.sva)                and#1.itm                    16.4820  3.5180          
      Adding:core/reg(Temp2.reg)                 mux1h#2.itm                   9.4061 10.5939          
      Adding:core/reg(A#1.sva)                   mux#2.itm                    18.0247  1.9753          
      Adding:core/reg(B#1.sva)                   mux#3.itm                    18.0247  1.9753          
      Adding:core/reg(C#1.sva)                   mux#4.itm                    18.0247  1.9753          
      Adding:core/reg(D#1.sva)                   mux#5.itm                    18.0247  1.9753          
      Adding:core/reg(exit:in)                   in:not.itm                   16.7984  3.2016          
      Adding:core/reg(out:slc.itm)               out:slc.itm#1                16.6436  3.3564          
      Adding:core/reg(out:mul#1.itm)             slc(out:mul#1.itm#1.pdr).itm 10.8082  9.1918          
      Adding                                     Temp:rsc.z                   20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   64     1 
    -                   11     1 
    -                    9     2 
    -                    5     1 
    -                    4     1 
    -                    3     1 
    and                          
    -                    2     2 
    mul                          
    -                   64     1 
    mux                          
    -                    1    11 
    mux1h                        
    -                    3     1 
    nor                          
    -                    2     2 
    not                          
    -                    1     4 
    or                           
    -                    3     1 
    -                    2     3 
    read_port                    
    -                    8     5 
    reg                          
    -                   64     2 
    -                   16     1 
    -                    8     5 
    -                    4     1 
    -                    3     1 
    -                    1     2 
    write_port                   
    -                   64     1 
    
  End of Report
