`timescale 1ns/1ps
module test;
reg a;
wire y;

not_gate uut(
.a(a),
.y(y)
);

initial begin
$dumpfile("notw.vcd");
$dumpvars(0,test);

a=0; #10;
a=1; #10;

$finish;
end 
endmodule