# Chapter 4.1: Static CMOS Gates

## ğŸ“‹ Chapter Overview

**Static CMOS gates** are the foundation of digital CMOS circuit design. They use complementary NMOS and PMOS networks to implement logic functions with full rail-to-rail swing and zero static power consumption. This chapter covers the design principles, common gate structures, and sizing considerations.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Design static CMOS gates for basic logic functions
- Construct pull-up and pull-down networks
- Apply proper transistor sizing for symmetric delays
- Calculate transistor count for various gates

---

## 4.1.1 Static CMOS Structure

### Complementary Gate Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STATIC CMOS GATE STRUCTURE                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â”‚  PULL-UP NETWORK    â”‚  â† PMOS transistors           â”‚
â”‚               â”‚      (PUN)          â”‚                                â”‚
â”‚               â”‚                     â”‚  Implements: F                 â”‚
â”‚               â”‚  Conducts when      â”‚  (TRUE function)               â”‚
â”‚               â”‚  output should      â”‚                                â”‚
â”‚               â”‚  be HIGH            â”‚                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                          â”‚                                           â”‚
â”‚   A, B, C... â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º F (output)              â”‚
â”‚   (inputs)               â”‚                                           â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â”‚  PULL-DOWN NETWORK  â”‚  â† NMOS transistors           â”‚
â”‚               â”‚      (PDN)          â”‚                                â”‚
â”‚               â”‚                     â”‚  Implements: FÌ„                 â”‚
â”‚               â”‚  Conducts when      â”‚  (complement)                  â”‚
â”‚               â”‚  output should      â”‚                                â”‚
â”‚               â”‚  be LOW             â”‚                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                          â”‚                                           â”‚
â”‚                         GND                                          â”‚
â”‚                                                                      â”‚
â”‚   Properties:                                                       â”‚
â”‚   â€¢ PUN and PDN are NEVER both conducting simultaneously           â”‚
â”‚   â€¢ One always provides path to VDD or GND                         â”‚
â”‚   â€¢ No static current = zero static power                          â”‚
â”‚   â€¢ Output always driven = full swing                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.1.2 NAND Gate

### Circuit Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    2-INPUT NAND GATE                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚          â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”‚                               â”‚
â”‚     A â”€â”€â”€â”¤ PMOS  â”‚   â”‚ PMOS  â”œâ”€â”€â”€ B  â”‚                               â”‚
â”‚          â”‚  P1   â”‚   â”‚  P2   â”‚       â”‚  PUN: A parallel B           â”‚
â”‚          â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚  (either can pull up)        â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜           â”‚                               â”‚
â”‚                    â”‚                 â”‚                               â”‚
â”‚                    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â–º F = (AÂ·B)'               â”‚
â”‚                    â”‚                                                 â”‚
â”‚                â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                             â”‚
â”‚           A â”€â”€â”€â”¤ NMOS  â”‚                                             â”‚
â”‚                â”‚  N1   â”‚     PDN: A series B                        â”‚
â”‚                â””â”€â”€â”€â”¬â”€â”€â”€â”˜     (both must pull down)                  â”‚
â”‚                    â”‚                                                 â”‚
â”‚                â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                             â”‚
â”‚           B â”€â”€â”€â”¤ NMOS  â”‚                                             â”‚
â”‚                â”‚  N2   â”‚                                             â”‚
â”‚                â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                             â”‚
â”‚                    â”‚                                                 â”‚
â”‚                   GND                                                â”‚
â”‚                                                                      â”‚
â”‚   Truth Table:            Transistor Operation:                     â”‚
â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚   â”‚ A â”‚ B â”‚   F   â”‚       â”‚ A â”‚ B â”‚ PUN â”‚ PDN â”‚  F   â”‚             â”‚
â”‚   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤       â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤             â”‚
â”‚   â”‚ 0 â”‚ 0 â”‚   1   â”‚       â”‚ 0 â”‚ 0 â”‚ ON  â”‚ OFF â”‚ HIGH â”‚             â”‚
â”‚   â”‚ 0 â”‚ 1 â”‚   1   â”‚       â”‚ 0 â”‚ 1 â”‚ ON  â”‚ OFF â”‚ HIGH â”‚             â”‚
â”‚   â”‚ 1 â”‚ 0 â”‚   1   â”‚       â”‚ 1 â”‚ 0 â”‚ ON  â”‚ OFF â”‚ HIGH â”‚             â”‚
â”‚   â”‚ 1 â”‚ 1 â”‚   0   â”‚       â”‚ 1 â”‚ 1 â”‚ OFF â”‚ ON  â”‚ LOW  â”‚             â”‚
â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                      â”‚
â”‚   Transistor Count: 4 (2 NMOS + 2 PMOS)                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3-Input NAND Gate

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    3-INPUT NAND GATE                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                           â”‚
â”‚          â”‚               â”‚               â”‚                           â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”Œâ”€â”€â”€â”´â”€â”€â”€â”                       â”‚
â”‚ A â”€â”€â”€â”¤  P1   â”‚  B â”€â”€â”€â”¤  P2   â”‚  C â”€â”€â”€â”¤  P3   â”‚                       â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â””â”€â”€â”€â”¬â”€â”€â”€â”˜                       â”‚
â”‚          â”‚               â”‚               â”‚                           â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚
â”‚                  â”‚               â”‚                                   â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                          â”‚                                           â”‚
â”‚                          â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º F = (AÂ·BÂ·C)'         â”‚
â”‚                          â”‚                                           â”‚
â”‚                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚                 A â”€â”€â”€â”¤  N1   â”‚                                       â”‚
â”‚                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                       â”‚
â”‚                          â”‚                                           â”‚
â”‚                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚                 B â”€â”€â”€â”¤  N2   â”‚                                       â”‚
â”‚                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                       â”‚
â”‚                          â”‚                                           â”‚
â”‚                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚                 C â”€â”€â”€â”¤  N3   â”‚                                       â”‚
â”‚                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                       â”‚
â”‚                          â”‚                                           â”‚
â”‚                         GND                                          â”‚
â”‚                                                                      â”‚
â”‚   PUN: All 3 PMOS in parallel (any one ON â†’ F = 1)                 â”‚
â”‚   PDN: All 3 NMOS in series (all ON â†’ F = 0)                       â”‚
â”‚                                                                      â”‚
â”‚   Transistor Count: 6 (3 NMOS + 3 PMOS)                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.1.3 NOR Gate

### Circuit Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    2-INPUT NOR GATE                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚                 A â”€â”€â”€â”¤  P1   â”‚                                       â”‚
â”‚                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜     PUN: A series B                  â”‚
â”‚                          â”‚         (both must be OFF to pull up)    â”‚
â”‚                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚                 B â”€â”€â”€â”¤  P2   â”‚                                       â”‚
â”‚                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                       â”‚
â”‚                          â”‚                                           â”‚
â”‚                          â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º F = (A+B)'           â”‚
â”‚                          â”‚                                           â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚          â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”‚                               â”‚
â”‚     A â”€â”€â”€â”¤  N1   â”‚   â”‚  N2   â”œâ”€â”€â”€ B  â”‚  PDN: A parallel B           â”‚
â”‚          â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚  (either can pull down)      â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜           â”‚                               â”‚
â”‚                    â”‚                 â”‚                               â”‚
â”‚                   GND                                                â”‚
â”‚                                                                      â”‚
â”‚   Truth Table:            Transistor Operation:                     â”‚
â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚   â”‚ A â”‚ B â”‚   F   â”‚       â”‚ A â”‚ B â”‚ PUN â”‚ PDN â”‚  F   â”‚             â”‚
â”‚   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤       â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤             â”‚
â”‚   â”‚ 0 â”‚ 0 â”‚   1   â”‚       â”‚ 0 â”‚ 0 â”‚ ON  â”‚ OFF â”‚ HIGH â”‚             â”‚
â”‚   â”‚ 0 â”‚ 1 â”‚   0   â”‚       â”‚ 0 â”‚ 1 â”‚ OFF â”‚ ON  â”‚ LOW  â”‚             â”‚
â”‚   â”‚ 1 â”‚ 0 â”‚   0   â”‚       â”‚ 1 â”‚ 0 â”‚ OFF â”‚ ON  â”‚ LOW  â”‚             â”‚
â”‚   â”‚ 1 â”‚ 1 â”‚   0   â”‚       â”‚ 1 â”‚ 1 â”‚ OFF â”‚ ON  â”‚ LOW  â”‚             â”‚
â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                      â”‚
â”‚   Transistor Count: 4 (2 NMOS + 2 PMOS)                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.1.4 NAND vs NOR Comparison

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NAND vs NOR COMPARISON                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Property            â”‚      NAND        â”‚       NOR         â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ PDN Configuration   â”‚ NMOS in series   â”‚ NMOS in parallel  â”‚    â”‚
â”‚   â”‚ PUN Configuration   â”‚ PMOS in parallel â”‚ PMOS in series    â”‚    â”‚
â”‚   â”‚ Pull-down speed     â”‚ Slower (series)  â”‚ Faster (parallel) â”‚    â”‚
â”‚   â”‚ Pull-up speed       â”‚ Faster (parallel)â”‚ Slower (series)   â”‚    â”‚
â”‚   â”‚ Rise time (tpLH)    â”‚ Fast             â”‚ Slow              â”‚    â”‚
â”‚   â”‚ Fall time (tpHL)    â”‚ Slow             â”‚ Fast              â”‚    â”‚
â”‚   â”‚ Overall speed       â”‚ FASTER           â”‚ Slower            â”‚    â”‚
â”‚   â”‚ PMOS sizing needed  â”‚ Normal           â”‚ Large (series)    â”‚    â”‚
â”‚   â”‚ Area                â”‚ Smaller          â”‚ Larger            â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   Why NAND is Preferred:                                            â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚
â”‚   â€¢ Series NMOS is faster than series PMOS (higher Î¼)              â”‚
â”‚   â€¢ Parallel PMOS compensates for lower PMOS mobility              â”‚
â”‚   â€¢ Overall: NAND is faster and smaller than NOR                   â”‚
â”‚   â€¢ Most logic synthesis tools prefer NAND-based designs           â”‚
â”‚                                                                      â”‚
â”‚   Delay Comparison (n-input gates):                                 â”‚
â”‚                                                                      â”‚
â”‚          n-NAND                    n-NOR                            â”‚
â”‚   tpHL = n Ã— R_n Ã— C_L      tpHL = R_n/n Ã— C_L                    â”‚
â”‚   tpLH = R_p/n Ã— C_L        tpLH = n Ã— R_p Ã— C_L                  â”‚
â”‚                                                                      â”‚
â”‚   For n-NOR: PMOS in series becomes very slow for large n          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.1.5 Transistor Sizing

### Sizing for Equal Rise and Fall

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIZING FOR SYMMETRIC DELAY                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Reference: Inverter with W_n = W, W_p = 2W (for Î¼n/Î¼p = 2)       â”‚
â”‚                                                                      â”‚
â”‚   Goal: Match equivalent pull-up and pull-down resistance          â”‚
â”‚         to achieve t_pHL â‰ˆ t_pLH                                   â”‚
â”‚                                                                      â”‚
â”‚   2-INPUT NAND:                                                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                    â”‚
â”‚                                                                      â”‚
â”‚   PDN: 2 NMOS in series                                             â”‚
â”‚   â€¢ R_eq = 2R_n (for same W as inverter)                           â”‚
â”‚   â€¢ To match inverter: W_n = 2W (double NMOS width)                â”‚
â”‚                                                                      â”‚
â”‚   PUN: 2 PMOS in parallel                                           â”‚
â”‚   â€¢ R_eq = R_p/2 (for same W as inverter)                          â”‚
â”‚   â€¢ Already faster than inverter; keep W_p = 2W                    â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Transistor         â”‚ Width (normalized to inverter NMOS)  â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ Inverter NMOS      â”‚           W (1Ã—)                     â”‚    â”‚
â”‚   â”‚ Inverter PMOS      â”‚           2W (2Ã—)                    â”‚    â”‚
â”‚   â”‚ 2-NAND NMOS (each) â”‚           2W (2Ã—)                    â”‚    â”‚
â”‚   â”‚ 2-NAND PMOS (each) â”‚           2W (2Ã—)                    â”‚    â”‚
â”‚   â”‚ 3-NAND NMOS (each) â”‚           3W (3Ã—)                    â”‚    â”‚
â”‚   â”‚ 3-NAND PMOS (each) â”‚           2W (2Ã—)                    â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   2-INPUT NOR:                                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                     â”‚
â”‚                                                                      â”‚
â”‚   PDN: 2 NMOS in parallel â†’ Keep W_n = W                           â”‚
â”‚   PUN: 2 PMOS in series â†’ Need W_p = 4W (2Ã— for series, 2Ã— ratio) â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Transistor         â”‚ Width                                 â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ 2-NOR NMOS (each)  â”‚           W (1Ã—)                     â”‚    â”‚
â”‚   â”‚ 2-NOR PMOS (each)  â”‚           4W (4Ã—)                    â”‚    â”‚
â”‚   â”‚ 3-NOR NMOS (each)  â”‚           W (1Ã—)                     â”‚    â”‚
â”‚   â”‚ 3-NOR PMOS (each)  â”‚           6W (6Ã—)                    â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   This shows why NOR gates are larger than NAND gates!             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.1.6 General Sizing Rules

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIZING RULES SUMMARY                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   SERIES TRANSISTORS:                                       â”‚   â”‚
â”‚   â”‚   Multiply width by number of transistors in series        â”‚   â”‚
â”‚   â”‚   W_series = n Ã— W_reference                                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   PARALLEL TRANSISTORS:                                     â”‚   â”‚
â”‚   â”‚   Keep width same as reference (already faster)             â”‚   â”‚
â”‚   â”‚   W_parallel = W_reference                                  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   For n-input NAND:                                                 â”‚
â”‚   â€¢ Each NMOS: W_n = n Ã— W_n,inv                                   â”‚
â”‚   â€¢ Each PMOS: W_p = W_p,inv (or slightly larger)                  â”‚
â”‚                                                                      â”‚
â”‚   For n-input NOR:                                                  â”‚
â”‚   â€¢ Each NMOS: W_n = W_n,inv                                       â”‚
â”‚   â€¢ Each PMOS: W_p = n Ã— W_p,inv                                   â”‚
â”‚                                                                      â”‚
â”‚   Practical Consideration:                                          â”‚
â”‚   â€¢ Very wide transistors may need to be folded                    â”‚
â”‚   â€¢ Fan-in > 4 becomes slow; consider gate decomposition           â”‚
â”‚   â€¢ Trade-off between worst-case and average delay                 â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.1.7 Transistor Count

### General Formula

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSISTOR COUNT                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   For static CMOS implementation:                                   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Transistor count = 2 Ã— (number of inputs)                 â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   (Each input controls one NMOS and one PMOS)               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚   â”‚ Gate             â”‚ Inputs          â”‚ Transistors       â”‚        â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤        â”‚
â”‚   â”‚ Inverter         â”‚     1           â”‚       2          â”‚        â”‚
â”‚   â”‚ 2-NAND/NOR       â”‚     2           â”‚       4          â”‚        â”‚
â”‚   â”‚ 3-NAND/NOR       â”‚     3           â”‚       6          â”‚        â”‚
â”‚   â”‚ 4-NAND/NOR       â”‚     4           â”‚       8          â”‚        â”‚
â”‚   â”‚ n-input gate     â”‚     n           â”‚       2n         â”‚        â”‚
â”‚   â”‚ Complex (m vars) â”‚     m           â”‚       â‰¥2m        â”‚        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                                      â”‚
â”‚   Note: Complex gates may reuse transistors if variables           â”‚
â”‚   appear multiple times in the expression                          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Gate | PDN | PUN | NMOS Width | PMOS Width | Transistors |
|------|-----|-----|------------|------------|-------------|
| Inverter | 1 NMOS | 1 PMOS | W | 2W | 2 |
| 2-NAND | 2 series | 2 parallel | 2W | 2W | 4 |
| 3-NAND | 3 series | 3 parallel | 3W | 2W | 6 |
| 2-NOR | 2 parallel | 2 series | W | 4W | 4 |
| 3-NOR | 3 parallel | 3 series | W | 6W | 6 |

---

## â“ Quick Revision Questions

1. **Why is static CMOS called "ratioless" logic?**

2. **Draw the schematic for a 4-input NAND gate and determine transistor sizing.**

3. **Why is NAND generally preferred over NOR in CMOS design?**

4. **Calculate the total transistor width for a 3-input NOR if W_n,inv = 1Î¼m.**

5. **Explain why PDN and PUN are complementary (dual) networks.**

6. **What happens if both PUN and PDN conduct simultaneously?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 3: Delay Analysis](../03-CMOS-Inverter/06-delay-analysis.md) | [Unit 4 Home](README.md) | [Complementary Logic Design â†’](02-complementary-logic-design.md) |
