// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Interacter_Sram(	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7
  input  [2:0]  io_in_master2BaseRamReq_src,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_in_master2BaseRamReq_op,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  input  [31:0] io_in_master2BaseRamReq_addr,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_in_master2BaseRamReq_data,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  input         io_in_master2BaseRamReq_valid,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  input  [2:0]  io_in_master2ExtRamReq_src,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_in_master2ExtRamReq_op,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  input  [31:0] io_in_master2ExtRamReq_addr,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_in_master2ExtRamReq_data,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  input         io_in_master2ExtRamReq_valid,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  input  [31:0] io_in_baseRamRspns_rData,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_in_extRamRspns_rData,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [2:0]  io_out_baseRam2MasterRspns_dst,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [31:0] io_out_baseRam2MasterRspns_data,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [2:0]  io_out_extRam2MasterRspns_dst,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [31:0] io_out_extRam2MasterRspns_data,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_out_baseRamReq_wData,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [19:0] io_out_baseRamReq_addr,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [3:0]  io_out_baseRamReq_byteSelN,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output        io_out_baseRamReq_ce,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_out_baseRamReq_oe,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_out_baseRamReq_we,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [31:0] io_out_extRamReq_wData,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [19:0] io_out_extRamReq_addr,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output [3:0]  io_out_extRamReq_byteSelN,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
  output        io_out_extRamReq_ce,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_out_extRamReq_oe,	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
                io_out_extRamReq_we	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:12:14
);

  wire [6:0] _baseRamOffset_T_1 = 7'h1 << io_in_master2BaseRamReq_addr[1:0];	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:57:{29,60}
  wire [6:0] _extRamOffset_T_1 = 7'h1 << io_in_master2ExtRamReq_addr[1:0];	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:57:29, :58:{28,58}
  wire       _GEN = io_in_master2BaseRamReq_op == 3'h1;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40
  wire       _GEN_0 = io_in_master2BaseRamReq_op == 3'h3;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40
  wire       _GEN_1 = io_in_master2BaseRamReq_op == 3'h2;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40
  wire       _GEN_2 = io_in_master2BaseRamReq_op == 3'h4;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40, :68:32
  wire       _GEN_3 = _GEN | _GEN_0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40, :65:27, :84:27
  wire       _GEN_4 = io_in_master2ExtRamReq_op == 3'h1;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40, :107:39
  wire       _GEN_5 = io_in_master2ExtRamReq_op == 3'h3;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40, :107:39
  wire       _GEN_6 = io_in_master2ExtRamReq_op == 3'h2;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:63:40, :107:39
  wire       _GEN_7 = io_in_master2ExtRamReq_op == 3'h4;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:68:32, :107:39
  wire       _GEN_8 = _GEN_4 | _GEN_5;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:107:39, :109:26, :128:26
  assign io_out_baseRam2MasterRspns_dst =
    io_in_master2BaseRamReq_valid ? io_in_master2BaseRamReq_src : 3'h0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :29:30, :60:40, :62:36
  assign io_out_baseRam2MasterRspns_data =
    io_in_master2BaseRamReq_valid
      ? (_GEN
           ? (_baseRamOffset_T_1[3:0] == 4'h1
                ? {24'h0, io_in_baseRamRspns_rData[7:0]}
                : _baseRamOffset_T_1[3:0] == 4'h2
                    ? {24'h0, io_in_baseRamRspns_rData[15:8]}
                    : _baseRamOffset_T_1[3:0] == 4'h4
                        ? {24'h0, io_in_baseRamRspns_rData[23:16]}
                        : _baseRamOffset_T_1[3:0] == 4'h8
                            ? {24'h0, io_in_baseRamRspns_rData[31:24]}
                            : 32'h0)
           : _GEN_0 ? io_in_baseRamRspns_rData : 32'h0)
      : 32'h0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :28:19, :29:30, :57:{17,29}, :60:40, :63:40, :68:32, :70:{45,58,85}, :73:{45,58,85}, :76:{45,58,85}, :79:{45,58,85}, :87:41
  assign io_out_extRam2MasterRspns_dst =
    io_in_master2ExtRamReq_valid ? io_in_master2ExtRamReq_src : 3'h0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :30:29, :104:39, :106:35
  assign io_out_extRam2MasterRspns_data =
    io_in_master2ExtRamReq_valid
      ? (_GEN_4
           ? (_extRamOffset_T_1[3:0] == 4'h1
                ? {24'h0, io_in_extRamRspns_rData[7:0]}
                : _extRamOffset_T_1[3:0] == 4'h2
                    ? {24'h0, io_in_extRamRspns_rData[15:8]}
                    : _extRamOffset_T_1[3:0] == 4'h4
                        ? {24'h0, io_in_extRamRspns_rData[23:16]}
                        : _extRamOffset_T_1[3:0] == 4'h8
                            ? {24'h0, io_in_extRamRspns_rData[31:24]}
                            : 32'h0)
           : _GEN_5 ? io_in_extRamRspns_rData : 32'h0)
      : 32'h0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :28:19, :30:29, :58:{16,28}, :68:32, :70:58, :104:39, :107:39, :112:31, :114:{44,57,83}, :117:{44,57,83}, :120:{44,57,83}, :123:{44,57,83}, :131:40
  assign io_out_baseRamReq_wData =
    ~io_in_master2BaseRamReq_valid | _GEN_3 | ~(_GEN_1 | _GEN_2)
      ? 32'h0
      : io_in_master2BaseRamReq_data;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :28:19, :52:21, :60:40, :63:40, :65:27, :84:27, :93:33, :99:33
  assign io_out_baseRamReq_addr =
    io_in_master2BaseRamReq_valid
      ? (_GEN
           ? io_in_master2BaseRamReq_addr[21:2]
           : _GEN_0
               ? io_in_master2BaseRamReq_addr[21:2]
               : _GEN_1
                   ? io_in_master2BaseRamReq_addr[21:2]
                   : _GEN_2 ? io_in_master2BaseRamReq_addr[21:2] : 20'h0)
      : 20'h0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :36:17, :52:21, :60:40, :63:40, :67:{32,63}, :86:{32,63}, :92:{32,63}, :98:{32,63}
  assign io_out_baseRamReq_byteSelN =
    io_in_master2BaseRamReq_valid
      ? (_GEN
           ? ~(_baseRamOffset_T_1[3:0])
           : _GEN_0 ? 4'h0 : _GEN_1 ? ~(_baseRamOffset_T_1[3:0]) : _GEN_2 ? 4'h0 : 4'hF)
      : 4'hF;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :38:21, :52:21, :57:{17,29}, :60:40, :63:40, :66:{36,39}, :85:36, :91:{36,39}, :97:36
  assign io_out_baseRamReq_ce =
    ~io_in_master2BaseRamReq_valid | ~(_GEN | _GEN_0 | _GEN_1) & ~_GEN_2;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :33:15, :52:21, :60:40, :63:40, :65:27, :84:27, :90:27, :96:27
  assign io_out_baseRamReq_oe = ~io_in_master2BaseRamReq_valid | ~_GEN & ~_GEN_0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :33:15, :52:21, :60:40, :63:40, :65:27, :84:27
  assign io_out_baseRamReq_we =
    ~io_in_master2BaseRamReq_valid | _GEN_3 | ~_GEN_1 & ~_GEN_2;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :33:15, :52:21, :60:40, :63:40, :65:27, :84:27, :90:27, :96:27
  assign io_out_extRamReq_wData =
    ~io_in_master2ExtRamReq_valid | _GEN_8 | ~(_GEN_6 | _GEN_7)
      ? 32'h0
      : io_in_master2ExtRamReq_data;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :28:19, :53:20, :104:39, :107:39, :109:26, :128:26, :137:32, :143:32
  assign io_out_extRamReq_addr =
    io_in_master2ExtRamReq_valid
      ? (_GEN_4
           ? io_in_master2ExtRamReq_addr[21:2]
           : _GEN_5
               ? io_in_master2ExtRamReq_addr[21:2]
               : _GEN_6
                   ? io_in_master2ExtRamReq_addr[21:2]
                   : _GEN_7 ? io_in_master2ExtRamReq_addr[21:2] : 20'h0)
      : 20'h0;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :36:17, :53:20, :104:39, :107:39, :111:{31,61}, :130:{31,61}, :136:{31,61}, :142:{31,61}
  assign io_out_extRamReq_byteSelN =
    io_in_master2ExtRamReq_valid
      ? (_GEN_4
           ? ~(_extRamOffset_T_1[3:0])
           : _GEN_5 ? 4'h0 : _GEN_6 ? ~(_extRamOffset_T_1[3:0]) : _GEN_7 ? 4'h0 : 4'hF)
      : 4'hF;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :38:21, :53:20, :58:{16,28}, :85:36, :104:39, :107:39, :110:{35,38}, :129:35, :135:{35,38}, :141:35
  assign io_out_extRamReq_ce =
    ~io_in_master2ExtRamReq_valid | ~(_GEN_4 | _GEN_5 | _GEN_6) & ~_GEN_7;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :33:15, :53:20, :104:39, :107:39, :109:26, :128:26, :134:26, :140:26
  assign io_out_extRamReq_oe = ~io_in_master2ExtRamReq_valid | ~_GEN_4 & ~_GEN_5;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :33:15, :53:20, :104:39, :107:39, :109:26, :128:26
  assign io_out_extRamReq_we = ~io_in_master2ExtRamReq_valid | _GEN_8 | ~_GEN_6 & ~_GEN_7;	// src/main/scala/peripheral/interacter/Interacter_Sram.scala:11:7, :27:18, :33:15, :53:20, :104:39, :107:39, :109:26, :128:26, :134:26, :140:26
endmodule

module Translator(	// src/main/scala/peripheral/interacter/Translator.scala:10:7
  input  [2:0]  io_in_master2UartReq_src,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
                io_in_master2UartReq_op,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  input  [31:0] io_in_master2UartReq_data,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  input         io_in_master2UartReq_valid,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  output [2:0]  io_out_uart2MasterRspns_dst,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  output [31:0] io_out_uart2MasterRspns_data,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  input         io_txChannel_ready,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  output        io_txChannel_valid,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  output [7:0]  io_txChannel_bits,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  output        io_rxChannel_ready,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  input         io_rxChannel_valid,	// src/main/scala/peripheral/interacter/Translator.scala:11:14
  input  [7:0]  io_rxChannel_bits	// src/main/scala/peripheral/interacter/Translator.scala:11:14
);

  wire _GEN = io_in_master2UartReq_op == 3'h5;	// src/main/scala/peripheral/interacter/Translator.scala:37:37
  wire _GEN_0 = io_in_master2UartReq_op == 3'h1;	// src/main/scala/peripheral/interacter/Translator.scala:37:37
  assign io_out_uart2MasterRspns_dst =
    io_in_master2UartReq_valid ? io_in_master2UartReq_src : 3'h0;	// src/main/scala/peripheral/interacter/Translator.scala:10:7, :22:18, :24:27, :34:37, :36:33
  assign io_out_uart2MasterRspns_data =
    io_in_master2UartReq_valid
      ? (_GEN
           ? {30'h0, io_rxChannel_valid, io_txChannel_ready}
           : _GEN_0 ? {24'h0, io_rxChannel_bits} : 32'h0)
      : 32'h0;	// src/main/scala/peripheral/interacter/Translator.scala:10:7, :23:19, :24:27, :34:37, :37:37, :39:{38,51,69}, :43:{38,51}
  assign io_txChannel_valid =
    io_in_master2UartReq_valid & ~(_GEN | _GEN_0) & io_in_master2UartReq_op == 3'h2;	// src/main/scala/peripheral/interacter/Translator.scala:10:7, :26:22, :34:37, :37:37
  assign io_txChannel_bits = io_in_master2UartReq_data[7:0];	// src/main/scala/peripheral/interacter/Translator.scala:10:7, :47:55
  assign io_rxChannel_ready = io_in_master2UartReq_valid & ~_GEN & _GEN_0;	// src/main/scala/peripheral/interacter/Translator.scala:10:7, :28:22, :34:37, :37:37
endmodule

// external module async_transmitter

// external module async_receiver

module Interface_Uart(	// src/main/scala/peripheral/interacter/Interface_Uart.scala:7:7
  input         clock,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:7:7
  input  [2:0]  io_in_master2UartReq_src,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
                io_in_master2UartReq_op,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
  input  [31:0] io_in_master2UartReq_data,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
  input         io_in_master2UartReq_valid,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
                io_in_rxd,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
  output [2:0]  io_out_uart2MasterRspns_dst,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
  output [31:0] io_out_uart2MasterRspns_data,	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
  output        io_out_txd	// src/main/scala/peripheral/interacter/Interface_Uart.scala:8:14
);

  wire       _receiver_RxD_data_ready;	// src/main/scala/peripheral/interacter/Interface_Uart.scala:23:24
  wire [7:0] _receiver_RxD_data;	// src/main/scala/peripheral/interacter/Interface_Uart.scala:23:24
  wire       _transmitter_TxD_busy;	// src/main/scala/peripheral/interacter/Interface_Uart.scala:22:27
  wire       _trans_io_txChannel_valid;	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
  wire [7:0] _trans_io_txChannel_bits;	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
  wire       _trans_io_rxChannel_ready;	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
  Translator trans (	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
    .io_in_master2UartReq_src     (io_in_master2UartReq_src),
    .io_in_master2UartReq_op      (io_in_master2UartReq_op),
    .io_in_master2UartReq_data    (io_in_master2UartReq_data),
    .io_in_master2UartReq_valid   (io_in_master2UartReq_valid),
    .io_out_uart2MasterRspns_dst  (io_out_uart2MasterRspns_dst),
    .io_out_uart2MasterRspns_data (io_out_uart2MasterRspns_data),
    .io_txChannel_ready           (~_transmitter_TxD_busy),	// src/main/scala/peripheral/interacter/Interface_Uart.scala:22:27, :29:31
    .io_txChannel_valid           (_trans_io_txChannel_valid),
    .io_txChannel_bits            (_trans_io_txChannel_bits),
    .io_rxChannel_ready           (_trans_io_rxChannel_ready),
    .io_rxChannel_valid           (_receiver_RxD_data_ready),	// src/main/scala/peripheral/interacter/Interface_Uart.scala:23:24
    .io_rxChannel_bits            (_receiver_RxD_data)	// src/main/scala/peripheral/interacter/Interface_Uart.scala:23:24
  );
  async_transmitter transmitter (	// src/main/scala/peripheral/interacter/Interface_Uart.scala:22:27
    .clk       (clock),
    .TxD_start (_trans_io_txChannel_valid),	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
    .TxD_data  (_trans_io_txChannel_bits),	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
    .TxD       (io_out_txd),
    .TxD_busy  (_transmitter_TxD_busy)
  );
  async_receiver receiver (	// src/main/scala/peripheral/interacter/Interface_Uart.scala:23:24
    .clk            (clock),
    .RxD            (io_in_rxd),
    .RxD_data_ready (_receiver_RxD_data_ready),
    .RxD_clear      (_trans_io_rxChannel_ready),	// src/main/scala/peripheral/interacter/Interface_Uart.scala:18:21
    .RxD_data       (_receiver_RxD_data)
  );
endmodule

module Arbiter_Sram(	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7
  input  [2:0]  io_in_fetchReq_src,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_in_fetchReq_op,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_in_fetchReq_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [31:0] io_in_fetchReq_addr,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_in_fetchReq_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input         io_in_fetchReq_valid,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [2:0]  io_in_memAccessReq_src,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_in_memAccessReq_op,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_in_memAccessReq_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [31:0] io_in_memAccessReq_addr,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_in_memAccessReq_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input         io_in_memAccessReq_valid,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [2:0]  io_in_baseRam2MasterRspns_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [31:0] io_in_baseRam2MasterRspns_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [2:0]  io_in_extRam2MasterRspns_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  input  [31:0] io_in_extRam2MasterRspns_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [2:0]  io_out_master2BaseRamReq_src,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_out_master2BaseRamReq_op,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [31:0] io_out_master2BaseRamReq_addr,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_out_master2BaseRamReq_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output        io_out_master2BaseRamReq_valid,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [2:0]  io_out_master2ExtRamReq_src,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_out_master2ExtRamReq_op,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [31:0] io_out_master2ExtRamReq_addr,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
                io_out_master2ExtRamReq_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output        io_out_master2ExtRamReq_valid,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [2:0]  io_out_baseRam2MasterRspns_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [31:0] io_out_baseRam2MasterRspns_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [2:0]  io_out_extRam2MasterRspns_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output [31:0] io_out_extRam2MasterRspns_data,	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
  output        io_out_stallReq	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:9:14
);

  wire memAccessBaseRam = io_in_memAccessReq_valid & io_in_memAccessReq_dst == 3'h1;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:32:{48,75}
  wire memAccessExtRam = io_in_memAccessReq_valid & io_in_memAccessReq_dst == 3'h2;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:33:{47,74}
  wire fetchAccessBaseRam = io_in_fetchReq_valid & io_in_fetchReq_dst == 3'h1;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:32:75, :34:{46,69}
  wire fetchAccessExtRam = io_in_fetchReq_valid & io_in_fetchReq_dst == 3'h2;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:33:74, :35:{45,68}
  assign io_out_master2BaseRamReq_src =
    memAccessBaseRam
      ? io_in_memAccessReq_src
      : fetchAccessBaseRam ? io_in_fetchReq_src : 3'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :32:48, :34:46, :39:16, :45:28, :47:27, :48:30, :49:35, :50:30
  assign io_out_master2BaseRamReq_op =
    memAccessBaseRam
      ? io_in_memAccessReq_op
      : fetchAccessBaseRam ? io_in_fetchReq_op : 3'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :32:48, :34:46, :39:16, :45:28, :47:27, :48:30, :49:35, :50:30
  assign io_out_master2BaseRamReq_addr =
    memAccessBaseRam
      ? io_in_memAccessReq_addr
      : fetchAccessBaseRam ? io_in_fetchReq_addr : 32'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :32:48, :34:46, :42:17, :45:28, :47:27, :48:30, :49:35, :50:30
  assign io_out_master2BaseRamReq_data =
    memAccessBaseRam
      ? io_in_memAccessReq_data
      : fetchAccessBaseRam ? io_in_fetchReq_data : 32'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :32:48, :34:46, :42:17, :45:28, :47:27, :48:30, :49:35, :50:30
  assign io_out_master2BaseRamReq_valid =
    memAccessBaseRam
      ? io_in_memAccessReq_valid
      : fetchAccessBaseRam & io_in_fetchReq_valid;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :32:48, :34:46, :45:28, :47:27, :48:30, :49:35, :50:30
  assign io_out_master2ExtRamReq_src =
    memAccessExtRam
      ? io_in_memAccessReq_src
      : fetchAccessExtRam ? io_in_fetchReq_src : 3'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :33:47, :35:45, :39:16, :46:27, :52:26, :53:29, :54:34, :55:29
  assign io_out_master2ExtRamReq_op =
    memAccessExtRam
      ? io_in_memAccessReq_op
      : fetchAccessExtRam ? io_in_fetchReq_op : 3'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :33:47, :35:45, :39:16, :46:27, :52:26, :53:29, :54:34, :55:29
  assign io_out_master2ExtRamReq_addr =
    memAccessExtRam
      ? io_in_memAccessReq_addr
      : fetchAccessExtRam ? io_in_fetchReq_addr : 32'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :33:47, :35:45, :42:17, :46:27, :52:26, :53:29, :54:34, :55:29
  assign io_out_master2ExtRamReq_data =
    memAccessExtRam
      ? io_in_memAccessReq_data
      : fetchAccessExtRam ? io_in_fetchReq_data : 32'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :33:47, :35:45, :42:17, :46:27, :52:26, :53:29, :54:34, :55:29
  assign io_out_master2ExtRamReq_valid =
    memAccessExtRam ? io_in_memAccessReq_valid : fetchAccessExtRam & io_in_fetchReq_valid;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :33:47, :35:45, :46:27, :52:26, :53:29, :54:34, :55:29
  assign io_out_baseRam2MasterRspns_dst = io_in_baseRam2MasterRspns_dst;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7
  assign io_out_baseRam2MasterRspns_data = io_in_baseRam2MasterRspns_data;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7
  assign io_out_extRam2MasterRspns_dst = io_in_extRam2MasterRspns_dst;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7
  assign io_out_extRam2MasterRspns_data = io_in_extRam2MasterRspns_data;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7
  assign io_out_stallReq =
    memAccessBaseRam & fetchAccessBaseRam | memAccessExtRam & fetchAccessExtRam;	// src/main/scala/peripheral/arbiter/Arbiter_Sram.scala:8:7, :32:48, :33:47, :34:46, :35:45, :60:{23,46}, :61:24
endmodule

module Arbiter_Uart(	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7
  input  [2:0]  io_in_memAccessReq_src,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
                io_in_memAccessReq_op,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
                io_in_memAccessReq_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  input  [31:0] io_in_memAccessReq_data,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  input         io_in_memAccessReq_valid,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  input  [2:0]  io_in_uart2MasterRspns_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  input  [31:0] io_in_uart2MasterRspns_data,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  output [2:0]  io_out_master2UartReq_src,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
                io_out_master2UartReq_op,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  output [31:0] io_out_master2UartReq_data,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  output        io_out_master2UartReq_valid,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  output [2:0]  io_out_uart2MasterRspns_dst,	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
  output [31:0] io_out_uart2MasterRspns_data	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:9:14
);

  wire _io_out_master2UartReq_T = io_in_memAccessReq_dst == 3'h3;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:30:28
  assign io_out_master2UartReq_src =
    _io_out_master2UartReq_T ? io_in_memAccessReq_src : 3'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7, :23:16, :29:31, :30:28
  assign io_out_master2UartReq_op =
    _io_out_master2UartReq_T ? io_in_memAccessReq_op : 3'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7, :23:16, :29:31, :30:28
  assign io_out_master2UartReq_data =
    _io_out_master2UartReq_T ? io_in_memAccessReq_data : 32'h0;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7, :26:17, :29:31, :30:28
  assign io_out_master2UartReq_valid =
    _io_out_master2UartReq_T & io_in_memAccessReq_valid;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7, :29:31, :30:28
  assign io_out_uart2MasterRspns_dst = io_in_uart2MasterRspns_dst;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7
  assign io_out_uart2MasterRspns_data = io_in_uart2MasterRspns_data;	// src/main/scala/peripheral/arbiter/Arbiter_Uart.scala:8:7
endmodule

module Requester_BaseRam(	// src/main/scala/instFetch/wrapper/Requester_BaseRam.scala:9:7
  input  [31:0] io_in_addr,	// src/main/scala/instFetch/wrapper/BaseRequester.scala:8:14
  output [31:0] io_out_req_addr,	// src/main/scala/instFetch/wrapper/BaseRequester.scala:8:14
  output        io_out_req_valid	// src/main/scala/instFetch/wrapper/BaseRequester.scala:8:14
);

  assign io_out_req_addr = io_in_addr - 32'h80000000;	// src/main/scala/instFetch/wrapper/Requester_BaseRam.scala:9:7, :14:24
  assign io_out_req_valid = {io_in_addr[31:24], io_in_addr[22]} == 9'h100;	// src/main/scala/instFetch/wrapper/Requester_BaseRam.scala:9:7, :12:26, :14:24, :16:32
endmodule

module Requester_ExtRam(	// src/main/scala/instFetch/wrapper/Requester_ExtRam.scala:9:7
  input  [31:0] io_in_addr,	// src/main/scala/instFetch/wrapper/BaseRequester.scala:8:14
  output [31:0] io_out_req_addr,	// src/main/scala/instFetch/wrapper/BaseRequester.scala:8:14
  output        io_out_req_valid	// src/main/scala/instFetch/wrapper/BaseRequester.scala:8:14
);

  assign io_out_req_addr = io_in_addr + 32'h7FC00000;	// src/main/scala/instFetch/wrapper/Requester_ExtRam.scala:9:7, :14:24
  assign io_out_req_valid = {io_in_addr[31:24], io_in_addr[22]} == 9'h101;	// src/main/scala/instFetch/wrapper/Requester_ExtRam.scala:9:7, :12:26, :14:24, :16:32
endmodule

module MultiMux1(	// src/main/scala/utils/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_addr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_0_bits_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_1_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_addr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_bits_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_src,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_op,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_addr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_valid	// src/main/scala/utils/MultiMux1.scala:14:14
);

  wire _GEN = io_inputs_0_valid | io_inputs_1_valid;	// src/main/scala/utils/MultiMux1.scala:26:65
  assign io_output_bits_src = {2'h0, _GEN};	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:{65,78}
  assign io_output_bits_op =
    (io_inputs_0_valid ? 3'h3 : 3'h0) | (io_inputs_1_valid ? 3'h3 : 3'h0);	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:27:82, src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :23:22, :26:65
  assign io_output_bits_dst = {2'h0, _GEN};	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:{65,78}
  assign io_output_bits_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_addr : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_addr : 32'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_data = 32'h0;	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21
  assign io_output_bits_valid =
    io_inputs_0_valid & io_inputs_0_bits_valid | io_inputs_1_valid
    & io_inputs_1_bits_valid;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
endmodule

module Filter_Requester(	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:8:7
  input  [31:0] io_in_pc,	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
  output [2:0]  io_out_fetchReq_src,	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
                io_out_fetchReq_op,	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
                io_out_fetchReq_dst,	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
  output [31:0] io_out_fetchReq_addr,	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
                io_out_fetchReq_data,	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
  output        io_out_fetchReq_valid	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:9:14
);

  wire [31:0] _extRamReqstr_io_out_req_addr;	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:18:28
  wire        _extRamReqstr_io_out_req_valid;	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:18:28
  wire [31:0] _baseRamReqstr_io_out_req_addr;	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:17:29
  wire        _baseRamReqstr_io_out_req_valid;	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:17:29
  Requester_BaseRam baseRamReqstr (	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:17:29
    .io_in_addr       (io_in_pc),
    .io_out_req_addr  (_baseRamReqstr_io_out_req_addr),
    .io_out_req_valid (_baseRamReqstr_io_out_req_valid)
  );
  Requester_ExtRam extRamReqstr (	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:18:28
    .io_in_addr       (io_in_pc),
    .io_out_req_addr  (_extRamReqstr_io_out_req_addr),
    .io_out_req_valid (_extRamReqstr_io_out_req_valid)
  );
  MultiMux1 reqFliter (	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:27:25
    .io_inputs_0_valid      (_baseRamReqstr_io_out_req_valid),	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:17:29
    .io_inputs_0_bits_addr  (_baseRamReqstr_io_out_req_addr),	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:17:29
    .io_inputs_0_bits_valid (_baseRamReqstr_io_out_req_valid),	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:17:29
    .io_inputs_1_valid      (_extRamReqstr_io_out_req_valid),	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:18:28
    .io_inputs_1_bits_addr  (_extRamReqstr_io_out_req_addr),	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:18:28
    .io_inputs_1_bits_valid (_extRamReqstr_io_out_req_valid),	// src/main/scala/instFetch/wrapper/Filter_Requester.scala:18:28
    .io_output_bits_src     (io_out_fetchReq_src),
    .io_output_bits_op      (io_out_fetchReq_op),
    .io_output_bits_dst     (io_out_fetchReq_dst),
    .io_output_bits_addr    (io_out_fetchReq_addr),
    .io_output_bits_data    (io_out_fetchReq_data),
    .io_output_bits_valid   (io_out_fetchReq_valid)
  );
endmodule

module FetchResponser(	// src/main/scala/instFetch/wrapper/FetchResponser.scala:7:7
  input  [2:0]  io_in_dst,	// src/main/scala/instFetch/wrapper/FetchResponser.scala:8:14
  input  [31:0] io_in_data,	// src/main/scala/instFetch/wrapper/FetchResponser.scala:8:14
  output [2:0]  io_out_rspns_dst,	// src/main/scala/instFetch/wrapper/FetchResponser.scala:8:14
  output [31:0] io_out_rspns_data,	// src/main/scala/instFetch/wrapper/FetchResponser.scala:8:14
  output        io_out_valid	// src/main/scala/instFetch/wrapper/FetchResponser.scala:8:14
);

  wire io_out_valid_0 = io_in_dst == 3'h1;	// src/main/scala/instFetch/wrapper/FetchResponser.scala:19:19
  assign io_out_rspns_dst = io_out_valid_0 ? io_in_dst : 3'h0;	// src/main/scala/instFetch/wrapper/FetchResponser.scala:7:7, :16:20, :19:{19,41}, :21:18
  assign io_out_rspns_data = io_out_valid_0 ? io_in_data : 32'h0;	// src/main/scala/instFetch/wrapper/FetchResponser.scala:7:7, :17:21, :19:{19,41}, :21:18
  assign io_out_valid = io_out_valid_0;	// src/main/scala/instFetch/wrapper/FetchResponser.scala:7:7, :19:19
endmodule

module MultiMux1_1(	// src/main/scala/utils/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_data	// src/main/scala/utils/MultiMux1.scala:14:14
);

  assign io_output_bits_data =
    (io_inputs_0_valid ? io_inputs_0_bits_data : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_data : 32'h0);	// src/main/scala/instFetch/wrapper/Filter_Response.scala:26:85, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
endmodule

module Filter_Response(	// src/main/scala/instFetch/wrapper/Filter_Response.scala:7:7
  input  [2:0]  io_in_baseRam2MasterRspns_dst,	// src/main/scala/instFetch/wrapper/Filter_Response.scala:8:14
  input  [31:0] io_in_baseRam2MasterRspns_data,	// src/main/scala/instFetch/wrapper/Filter_Response.scala:8:14
  input  [2:0]  io_in_extRam2MasterRspns_dst,	// src/main/scala/instFetch/wrapper/Filter_Response.scala:8:14
  input  [31:0] io_in_extRam2MasterRspns_data,	// src/main/scala/instFetch/wrapper/Filter_Response.scala:8:14
  output [31:0] io_out_rspns_data	// src/main/scala/instFetch/wrapper/Filter_Response.scala:8:14
);

  wire [2:0]  _extRamRspnsr_io_out_rspns_dst;	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
  wire [31:0] _extRamRspnsr_io_out_rspns_data;	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
  wire        _extRamRspnsr_io_out_valid;	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
  wire [2:0]  _baseRamRspnsr_io_out_rspns_dst;	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
  wire [31:0] _baseRamRspnsr_io_out_rspns_data;	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
  wire        _baseRamRspnsr_io_out_valid;	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
  FetchResponser baseRamRspnsr (	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
    .io_in_dst         (io_in_baseRam2MasterRspns_dst),
    .io_in_data        (io_in_baseRam2MasterRspns_data),
    .io_out_rspns_dst  (_baseRamRspnsr_io_out_rspns_dst),
    .io_out_rspns_data (_baseRamRspnsr_io_out_rspns_data),
    .io_out_valid      (_baseRamRspnsr_io_out_valid)
  );
  FetchResponser extRamRspnsr (	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
    .io_in_dst         (io_in_extRam2MasterRspns_dst),
    .io_in_data        (io_in_extRam2MasterRspns_data),
    .io_out_rspns_dst  (_extRamRspnsr_io_out_rspns_dst),
    .io_out_rspns_data (_extRamRspnsr_io_out_rspns_data),
    .io_out_valid      (_extRamRspnsr_io_out_valid)
  );
  MultiMux1_1 rspnsFilter (	// src/main/scala/instFetch/wrapper/Filter_Response.scala:26:27
    .io_inputs_0_valid     (_baseRamRspnsr_io_out_valid),	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
    .io_inputs_0_bits_dst  (_baseRamRspnsr_io_out_rspns_dst),	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
    .io_inputs_0_bits_data (_baseRamRspnsr_io_out_rspns_data),	// src/main/scala/instFetch/wrapper/Filter_Response.scala:17:29
    .io_inputs_1_valid     (_extRamRspnsr_io_out_valid),	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
    .io_inputs_1_bits_dst  (_extRamRspnsr_io_out_rspns_dst),	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
    .io_inputs_1_bits_data (_extRamRspnsr_io_out_rspns_data),	// src/main/scala/instFetch/wrapper/Filter_Response.scala:18:28
    .io_output_bits_data   (io_out_rspns_data)
  );
endmodule

module PcReg(	// src/main/scala/instFetch/PcReg.scala:8:7
  input         clock,	// src/main/scala/instFetch/PcReg.scala:8:7
                reset,	// src/main/scala/instFetch/PcReg.scala:8:7
                io_in_bpInfo_branchTaken,	// src/main/scala/instFetch/PcReg.scala:9:14
  input  [31:0] io_in_bpInfo_pc,	// src/main/scala/instFetch/PcReg.scala:9:14
  input         io_in_fetchCtrl_flush,	// src/main/scala/instFetch/PcReg.scala:9:14
                io_in_fetchCtrl_stall,	// src/main/scala/instFetch/PcReg.scala:9:14
  input  [31:0] io_in_fetchCtrl_nextPc,	// src/main/scala/instFetch/PcReg.scala:9:14
  output [31:0] io_out_pc	// src/main/scala/instFetch/PcReg.scala:9:14
);

  reg [31:0] infoOut_pc;	// src/main/scala/instFetch/PcReg.scala:16:24
  always @(posedge clock) begin	// src/main/scala/instFetch/PcReg.scala:8:7
    if (reset)	// src/main/scala/instFetch/PcReg.scala:8:7
      infoOut_pc <= 32'h80000000;	// src/main/scala/instFetch/PcReg.scala:14:14, :16:24
    else if (io_in_fetchCtrl_flush)	// src/main/scala/instFetch/PcReg.scala:9:14
      infoOut_pc <= io_in_fetchCtrl_nextPc;	// src/main/scala/instFetch/PcReg.scala:16:24
    else if (io_in_fetchCtrl_stall) begin	// src/main/scala/instFetch/PcReg.scala:9:14
    end
    else if (io_in_bpInfo_branchTaken)	// src/main/scala/instFetch/PcReg.scala:9:14
      infoOut_pc <= io_in_bpInfo_pc;	// src/main/scala/instFetch/PcReg.scala:16:24
    else	// src/main/scala/instFetch/PcReg.scala:9:14
      infoOut_pc <= infoOut_pc + 32'h4;	// src/main/scala/instFetch/PcReg.scala:16:24, :25:30
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/instFetch/PcReg.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/instFetch/PcReg.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/instFetch/PcReg.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/instFetch/PcReg.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/instFetch/PcReg.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/instFetch/PcReg.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/instFetch/PcReg.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/instFetch/PcReg.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/instFetch/PcReg.scala:8:7
        infoOut_pc = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/instFetch/PcReg.scala:8:7, :16:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/instFetch/PcReg.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/instFetch/PcReg.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_pc = infoOut_pc;	// src/main/scala/instFetch/PcReg.scala:8:7, :16:24
endmodule

module BpUnit(	// src/main/scala/instFetch/BpUnit.scala:9:7
  input  [31:0] io_in_pc,	// src/main/scala/instFetch/BpUnit.scala:10:14
                io_in_instr,	// src/main/scala/instFetch/BpUnit.scala:10:14
  output        io_out_branchTaken,	// src/main/scala/instFetch/BpUnit.scala:10:14
  output [31:0] io_out_pc	// src/main/scala/instFetch/BpUnit.scala:10:14
);

  wire _GEN =
    io_in_instr[31:26] == 6'h17 | io_in_instr[31:26] == 6'h19
    | io_in_instr[31:26] == 6'h1B | io_in_instr[31:26] == 6'h16
    | io_in_instr[31:26] == 6'h18 | io_in_instr[31:26] == 6'h1A;	// src/main/scala/instFetch/BpUnit.scala:21:39, :29:19, :31:27
  wire infoOut_branchTaken = _GEN & io_in_instr[25];	// src/main/scala/instFetch/BpUnit.scala:25:11, :29:19, :31:27
  assign io_out_branchTaken = infoOut_branchTaken;	// src/main/scala/instFetch/BpUnit.scala:9:7, :29:19, :31:27
  assign io_out_pc =
    _GEN & infoOut_branchTaken
      ? io_in_pc + {{14{io_in_instr[25]}}, io_in_instr[25:10], 2'h0}
      : 32'h0;	// src/main/scala/instFetch/BpUnit.scala:9:7, :22:38, :24:28, :25:11, :27:{28,39}, :29:19, :31:27, :32:{18,24}, :36:18
endmodule

module NewFetchStage(	// src/main/scala/instFetch/NewFetchStage.scala:11:7
  input         clock,	// src/main/scala/instFetch/NewFetchStage.scala:11:7
                reset,	// src/main/scala/instFetch/NewFetchStage.scala:11:7
                io_in_fetchCtrl_flush,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
                io_in_fetchCtrl_stall,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  input  [31:0] io_in_fetchCtrl_nextPc,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  input  [2:0]  io_in_baseRam2MasterRspns_dst,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  input  [31:0] io_in_baseRam2MasterRspns_data,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  input  [2:0]  io_in_extRam2MasterRspns_dst,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  input  [31:0] io_in_extRam2MasterRspns_data,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
                io_out_ifInfo_inst,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  output [2:0]  io_async_fetchReq_src,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
                io_async_fetchReq_op,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
                io_async_fetchReq_dst,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  output [31:0] io_async_fetchReq_addr,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
                io_async_fetchReq_data,	// src/main/scala/instFetch/NewFetchStage.scala:12:14
  output        io_async_fetchReq_valid	// src/main/scala/instFetch/NewFetchStage.scala:12:14
);

  wire        _bpUnit_io_out_branchTaken;	// src/main/scala/instFetch/NewFetchStage.scala:28:22
  wire [31:0] _bpUnit_io_out_pc;	// src/main/scala/instFetch/NewFetchStage.scala:28:22
  wire [31:0] _pcReg_io_out_pc;	// src/main/scala/instFetch/NewFetchStage.scala:27:21
  wire [31:0] _rspnsFilter_io_out_rspns_data;	// src/main/scala/instFetch/NewFetchStage.scala:26:27
  reg  [31:0] ifInfoReg_pc;	// src/main/scala/instFetch/NewFetchStage.scala:48:26
  reg  [31:0] ifInfoReg_inst;	// src/main/scala/instFetch/NewFetchStage.scala:48:26
  reg         ifInfoReg_branchTaken;	// src/main/scala/instFetch/NewFetchStage.scala:48:26
  always @(posedge clock) begin	// src/main/scala/instFetch/NewFetchStage.scala:11:7
    if (reset) begin	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      ifInfoReg_pc <= 32'h0;	// src/main/scala/instFetch/NewFetchStage.scala:45:14, :48:26
      ifInfoReg_inst <= 32'h0;	// src/main/scala/instFetch/NewFetchStage.scala:45:14, :48:26
      ifInfoReg_branchTaken <= 1'h0;	// src/main/scala/instFetch/NewFetchStage.scala:45:14, :48:26
    end
    else begin	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      if (io_in_fetchCtrl_flush) begin	// src/main/scala/instFetch/NewFetchStage.scala:12:14
        ifInfoReg_pc <= 32'h0;	// src/main/scala/instFetch/NewFetchStage.scala:45:14, :48:26
        ifInfoReg_inst <= 32'h0;	// src/main/scala/instFetch/NewFetchStage.scala:45:14, :48:26
      end
      else if (io_in_fetchCtrl_stall) begin	// src/main/scala/instFetch/NewFetchStage.scala:12:14
      end
      else begin	// src/main/scala/instFetch/NewFetchStage.scala:12:14
        ifInfoReg_pc <= _pcReg_io_out_pc;	// src/main/scala/instFetch/NewFetchStage.scala:27:21, :48:26
        ifInfoReg_inst <= _rspnsFilter_io_out_rspns_data;	// src/main/scala/instFetch/NewFetchStage.scala:26:27, :48:26
      end
      ifInfoReg_branchTaken <=
        ~io_in_fetchCtrl_flush
        & (io_in_fetchCtrl_stall ? ifInfoReg_branchTaken : _bpUnit_io_out_branchTaken);	// src/main/scala/instFetch/NewFetchStage.scala:28:22, :48:26, :51:32, :52:15, :53:38, :54:15, :58:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/instFetch/NewFetchStage.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/instFetch/NewFetchStage.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/instFetch/NewFetchStage.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/instFetch/NewFetchStage.scala:11:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/instFetch/NewFetchStage.scala:11:7
        end	// src/main/scala/instFetch/NewFetchStage.scala:11:7
        ifInfoReg_pc = _RANDOM[2'h0];	// src/main/scala/instFetch/NewFetchStage.scala:11:7, :48:26
        ifInfoReg_inst = _RANDOM[2'h1];	// src/main/scala/instFetch/NewFetchStage.scala:11:7, :48:26
        ifInfoReg_branchTaken = _RANDOM[2'h2][0];	// src/main/scala/instFetch/NewFetchStage.scala:11:7, :48:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/instFetch/NewFetchStage.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/instFetch/NewFetchStage.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Filter_Requester reqFilter (	// src/main/scala/instFetch/NewFetchStage.scala:25:25
    .io_in_pc              (_pcReg_io_out_pc),	// src/main/scala/instFetch/NewFetchStage.scala:27:21
    .io_out_fetchReq_src   (io_async_fetchReq_src),
    .io_out_fetchReq_op    (io_async_fetchReq_op),
    .io_out_fetchReq_dst   (io_async_fetchReq_dst),
    .io_out_fetchReq_addr  (io_async_fetchReq_addr),
    .io_out_fetchReq_data  (io_async_fetchReq_data),
    .io_out_fetchReq_valid (io_async_fetchReq_valid)
  );
  Filter_Response rspnsFilter (	// src/main/scala/instFetch/NewFetchStage.scala:26:27
    .io_in_baseRam2MasterRspns_dst  (io_in_baseRam2MasterRspns_dst),
    .io_in_baseRam2MasterRspns_data (io_in_baseRam2MasterRspns_data),
    .io_in_extRam2MasterRspns_dst   (io_in_extRam2MasterRspns_dst),
    .io_in_extRam2MasterRspns_data  (io_in_extRam2MasterRspns_data),
    .io_out_rspns_data              (_rspnsFilter_io_out_rspns_data)
  );
  PcReg pcReg (	// src/main/scala/instFetch/NewFetchStage.scala:27:21
    .clock                    (clock),
    .reset                    (reset),
    .io_in_bpInfo_branchTaken (_bpUnit_io_out_branchTaken),	// src/main/scala/instFetch/NewFetchStage.scala:28:22
    .io_in_bpInfo_pc          (_bpUnit_io_out_pc),	// src/main/scala/instFetch/NewFetchStage.scala:28:22
    .io_in_fetchCtrl_flush    (io_in_fetchCtrl_flush),
    .io_in_fetchCtrl_stall    (io_in_fetchCtrl_stall),
    .io_in_fetchCtrl_nextPc   (io_in_fetchCtrl_nextPc),
    .io_out_pc                (_pcReg_io_out_pc)
  );
  BpUnit bpUnit (	// src/main/scala/instFetch/NewFetchStage.scala:28:22
    .io_in_pc           (_pcReg_io_out_pc),	// src/main/scala/instFetch/NewFetchStage.scala:27:21
    .io_in_instr        (_rspnsFilter_io_out_rspns_data),	// src/main/scala/instFetch/NewFetchStage.scala:26:27
    .io_out_branchTaken (_bpUnit_io_out_branchTaken),
    .io_out_pc          (_bpUnit_io_out_pc)
  );
  assign io_out_ifInfo_pc = ifInfoReg_pc;	// src/main/scala/instFetch/NewFetchStage.scala:11:7, :48:26
  assign io_out_ifInfo_inst = ifInfoReg_inst;	// src/main/scala/instFetch/NewFetchStage.scala:11:7, :48:26
  assign io_out_ifInfo_branchTaken = ifInfoReg_branchTaken;	// src/main/scala/instFetch/NewFetchStage.scala:11:7, :48:26
endmodule

module Decoder_2RI12(	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7
  input  [31:0] io_in_fetchInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_in_fetchInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  input         io_in_fetchInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_out_ifInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [2:0]  io_out_exInfo_exeType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [3:0]  io_out_exInfo_exeSubType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_exInfo_imm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r1Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_r2Ctrl_rEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r2Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_isMatched	// src/main/scala/instDecode/BaseDecoder.scala:9:14
);

  wire [31:0] immSext = {{20{io_in_fetchInfo_inst[21]}}, io_in_fetchInfo_inst[21:10]};	// src/main/scala/instDecode/Decoder_2RI12.scala:12:47, :18:11
  wire        _GEN = io_in_fetchInfo_inst[31:22] == 10'hA;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_0 = io_in_fetchInfo_inst[31:22] == 10'h8;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_1 = io_in_fetchInfo_inst[31:22] == 10'h9;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_2 = io_in_fetchInfo_inst[31:22] == 10'hD;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_3 = io_in_fetchInfo_inst[31:22] == 10'hE;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_4 = io_in_fetchInfo_inst[31:22] == 10'hA0;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_5 = io_in_fetchInfo_inst[31:22] == 10'hA4;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_6 = io_in_fetchInfo_inst[31:22] == 10'hA2;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_7 = io_in_fetchInfo_inst[31:22] == 10'hA6;	// src/main/scala/instDecode/Decoder_2RI12.scala:11:48, :28:19
  wire        _GEN_8 = _GEN_2 | _GEN_3;	// src/main/scala/instDecode/Decoder_2RI12.scala:28:19, :51:29, :57:29
  wire        _GEN_9 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4;	// src/main/scala/instDecode/Decoder_2RI12.scala:23:24, :28:19
  assign io_out_ifInfo_pc = io_in_fetchInfo_pc;	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7
  assign io_out_ifInfo_inst = io_in_fetchInfo_inst;	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7
  assign io_out_ifInfo_branchTaken = io_in_fetchInfo_branchTaken;	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7
  assign io_out_exInfo_exeType =
    _GEN | _GEN_0 | _GEN_1
      ? 3'h3
      : _GEN_8 ? 3'h1 : _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 ? 3'h5 : 3'h0;	// src/main/scala/instDecode/BaseDecoder.scala:23:26, :28:10, src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :28:19, :30:29, :37:29, :45:29, :51:29, :57:29, :63:29, :69:29, :78:29, :83:29
  assign io_out_exInfo_exeSubType =
    _GEN
      ? 4'h1
      : _GEN_0
          ? 4'h3
          : _GEN_1
              ? 4'h2
              : _GEN_2
                  ? 4'h3
                  : _GEN_3
                      ? 4'h1
                      : _GEN_4
                          ? 4'h3
                          : _GEN_5 ? 4'h4 : _GEN_6 ? 4'h1 : {2'h0, _GEN_7, 1'h0};	// src/main/scala/instDecode/BaseDecoder.scala:15:24, :28:10, src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :28:19, :31:32, :38:32, :46:32, :52:32, :58:32, :64:32, :70:32, :79:32, :84:32
  assign io_out_exInfo_imm =
    _GEN | _GEN_0 | _GEN_1
      ? immSext
      : _GEN_8
          ? {20'h0, io_in_fetchInfo_inst[21:10]}
          : _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 ? immSext : 32'h0;	// src/main/scala/instDecode/BaseDecoder.scala:21:23, src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :12:47, :18:11, :19:11, :28:19, :33:25, :51:29, :53:25, :57:29, :59:25, :65:25
  assign io_out_r1Ctrl_rAddr = io_in_fetchInfo_inst[9:5];	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :13:44
  assign io_out_r2Ctrl_rEnable = ~_GEN_9 & (_GEN_5 | ~_GEN_6 & _GEN_7);	// src/main/scala/instDecode/BaseDecoder.scala:28:10, src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :23:24, :28:19, :73:29
  assign io_out_r2Ctrl_rAddr =
    _GEN_9 | ~(_GEN_5 | ~(_GEN_6 | ~_GEN_7)) ? 5'h0 : io_in_fetchInfo_inst[4:0];	// src/main/scala/instDecode/BaseDecoder.scala:15:24, :28:10, src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :14:44, :23:24, :28:19, :74:27
  assign io_out_wCtrl_wEnable = _GEN_9 | ~_GEN_5 & (_GEN_6 | ~_GEN_7);	// src/main/scala/instDecode/BaseDecoder.scala:15:24, src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :21:24, :23:24, :28:19, :72:28, :86:28
  assign io_out_wCtrl_wAddr = io_in_fetchInfo_inst[4:0];	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :14:44
  assign io_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7;	// src/main/scala/instDecode/Decoder_2RI12.scala:10:7, :28:19, :32:20, :36:20, :44:20, :50:20, :56:20, :62:20, :68:20, :77:20
endmodule

module Decoder_3R(	// src/main/scala/instDecode/Decoder_3R.scala:9:7
  input  [31:0] io_in_fetchInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_in_fetchInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  input         io_in_fetchInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_out_ifInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [2:0]  io_out_exInfo_exeType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [3:0]  io_out_exInfo_exeSubType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_exInfo_hasImm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_exInfo_imm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r1Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_r2Ctrl_rEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r2Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_out_wCtrl_wAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_isMatched	// src/main/scala/instDecode/BaseDecoder.scala:9:14
);

  wire _GEN = io_in_fetchInfo_inst[31:15] == 17'h20;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_0 = io_in_fetchInfo_inst[31:15] == 17'h2F;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_1 = io_in_fetchInfo_inst[31:15] == 17'h2E;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_2 = io_in_fetchInfo_inst[31:15] == 17'h30;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_3 = io_in_fetchInfo_inst[31:15] == 17'h91;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_4 = io_in_fetchInfo_inst[31:15] == 17'h24;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_5 = io_in_fetchInfo_inst[31:15] == 17'h25;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_6 = io_in_fetchInfo_inst[31:15] == 17'h2A;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_7 = io_in_fetchInfo_inst[31:15] == 17'h2B;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_8 = io_in_fetchInfo_inst[31:15] == 17'h22;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_9 = io_in_fetchInfo_inst[31:15] == 17'h29;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_10 = io_in_fetchInfo_inst[31:15] == 17'h89;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_11 = io_in_fetchInfo_inst[31:15] == 17'h81;	// src/main/scala/instDecode/Decoder_3R.scala:10:53, :27:18
  wire _GEN_12 = _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9;	// src/main/scala/instDecode/Decoder_3R.scala:24:25, :27:18
  wire _GEN_13 = _GEN | _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/instDecode/Decoder_3R.scala:24:25, :27:18
  wire _GEN_14 = _GEN_10 | _GEN_11;	// src/main/scala/instDecode/Decoder_3R.scala:25:23, :27:18, :92:27, :101:27
  wire _GEN_15 = _GEN_10 | _GEN_11;	// src/main/scala/instDecode/Decoder_3R.scala:27:18, :95:28
  assign io_out_ifInfo_pc = io_in_fetchInfo_pc;	// src/main/scala/instDecode/Decoder_3R.scala:9:7
  assign io_out_ifInfo_inst = io_in_fetchInfo_inst;	// src/main/scala/instDecode/Decoder_3R.scala:9:7
  assign io_out_ifInfo_branchTaken = io_in_fetchInfo_branchTaken;	// src/main/scala/instDecode/Decoder_3R.scala:9:7
  assign io_out_exInfo_exeType =
    _GEN
      ? 3'h3
      : _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3
          ? 3'h2
          : _GEN_4 | _GEN_5
              ? 3'h3
              : _GEN_6 | _GEN_7
                  ? 3'h1
                  : _GEN_8 ? 3'h3 : _GEN_9 ? 3'h1 : {1'h0, _GEN_14, 1'h0};	// src/main/scala/instDecode/BaseDecoder.scala:15:24, :28:10, src/main/scala/instDecode/Decoder_3R.scala:9:7, :25:23, :27:18, :30:29, :36:29, :41:29, :46:29, :53:29, :60:29, :65:29, :70:29, :75:29, :81:29, :86:29, :92:27, :93:29, :101:27, :102:29
  assign io_out_exInfo_exeSubType =
    _GEN | _GEN_0
      ? 4'h1
      : _GEN_1
          ? 4'h2
          : _GEN_2 | _GEN_3 | _GEN_4
              ? 4'h3
              : _GEN_5
                  ? 4'h2
                  : _GEN_6
                      ? 4'h1
                      : _GEN_7
                          ? 4'h2
                          : _GEN_8
                              ? 4'h4
                              : _GEN_9 ? 4'h3 : _GEN_10 ? 4'h1 : {2'h0, _GEN_11, 1'h0};	// src/main/scala/instDecode/BaseDecoder.scala:15:24, :28:10, src/main/scala/instDecode/Decoder_3R.scala:9:7, :27:18, :31:32, :37:32, :42:32, :47:32, :54:32, :61:32, :66:32, :71:32, :76:32, :82:32, :87:32, :94:32, :103:32
  assign io_out_exInfo_hasImm = ~_GEN_13 & (_GEN_3 | ~_GEN_12 & _GEN_15);	// src/main/scala/instDecode/Decoder_3R.scala:9:7, :17:24, :24:25, :27:18, :55:28, :95:28
  assign io_out_exInfo_imm =
    _GEN_13 | ~(_GEN_3 | ~(_GEN_12 | ~_GEN_15))
      ? 32'h0
      : {27'h0, io_in_fetchInfo_inst[14:10]};	// src/main/scala/instDecode/BaseDecoder.scala:21:23, src/main/scala/instDecode/Decoder_3R.scala:9:7, :11:53, :18:21, :24:25, :27:18, :56:25, :95:28, :105:25
  assign io_out_r1Ctrl_rAddr = io_in_fetchInfo_inst[9:5];	// src/main/scala/instDecode/Decoder_3R.scala:9:7, :12:53
  assign io_out_r2Ctrl_rEnable = _GEN_13 | ~_GEN_3 & (_GEN_12 | ~_GEN_10 & ~_GEN_11);	// src/main/scala/instDecode/BaseDecoder.scala:15:24, src/main/scala/instDecode/Decoder_3R.scala:9:7, :19:24, :24:25, :27:18, :51:29, :91:29, :100:29
  assign io_out_r2Ctrl_rAddr =
    _GEN_13 | ~(_GEN_3 | ~(_GEN_12 | ~_GEN_14)) ? io_in_fetchInfo_inst[14:10] : 5'h0;	// src/main/scala/instDecode/BaseDecoder.scala:15:24, src/main/scala/instDecode/Decoder_3R.scala:9:7, :11:53, :24:25, :25:23, :27:18, :52:27, :92:27, :101:27
  assign io_out_wCtrl_wAddr = io_in_fetchInfo_inst[4:0];	// src/main/scala/instDecode/Decoder_3R.scala:9:7, :13:53
  assign io_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_9 | _GEN_10 | _GEN_11;	// src/main/scala/instDecode/Decoder_3R.scala:9:7, :27:18, :29:20, :35:20, :40:20, :45:20, :50:20, :59:20, :64:20, :69:20, :74:20, :80:20, :85:20, :90:20
endmodule

module Decoder_2RI16(	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7
  input  [31:0] io_in_fetchInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_in_fetchInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  input         io_in_fetchInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_out_ifInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [2:0]  io_out_exInfo_exeType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [3:0]  io_out_exInfo_exeSubType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_exInfo_imm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_r1Ctrl_rEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r1Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_r2Ctrl_rEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r2Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_isMatched	// src/main/scala/instDecode/BaseDecoder.scala:9:14
);

  wire        _GEN = io_in_fetchInfo_inst[31:26] == 6'h17;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_0 = io_in_fetchInfo_inst[31:26] == 6'h16;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_1 = io_in_fetchInfo_inst[31:26] == 6'h19;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_2 = io_in_fetchInfo_inst[31:26] == 6'h18;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_3 = io_in_fetchInfo_inst[31:26] == 6'h1A;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_4 = io_in_fetchInfo_inst[31:26] == 6'h1B;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_5 = io_in_fetchInfo_inst[31:26] == 6'h15;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_6 = io_in_fetchInfo_inst[31:26] == 6'h14;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_7 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4;	// src/main/scala/instDecode/Decoder_2RI16.scala:24:25, :29:19
  wire        _GEN_8 = io_in_fetchInfo_inst[31:26] == 6'h13;	// src/main/scala/instDecode/Decoder_2RI16.scala:12:48, :29:19
  wire        _GEN_9 = _GEN_5 | _GEN_6;	// src/main/scala/instDecode/Decoder_2RI16.scala:29:19, :68:20, :79:20
  wire        _GEN_10 = _GEN_6 | ~_GEN_8;	// src/main/scala/instDecode/BaseDecoder.scala:28:10, src/main/scala/instDecode/Decoder_2RI16.scala:29:19
  wire [31:0] _GEN_11 =
    {{14{io_in_fetchInfo_inst[25]}}, io_in_fetchInfo_inst[25:10], 2'h0};	// src/main/scala/instDecode/Decoder_2RI16.scala:15:47, :17:28, :29:19, :34:31, :94:15
  assign io_out_ifInfo_pc = io_in_fetchInfo_pc;	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7
  assign io_out_ifInfo_inst = io_in_fetchInfo_inst;	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7
  assign io_out_ifInfo_branchTaken = io_in_fetchInfo_branchTaken;	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7
  assign io_out_exInfo_exeType =
    {_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_8, 2'h0};	// src/main/scala/instDecode/BaseDecoder.scala:28:10, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :29:19, :32:29, :34:31, :38:29, :45:29, :51:29, :56:29, :62:29, :74:29, :82:29, :92:29
  assign io_out_exInfo_exeSubType =
    _GEN
      ? 4'h1
      : _GEN_0
          ? 4'h2
          : _GEN_1
              ? 4'h3
              : _GEN_2
                  ? 4'h4
                  : _GEN_3
                      ? 4'h5
                      : _GEN_4
                          ? 4'h6
                          : _GEN_5 ? 4'h8 : _GEN_6 ? 4'h7 : _GEN_8 ? 4'h9 : 4'h0;	// src/main/scala/instDecode/BaseDecoder.scala:24:29, :28:10, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :29:19, :33:32, :39:32, :46:32, :52:32, :57:32, :63:32, :75:32, :83:32, :93:32
  assign io_out_exInfo_imm =
    _GEN | _GEN_0 | _GEN_1
      ? _GEN_11
      : _GEN_2
          ? 32'h0
          : _GEN_3 | _GEN_4
              ? _GEN_11
              : _GEN_5 | _GEN_6
                  ? {{4{io_in_fetchInfo_inst[9]}},
                     io_in_fetchInfo_inst[9:0],
                     io_in_fetchInfo_inst[25:10],
                     2'h0}
                  : _GEN_8 ? _GEN_11 : 32'h0;	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :15:47, :16:30, :17:28, :29:19, :34:{15,31}, :58:15, :76:15, :84:15, :94:15
  assign io_out_r1Ctrl_rEnable = _GEN_7 | ~_GEN_5 & ~_GEN_6;	// src/main/scala/instDecode/BaseDecoder.scala:15:24, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :19:24, :24:25, :29:19, :69:29, :80:29
  assign io_out_r1Ctrl_rAddr = io_in_fetchInfo_inst[9:5];	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :13:44
  assign io_out_r2Ctrl_rEnable = _GEN_7 | ~_GEN_9 & ~_GEN_8;	// src/main/scala/instDecode/BaseDecoder.scala:15:24, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :19:24, :24:25, :26:25, :29:19, :68:20, :70:29, :79:20, :81:29, :88:29
  assign io_out_r2Ctrl_rAddr = io_in_fetchInfo_inst[4:0];	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :14:44
  assign io_out_wCtrl_wEnable = ~_GEN_7 & (_GEN_5 | ~_GEN_6 & _GEN_8);	// src/main/scala/instDecode/BaseDecoder.scala:28:10, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :24:25, :29:19, :71:28
  assign io_out_wCtrl_wAddr =
    _GEN_7 ? 5'h0 : _GEN_5 ? 5'h1 : _GEN_10 ? 5'h0 : io_in_fetchInfo_inst[4:0];	// src/main/scala/instDecode/BaseDecoder.scala:15:24, :28:10, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :14:44, :24:25, :29:19, :72:26
  assign io_out_wCtrl_wData =
    _GEN_7
      ? 32'h0
      : _GEN_5
          ? io_in_fetchInfo_pc + 32'h4
          : _GEN_10 ? 32'h0 : io_in_fetchInfo_pc + 32'h4;	// src/main/scala/instDecode/BaseDecoder.scala:28:10, src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :17:28, :24:25, :29:19, :73:{26,48}, :91:48
  assign io_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_9 | _GEN_8;	// src/main/scala/instDecode/Decoder_2RI16.scala:11:7, :29:19, :31:20, :37:20, :44:20, :50:20, :55:20, :61:20, :68:20, :79:20
endmodule

module Decoder_Special(	// src/main/scala/instDecode/Decoder_Special.scala:9:7
  input  [31:0] io_in_fetchInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_in_fetchInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  input         io_in_fetchInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_out_ifInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [2:0]  io_out_exInfo_exeType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [3:0]  io_out_exInfo_exeSubType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_exInfo_imm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_isMatched	// src/main/scala/instDecode/BaseDecoder.scala:9:14
);

  wire _GEN = io_in_fetchInfo_inst[31:25] == 7'hA;	// src/main/scala/instDecode/Decoder_Special.scala:10:53, :23:18
  wire _GEN_0 = io_in_fetchInfo_inst[31:25] == 7'hE;	// src/main/scala/instDecode/Decoder_Special.scala:10:53, :23:18
  wire _GEN_1 = _GEN | _GEN_0;	// src/main/scala/instDecode/BaseDecoder.scala:28:10, src/main/scala/instDecode/Decoder_Special.scala:23:18, :26:29, :32:29
  assign io_out_ifInfo_pc = io_in_fetchInfo_pc;	// src/main/scala/instDecode/Decoder_Special.scala:9:7
  assign io_out_ifInfo_inst = io_in_fetchInfo_inst;	// src/main/scala/instDecode/Decoder_Special.scala:9:7
  assign io_out_ifInfo_branchTaken = io_in_fetchInfo_branchTaken;	// src/main/scala/instDecode/Decoder_Special.scala:9:7
  assign io_out_exInfo_exeType = _GEN_1 ? 3'h3 : 3'h0;	// src/main/scala/instDecode/BaseDecoder.scala:23:26, :28:10, src/main/scala/instDecode/Decoder_Special.scala:9:7, :23:18, :26:29, :32:29
  assign io_out_exInfo_exeSubType = {3'h0, _GEN_1};	// src/main/scala/instDecode/BaseDecoder.scala:23:26, :28:10, src/main/scala/instDecode/Decoder_Special.scala:9:7, :23:18, :26:29, :27:32, :32:29, :33:32
  assign io_out_exInfo_imm =
    _GEN
      ? {io_in_fetchInfo_inst[24:5], 12'h0}
      : _GEN_0 ? {io_in_fetchInfo_inst[24:5], 12'h0} + io_in_fetchInfo_pc : 32'h0;	// src/main/scala/instDecode/BaseDecoder.scala:21:23, :28:10, src/main/scala/instDecode/Decoder_Special.scala:9:7, :11:53, :18:32, :23:18, :28:25, :34:{25,35}
  assign io_out_wCtrl_wAddr = io_in_fetchInfo_inst[4:0];	// src/main/scala/instDecode/Decoder_Special.scala:9:7, :12:53
  assign io_isMatched = _GEN | _GEN_0;	// src/main/scala/instDecode/Decoder_Special.scala:9:7, :23:18, :25:20
endmodule

module MultiMux1_2(	// src/main/scala/utils/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_ifInfo_pc,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_0_bits_ifInfo_inst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_0_bits_ifInfo_branchTaken,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_exInfo_exeType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_0_bits_exInfo_exeSubType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_exInfo_imm,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_r1Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_0_bits_r2Ctrl_rEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_r2Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_0_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_ifInfo_pc,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_1_bits_ifInfo_inst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_bits_ifInfo_branchTaken,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_exInfo_exeType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_1_bits_exInfo_exeSubType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_bits_exInfo_hasImm,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_exInfo_imm,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_r1Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_bits_r2Ctrl_rEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_r2Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_1_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_ifInfo_pc,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_2_bits_ifInfo_inst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_bits_ifInfo_branchTaken,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exInfo_exeType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_2_bits_exInfo_exeSubType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_exInfo_imm,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_bits_r1Ctrl_rEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_r1Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_bits_r2Ctrl_rEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_r2Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_ifInfo_pc,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_3_bits_ifInfo_inst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_3_bits_ifInfo_branchTaken,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_3_bits_exInfo_exeType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_3_bits_exInfo_exeSubType,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_exInfo_imm,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_ifInfo_pc,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_ifInfo_branchTaken,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exInfo_exeType,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [3:0]  io_output_bits_exInfo_exeSubType,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_exInfo_hasImm,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_exInfo_imm,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_r1Ctrl_rEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_r1Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_r2Ctrl_rEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_r2Ctrl_rAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_wData	// src/main/scala/utils/MultiMux1.scala:14:14
);

  assign io_output_bits_ifInfo_pc =
    (io_inputs_0_valid ? io_inputs_0_bits_ifInfo_pc : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_ifInfo_pc : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_ifInfo_pc : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_ifInfo_pc : 32'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_ifInfo_branchTaken =
    io_inputs_0_valid & io_inputs_0_bits_ifInfo_branchTaken | io_inputs_1_valid
    & io_inputs_1_bits_ifInfo_branchTaken | io_inputs_2_valid
    & io_inputs_2_bits_ifInfo_branchTaken | io_inputs_3_valid
    & io_inputs_3_bits_ifInfo_branchTaken;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_exInfo_exeType =
    (io_inputs_0_valid ? io_inputs_0_bits_exInfo_exeType : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exInfo_exeType : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exInfo_exeType : 3'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exInfo_exeType : 3'h0);	// src/main/scala/instDecode/bundles/InstDecodeOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_exInfo_exeSubType =
    (io_inputs_0_valid ? io_inputs_0_bits_exInfo_exeSubType : 4'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exInfo_exeSubType : 4'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exInfo_exeSubType : 4'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exInfo_exeSubType : 4'h0);	// src/main/scala/instDecode/bundles/InstDecodeOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_exInfo_hasImm =
    io_inputs_0_valid | io_inputs_1_valid & io_inputs_1_bits_exInfo_hasImm
    | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_exInfo_imm =
    (io_inputs_0_valid ? io_inputs_0_bits_exInfo_imm : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exInfo_imm : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exInfo_imm : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exInfo_imm : 32'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_r1Ctrl_rEnable =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid
    & io_inputs_2_bits_r1Ctrl_rEnable | io_inputs_3_valid;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_r1Ctrl_rAddr =
    (io_inputs_0_valid ? io_inputs_0_bits_r1Ctrl_rAddr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_r1Ctrl_rAddr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_r1Ctrl_rAddr : 5'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_r2Ctrl_rEnable =
    io_inputs_0_valid & io_inputs_0_bits_r2Ctrl_rEnable | io_inputs_1_valid
    & io_inputs_1_bits_r2Ctrl_rEnable | io_inputs_2_valid
    & io_inputs_2_bits_r2Ctrl_rEnable;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_r2Ctrl_rAddr =
    (io_inputs_0_valid ? io_inputs_0_bits_r2Ctrl_rAddr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_r2Ctrl_rAddr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_r2Ctrl_rAddr : 5'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_wCtrl_wEnable =
    io_inputs_0_valid & io_inputs_0_bits_wCtrl_wEnable | io_inputs_1_valid
    | io_inputs_2_valid & io_inputs_2_bits_wCtrl_wEnable | io_inputs_3_valid;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_wAddr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_wAddr : 5'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_wCtrl_wData =
    io_inputs_2_valid ? io_inputs_2_bits_wCtrl_wData : 32'h0;	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22
endmodule

module DecodeUnit(	// src/main/scala/instDecode/DecodeUnit.scala:8:7
  input  [31:0] io_in_fetchInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
                io_in_fetchInfo_inst,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  input         io_in_fetchInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [2:0]  io_out_exInfo_exeType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [3:0]  io_out_exInfo_exeSubType,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_exInfo_hasImm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_exInfo_imm,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_r1Ctrl_rEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r1Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_r2Ctrl_rEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_r2Ctrl_rAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instDecode/BaseDecoder.scala:9:14
  output [31:0] io_out_wCtrl_wData	// src/main/scala/instDecode/BaseDecoder.scala:9:14
);

  wire [31:0] _decoders_3_io_out_ifInfo_pc;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire [31:0] _decoders_3_io_out_ifInfo_inst;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire        _decoders_3_io_out_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire [2:0]  _decoders_3_io_out_exInfo_exeType;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire [3:0]  _decoders_3_io_out_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire [31:0] _decoders_3_io_out_exInfo_imm;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire [4:0]  _decoders_3_io_out_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire        _decoders_3_io_isMatched;	// src/main/scala/instDecode/DecodeUnit.scala:14:13
  wire [31:0] _decoders_2_io_out_ifInfo_pc;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [31:0] _decoders_2_io_out_ifInfo_inst;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire        _decoders_2_io_out_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [2:0]  _decoders_2_io_out_exInfo_exeType;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [3:0]  _decoders_2_io_out_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [31:0] _decoders_2_io_out_exInfo_imm;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire        _decoders_2_io_out_r1Ctrl_rEnable;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [4:0]  _decoders_2_io_out_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire        _decoders_2_io_out_r2Ctrl_rEnable;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [4:0]  _decoders_2_io_out_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire        _decoders_2_io_out_wCtrl_wEnable;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [4:0]  _decoders_2_io_out_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [31:0] _decoders_2_io_out_wCtrl_wData;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire        _decoders_2_io_isMatched;	// src/main/scala/instDecode/DecodeUnit.scala:13:13
  wire [31:0] _decoders_1_io_out_ifInfo_pc;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [31:0] _decoders_1_io_out_ifInfo_inst;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire        _decoders_1_io_out_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [2:0]  _decoders_1_io_out_exInfo_exeType;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [3:0]  _decoders_1_io_out_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire        _decoders_1_io_out_exInfo_hasImm;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [31:0] _decoders_1_io_out_exInfo_imm;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [4:0]  _decoders_1_io_out_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire        _decoders_1_io_out_r2Ctrl_rEnable;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [4:0]  _decoders_1_io_out_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [4:0]  _decoders_1_io_out_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire        _decoders_1_io_isMatched;	// src/main/scala/instDecode/DecodeUnit.scala:12:13
  wire [31:0] _decoders_0_io_out_ifInfo_pc;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [31:0] _decoders_0_io_out_ifInfo_inst;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire        _decoders_0_io_out_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [2:0]  _decoders_0_io_out_exInfo_exeType;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [3:0]  _decoders_0_io_out_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [31:0] _decoders_0_io_out_exInfo_imm;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [4:0]  _decoders_0_io_out_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire        _decoders_0_io_out_r2Ctrl_rEnable;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [4:0]  _decoders_0_io_out_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire        _decoders_0_io_out_wCtrl_wEnable;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire [4:0]  _decoders_0_io_out_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  wire        _decoders_0_io_isMatched;	// src/main/scala/instDecode/DecodeUnit.scala:11:13
  Decoder_2RI12 decoders_0 (	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_in_fetchInfo_pc          (io_in_fetchInfo_pc),
    .io_in_fetchInfo_inst        (io_in_fetchInfo_inst),
    .io_in_fetchInfo_branchTaken (io_in_fetchInfo_branchTaken),
    .io_out_ifInfo_pc            (_decoders_0_io_out_ifInfo_pc),
    .io_out_ifInfo_inst          (_decoders_0_io_out_ifInfo_inst),
    .io_out_ifInfo_branchTaken   (_decoders_0_io_out_ifInfo_branchTaken),
    .io_out_exInfo_exeType       (_decoders_0_io_out_exInfo_exeType),
    .io_out_exInfo_exeSubType    (_decoders_0_io_out_exInfo_exeSubType),
    .io_out_exInfo_imm           (_decoders_0_io_out_exInfo_imm),
    .io_out_r1Ctrl_rAddr         (_decoders_0_io_out_r1Ctrl_rAddr),
    .io_out_r2Ctrl_rEnable       (_decoders_0_io_out_r2Ctrl_rEnable),
    .io_out_r2Ctrl_rAddr         (_decoders_0_io_out_r2Ctrl_rAddr),
    .io_out_wCtrl_wEnable        (_decoders_0_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr          (_decoders_0_io_out_wCtrl_wAddr),
    .io_isMatched                (_decoders_0_io_isMatched)
  );
  Decoder_3R decoders_1 (	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_in_fetchInfo_pc          (io_in_fetchInfo_pc),
    .io_in_fetchInfo_inst        (io_in_fetchInfo_inst),
    .io_in_fetchInfo_branchTaken (io_in_fetchInfo_branchTaken),
    .io_out_ifInfo_pc            (_decoders_1_io_out_ifInfo_pc),
    .io_out_ifInfo_inst          (_decoders_1_io_out_ifInfo_inst),
    .io_out_ifInfo_branchTaken   (_decoders_1_io_out_ifInfo_branchTaken),
    .io_out_exInfo_exeType       (_decoders_1_io_out_exInfo_exeType),
    .io_out_exInfo_exeSubType    (_decoders_1_io_out_exInfo_exeSubType),
    .io_out_exInfo_hasImm        (_decoders_1_io_out_exInfo_hasImm),
    .io_out_exInfo_imm           (_decoders_1_io_out_exInfo_imm),
    .io_out_r1Ctrl_rAddr         (_decoders_1_io_out_r1Ctrl_rAddr),
    .io_out_r2Ctrl_rEnable       (_decoders_1_io_out_r2Ctrl_rEnable),
    .io_out_r2Ctrl_rAddr         (_decoders_1_io_out_r2Ctrl_rAddr),
    .io_out_wCtrl_wAddr          (_decoders_1_io_out_wCtrl_wAddr),
    .io_isMatched                (_decoders_1_io_isMatched)
  );
  Decoder_2RI16 decoders_2 (	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_in_fetchInfo_pc          (io_in_fetchInfo_pc),
    .io_in_fetchInfo_inst        (io_in_fetchInfo_inst),
    .io_in_fetchInfo_branchTaken (io_in_fetchInfo_branchTaken),
    .io_out_ifInfo_pc            (_decoders_2_io_out_ifInfo_pc),
    .io_out_ifInfo_inst          (_decoders_2_io_out_ifInfo_inst),
    .io_out_ifInfo_branchTaken   (_decoders_2_io_out_ifInfo_branchTaken),
    .io_out_exInfo_exeType       (_decoders_2_io_out_exInfo_exeType),
    .io_out_exInfo_exeSubType    (_decoders_2_io_out_exInfo_exeSubType),
    .io_out_exInfo_imm           (_decoders_2_io_out_exInfo_imm),
    .io_out_r1Ctrl_rEnable       (_decoders_2_io_out_r1Ctrl_rEnable),
    .io_out_r1Ctrl_rAddr         (_decoders_2_io_out_r1Ctrl_rAddr),
    .io_out_r2Ctrl_rEnable       (_decoders_2_io_out_r2Ctrl_rEnable),
    .io_out_r2Ctrl_rAddr         (_decoders_2_io_out_r2Ctrl_rAddr),
    .io_out_wCtrl_wEnable        (_decoders_2_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr          (_decoders_2_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData          (_decoders_2_io_out_wCtrl_wData),
    .io_isMatched                (_decoders_2_io_isMatched)
  );
  Decoder_Special decoders_3 (	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_in_fetchInfo_pc          (io_in_fetchInfo_pc),
    .io_in_fetchInfo_inst        (io_in_fetchInfo_inst),
    .io_in_fetchInfo_branchTaken (io_in_fetchInfo_branchTaken),
    .io_out_ifInfo_pc            (_decoders_3_io_out_ifInfo_pc),
    .io_out_ifInfo_inst          (_decoders_3_io_out_ifInfo_inst),
    .io_out_ifInfo_branchTaken   (_decoders_3_io_out_ifInfo_branchTaken),
    .io_out_exInfo_exeType       (_decoders_3_io_out_exInfo_exeType),
    .io_out_exInfo_exeSubType    (_decoders_3_io_out_exInfo_exeSubType),
    .io_out_exInfo_imm           (_decoders_3_io_out_exInfo_imm),
    .io_out_wCtrl_wAddr          (_decoders_3_io_out_wCtrl_wAddr),
    .io_isMatched                (_decoders_3_io_isMatched)
  );
  MultiMux1_2 mux (	// src/main/scala/instDecode/DecodeUnit.scala:19:19
    .io_inputs_0_valid                   (_decoders_0_io_isMatched),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_ifInfo_pc          (_decoders_0_io_out_ifInfo_pc),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_ifInfo_inst        (_decoders_0_io_out_ifInfo_inst),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_ifInfo_branchTaken (_decoders_0_io_out_ifInfo_branchTaken),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_exInfo_exeType     (_decoders_0_io_out_exInfo_exeType),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_exInfo_exeSubType  (_decoders_0_io_out_exInfo_exeSubType),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_exInfo_imm         (_decoders_0_io_out_exInfo_imm),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_r1Ctrl_rAddr       (_decoders_0_io_out_r1Ctrl_rAddr),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_r2Ctrl_rEnable     (_decoders_0_io_out_r2Ctrl_rEnable),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_r2Ctrl_rAddr       (_decoders_0_io_out_r2Ctrl_rAddr),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_wCtrl_wEnable      (_decoders_0_io_out_wCtrl_wEnable),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_0_bits_wCtrl_wAddr        (_decoders_0_io_out_wCtrl_wAddr),	// src/main/scala/instDecode/DecodeUnit.scala:11:13
    .io_inputs_1_valid                   (_decoders_1_io_isMatched),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_ifInfo_pc          (_decoders_1_io_out_ifInfo_pc),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_ifInfo_inst        (_decoders_1_io_out_ifInfo_inst),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_ifInfo_branchTaken (_decoders_1_io_out_ifInfo_branchTaken),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_exInfo_exeType     (_decoders_1_io_out_exInfo_exeType),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_exInfo_exeSubType  (_decoders_1_io_out_exInfo_exeSubType),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_exInfo_hasImm      (_decoders_1_io_out_exInfo_hasImm),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_exInfo_imm         (_decoders_1_io_out_exInfo_imm),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_r1Ctrl_rAddr       (_decoders_1_io_out_r1Ctrl_rAddr),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_r2Ctrl_rEnable     (_decoders_1_io_out_r2Ctrl_rEnable),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_r2Ctrl_rAddr       (_decoders_1_io_out_r2Ctrl_rAddr),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_1_bits_wCtrl_wAddr        (_decoders_1_io_out_wCtrl_wAddr),	// src/main/scala/instDecode/DecodeUnit.scala:12:13
    .io_inputs_2_valid                   (_decoders_2_io_isMatched),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_ifInfo_pc          (_decoders_2_io_out_ifInfo_pc),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_ifInfo_inst        (_decoders_2_io_out_ifInfo_inst),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_ifInfo_branchTaken (_decoders_2_io_out_ifInfo_branchTaken),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_exInfo_exeType     (_decoders_2_io_out_exInfo_exeType),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_exInfo_exeSubType  (_decoders_2_io_out_exInfo_exeSubType),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_exInfo_imm         (_decoders_2_io_out_exInfo_imm),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_r1Ctrl_rEnable     (_decoders_2_io_out_r1Ctrl_rEnable),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_r1Ctrl_rAddr       (_decoders_2_io_out_r1Ctrl_rAddr),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_r2Ctrl_rEnable     (_decoders_2_io_out_r2Ctrl_rEnable),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_r2Ctrl_rAddr       (_decoders_2_io_out_r2Ctrl_rAddr),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_wCtrl_wEnable      (_decoders_2_io_out_wCtrl_wEnable),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_wCtrl_wAddr        (_decoders_2_io_out_wCtrl_wAddr),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_2_bits_wCtrl_wData        (_decoders_2_io_out_wCtrl_wData),	// src/main/scala/instDecode/DecodeUnit.scala:13:13
    .io_inputs_3_valid                   (_decoders_3_io_isMatched),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_ifInfo_pc          (_decoders_3_io_out_ifInfo_pc),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_ifInfo_inst        (_decoders_3_io_out_ifInfo_inst),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_ifInfo_branchTaken (_decoders_3_io_out_ifInfo_branchTaken),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_exInfo_exeType     (_decoders_3_io_out_exInfo_exeType),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_exInfo_exeSubType  (_decoders_3_io_out_exInfo_exeSubType),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_exInfo_imm         (_decoders_3_io_out_exInfo_imm),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_inputs_3_bits_wCtrl_wAddr        (_decoders_3_io_out_wCtrl_wAddr),	// src/main/scala/instDecode/DecodeUnit.scala:14:13
    .io_output_bits_ifInfo_pc            (io_out_ifInfo_pc),
    .io_output_bits_ifInfo_branchTaken   (io_out_ifInfo_branchTaken),
    .io_output_bits_exInfo_exeType       (io_out_exInfo_exeType),
    .io_output_bits_exInfo_exeSubType    (io_out_exInfo_exeSubType),
    .io_output_bits_exInfo_hasImm        (io_out_exInfo_hasImm),
    .io_output_bits_exInfo_imm           (io_out_exInfo_imm),
    .io_output_bits_r1Ctrl_rEnable       (io_out_r1Ctrl_rEnable),
    .io_output_bits_r1Ctrl_rAddr         (io_out_r1Ctrl_rAddr),
    .io_output_bits_r2Ctrl_rEnable       (io_out_r2Ctrl_rEnable),
    .io_output_bits_r2Ctrl_rAddr         (io_out_r2Ctrl_rAddr),
    .io_output_bits_wCtrl_wEnable        (io_out_wCtrl_wEnable),
    .io_output_bits_wCtrl_wAddr          (io_out_wCtrl_wAddr),
    .io_output_bits_wCtrl_wData          (io_out_wCtrl_wData)
  );
endmodule

module DecodeStage(	// src/main/scala/instDecode/DecodeStage.scala:9:7
  input         clock,	// src/main/scala/instDecode/DecodeStage.scala:9:7
                reset,	// src/main/scala/instDecode/DecodeStage.scala:9:7
  input  [31:0] io_in_fetchInfo_pc,	// src/main/scala/instDecode/DecodeStage.scala:10:14
                io_in_fetchInfo_inst,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  input         io_in_fetchInfo_branchTaken,	// src/main/scala/instDecode/DecodeStage.scala:10:14
                io_in_decodeCtrl_flush,	// src/main/scala/instDecode/DecodeStage.scala:10:14
                io_in_decodeCtrl_stall,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [31:0] io_out_ifInfo_pc,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output        io_out_ifInfo_branchTaken,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [2:0]  io_out_exInfo_exeType,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [3:0]  io_out_exInfo_exeSubType,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output        io_out_exInfo_hasImm,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [31:0] io_out_exInfo_imm,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [4:0]  io_out_r1Ctrl_rAddr,	// src/main/scala/instDecode/DecodeStage.scala:10:14
                io_out_r2Ctrl_rAddr,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output        io_rCtrl_r1Ctrl_rEnable,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [4:0]  io_rCtrl_r1Ctrl_rAddr,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output        io_rCtrl_r2Ctrl_rEnable,	// src/main/scala/instDecode/DecodeStage.scala:10:14
  output [4:0]  io_rCtrl_r2Ctrl_rAddr	// src/main/scala/instDecode/DecodeStage.scala:10:14
);

  wire [31:0] _decodeUnit_io_out_ifInfo_pc;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire        _decodeUnit_io_out_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [2:0]  _decodeUnit_io_out_exInfo_exeType;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [3:0]  _decodeUnit_io_out_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire        _decodeUnit_io_out_exInfo_hasImm;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [31:0] _decodeUnit_io_out_exInfo_imm;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [4:0]  _decodeUnit_io_out_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [4:0]  _decodeUnit_io_out_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire        _decodeUnit_io_out_wCtrl_wEnable;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [4:0]  _decodeUnit_io_out_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  wire [31:0] _decodeUnit_io_out_wCtrl_wData;	// src/main/scala/instDecode/DecodeStage.scala:36:26
  reg  [31:0] infoOut_ifInfo_pc;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg         infoOut_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [2:0]  infoOut_exInfo_exeType;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [3:0]  infoOut_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg         infoOut_exInfo_hasImm;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [31:0] infoOut_exInfo_imm;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [4:0]  infoOut_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [4:0]  infoOut_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg         infoOut_wCtrl_wEnable;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [4:0]  infoOut_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  reg  [31:0] infoOut_wCtrl_wData;	// src/main/scala/instDecode/DecodeStage.scala:33:24
  always @(posedge clock) begin	// src/main/scala/instDecode/DecodeStage.scala:9:7
    if (reset) begin	// src/main/scala/instDecode/DecodeStage.scala:9:7
      infoOut_ifInfo_pc <= io_in_fetchInfo_pc;	// src/main/scala/instDecode/DecodeStage.scala:33:24
      infoOut_ifInfo_branchTaken <= io_in_fetchInfo_branchTaken;	// src/main/scala/instDecode/DecodeStage.scala:33:24
      infoOut_exInfo_exeType <= 3'h0;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
      infoOut_exInfo_exeSubType <= 4'h0;	// src/main/scala/instDecode/DecodeStage.scala:29:29, :33:24
      infoOut_exInfo_hasImm <= 1'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
      infoOut_exInfo_imm <= 32'h0;	// src/main/scala/instDecode/DecodeStage.scala:26:23, :33:24
      infoOut_r1Ctrl_rAddr <= 5'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
      infoOut_r2Ctrl_rAddr <= 5'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
      infoOut_wCtrl_wEnable <= 1'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
      infoOut_wCtrl_wAddr <= 5'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
      infoOut_wCtrl_wData <= 32'h0;	// src/main/scala/instDecode/DecodeStage.scala:26:23, :33:24
    end
    else begin	// src/main/scala/instDecode/DecodeStage.scala:9:7
      if (io_in_decodeCtrl_flush) begin	// src/main/scala/instDecode/DecodeStage.scala:10:14
        infoOut_ifInfo_pc <= io_in_fetchInfo_pc;	// src/main/scala/instDecode/DecodeStage.scala:33:24
        infoOut_ifInfo_branchTaken <= io_in_fetchInfo_branchTaken;	// src/main/scala/instDecode/DecodeStage.scala:33:24
        infoOut_exInfo_exeType <= 3'h0;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_exInfo_exeSubType <= 4'h0;	// src/main/scala/instDecode/DecodeStage.scala:29:29, :33:24
        infoOut_exInfo_imm <= 32'h0;	// src/main/scala/instDecode/DecodeStage.scala:26:23, :33:24
        infoOut_r1Ctrl_rAddr <= 5'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
        infoOut_r2Ctrl_rAddr <= 5'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
        infoOut_wCtrl_wAddr <= 5'h0;	// src/main/scala/instDecode/DecodeStage.scala:20:24, :33:24
        infoOut_wCtrl_wData <= 32'h0;	// src/main/scala/instDecode/DecodeStage.scala:26:23, :33:24
      end
      else if (io_in_decodeCtrl_stall) begin	// src/main/scala/instDecode/DecodeStage.scala:10:14
      end
      else begin	// src/main/scala/instDecode/DecodeStage.scala:10:14
        infoOut_ifInfo_pc <= _decodeUnit_io_out_ifInfo_pc;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_ifInfo_branchTaken <= _decodeUnit_io_out_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_exInfo_exeType <= _decodeUnit_io_out_exInfo_exeType;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_exInfo_exeSubType <= _decodeUnit_io_out_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_exInfo_imm <= _decodeUnit_io_out_exInfo_imm;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_r1Ctrl_rAddr <= _decodeUnit_io_out_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_r2Ctrl_rAddr <= _decodeUnit_io_out_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_wCtrl_wAddr <= _decodeUnit_io_out_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
        infoOut_wCtrl_wData <= _decodeUnit_io_out_wCtrl_wData;	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26
      end
      infoOut_exInfo_hasImm <=
        ~io_in_decodeCtrl_flush
        & (io_in_decodeCtrl_stall
             ? infoOut_exInfo_hasImm
             : _decodeUnit_io_out_exInfo_hasImm);	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26, :38:33, :39:13, :40:39, :41:13, :43:13
      infoOut_wCtrl_wEnable <=
        ~io_in_decodeCtrl_flush
        & (io_in_decodeCtrl_stall
             ? infoOut_wCtrl_wEnable
             : _decodeUnit_io_out_wCtrl_wEnable);	// src/main/scala/instDecode/DecodeStage.scala:33:24, :36:26, :38:33, :39:13, :40:39, :41:13, :43:13
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/instDecode/DecodeStage.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/instDecode/DecodeStage.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/instDecode/DecodeStage.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/instDecode/DecodeStage.scala:9:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/instDecode/DecodeStage.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/instDecode/DecodeStage.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/instDecode/DecodeStage.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/instDecode/DecodeStage.scala:9:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/instDecode/DecodeStage.scala:9:7
        end	// src/main/scala/instDecode/DecodeStage.scala:9:7
        infoOut_ifInfo_pc = _RANDOM[3'h0];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_ifInfo_branchTaken = _RANDOM[3'h2][0];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_exInfo_exeType = _RANDOM[3'h2][3:1];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_exInfo_exeSubType = _RANDOM[3'h2][7:4];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_exInfo_hasImm = _RANDOM[3'h2][8];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_exInfo_imm = {_RANDOM[3'h2][31:9], _RANDOM[3'h3][8:0]};	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_r1Ctrl_rAddr = _RANDOM[3'h3][14:10];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_r2Ctrl_rAddr = _RANDOM[3'h3][20:16];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_wCtrl_wEnable = _RANDOM[3'h3][21];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_wCtrl_wAddr = _RANDOM[3'h3][26:22];	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
        infoOut_wCtrl_wData = {_RANDOM[3'h3][31:27], _RANDOM[3'h4][26:0]};	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/instDecode/DecodeStage.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/instDecode/DecodeStage.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DecodeUnit decodeUnit (	// src/main/scala/instDecode/DecodeStage.scala:36:26
    .io_in_fetchInfo_pc          (io_in_fetchInfo_pc),
    .io_in_fetchInfo_inst        (io_in_fetchInfo_inst),
    .io_in_fetchInfo_branchTaken (io_in_fetchInfo_branchTaken),
    .io_out_ifInfo_pc            (_decodeUnit_io_out_ifInfo_pc),
    .io_out_ifInfo_branchTaken   (_decodeUnit_io_out_ifInfo_branchTaken),
    .io_out_exInfo_exeType       (_decodeUnit_io_out_exInfo_exeType),
    .io_out_exInfo_exeSubType    (_decodeUnit_io_out_exInfo_exeSubType),
    .io_out_exInfo_hasImm        (_decodeUnit_io_out_exInfo_hasImm),
    .io_out_exInfo_imm           (_decodeUnit_io_out_exInfo_imm),
    .io_out_r1Ctrl_rEnable       (io_rCtrl_r1Ctrl_rEnable),
    .io_out_r1Ctrl_rAddr         (_decodeUnit_io_out_r1Ctrl_rAddr),
    .io_out_r2Ctrl_rEnable       (io_rCtrl_r2Ctrl_rEnable),
    .io_out_r2Ctrl_rAddr         (_decodeUnit_io_out_r2Ctrl_rAddr),
    .io_out_wCtrl_wEnable        (_decodeUnit_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr          (_decodeUnit_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData          (_decodeUnit_io_out_wCtrl_wData)
  );
  assign io_out_ifInfo_pc = infoOut_ifInfo_pc;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_ifInfo_branchTaken = infoOut_ifInfo_branchTaken;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_exInfo_exeType = infoOut_exInfo_exeType;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_exInfo_exeSubType = infoOut_exInfo_exeSubType;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_exInfo_hasImm = infoOut_exInfo_hasImm;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_exInfo_imm = infoOut_exInfo_imm;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_r1Ctrl_rAddr = infoOut_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_r2Ctrl_rAddr = infoOut_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_wCtrl_wEnable = infoOut_wCtrl_wEnable;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_wCtrl_wAddr = infoOut_wCtrl_wAddr;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_out_wCtrl_wData = infoOut_wCtrl_wData;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :33:24
  assign io_rCtrl_r1Ctrl_rAddr = _decodeUnit_io_out_r1Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :36:26
  assign io_rCtrl_r2Ctrl_rAddr = _decodeUnit_io_out_r2Ctrl_rAddr;	// src/main/scala/instDecode/DecodeStage.scala:9:7, :36:26
endmodule

module Handler_Nop(	// src/main/scala/instExecute/Handler_Nop.scala:7:7
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_isMatched	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  assign io_out_wCtrl_wEnable = io_in_wCtrl_wEnable;	// src/main/scala/instExecute/Handler_Nop.scala:7:7
  assign io_out_wCtrl_wAddr = io_in_wCtrl_wAddr;	// src/main/scala/instExecute/Handler_Nop.scala:7:7
  assign io_out_wCtrl_wData = io_in_wCtrl_wData;	// src/main/scala/instExecute/Handler_Nop.scala:7:7
  assign io_isMatched = io_in_idInfo_exeType == 3'h0;	// src/main/scala/instExecute/Handler_Nop.scala:7:7, :8:40
endmodule

module Handler_Arithmetic(	// src/main/scala/instExecute/Handler_Arithmetic.scala:9:7
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_idInfo_hasImm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_isMatched	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  wire [31:0] opRight = io_in_idInfo_hasImm ? io_in_idInfo_imm : io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_Arithmetic.scala:13:17
  wire        io_isMatched_0 = io_in_idInfo_exeType == 3'h3;	// src/main/scala/instExecute/Handler_Arithmetic.scala:14:30
  assign io_out_wCtrl_wEnable = (|io_in_wCtrl_wAddr) & io_in_wCtrl_wEnable;	// src/main/scala/instExecute/BaseHandler.scala:27:16, :28:{27,36}, :29:26, src/main/scala/instExecute/Handler_Arithmetic.scala:9:7
  assign io_out_wCtrl_wAddr = io_in_wCtrl_wAddr;	// src/main/scala/instExecute/Handler_Arithmetic.scala:9:7
  assign io_out_wCtrl_wData =
    io_isMatched_0
      ? (io_in_idInfo_exeSubType == 4'h1
           ? io_in_r1Info_rData + opRight
           : io_in_idInfo_exeSubType == 4'h4
               ? io_in_r1Info_rData - opRight
               : io_in_idInfo_exeSubType == 4'h2
                   ? {31'h0, io_in_r1Info_rData < opRight}
                   : io_in_idInfo_exeSubType == 4'h3
                       ? {31'h0, $signed(io_in_r1Info_rData) < $signed(opRight)}
                       : io_in_wCtrl_wData)
      : io_in_wCtrl_wData;	// src/main/scala/instExecute/BaseHandler.scala:27:16, src/main/scala/instExecute/Handler_Arithmetic.scala:9:7, :13:17, :14:{30,54}, :16:38, :18:{28,38}, :21:{28,46}, :24:{28,41,52}, :27:{28,41,59}
  assign io_isMatched = io_isMatched_0;	// src/main/scala/instExecute/Handler_Arithmetic.scala:9:7, :14:30
endmodule

module Handler_LoadStore(	// src/main/scala/instExecute/Handler_LoadStore.scala:10:7
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [2:0]  io_out_exReq_reqOp,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_exReq_reqAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_out_exReq_data,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_isMatched	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  wire io_isMatched_0 = io_in_idInfo_exeType == 3'h5;	// src/main/scala/instExecute/Handler_LoadStore.scala:19:30
  assign io_out_wCtrl_wEnable = (|io_in_wCtrl_wAddr) & io_in_wCtrl_wEnable;	// src/main/scala/instExecute/BaseHandler.scala:27:16, :28:{27,36}, :29:26, src/main/scala/instExecute/Handler_LoadStore.scala:10:7
  assign io_out_wCtrl_wAddr = io_in_wCtrl_wAddr;	// src/main/scala/instExecute/Handler_LoadStore.scala:10:7
  assign io_out_wCtrl_wData = io_in_wCtrl_wData;	// src/main/scala/instExecute/Handler_LoadStore.scala:10:7
  assign io_out_exReq_reqOp =
    io_isMatched_0
      ? (io_in_idInfo_exeSubType == 4'h1
           ? 3'h3
           : io_in_idInfo_exeSubType == 4'h2
               ? 3'h4
               : io_in_idInfo_exeSubType == 4'h3
                   ? 3'h1
                   : {1'h0, io_in_idInfo_exeSubType == 4'h4, 1'h0})
      : 3'h0;	// src/main/scala/instExecute/BaseHandler.scala:20:23, :26:10, src/main/scala/instExecute/Handler_LoadStore.scala:10:7, :19:{30,53}, :22:38, :24:28, :27:28, :30:28, :33:28
  assign io_out_exReq_reqAddr = io_in_r1Info_rData + io_in_idInfo_imm;	// src/main/scala/instExecute/Handler_LoadStore.scala:10:7, :14:23
  assign io_out_exReq_data = io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_LoadStore.scala:10:7
  assign io_isMatched = io_isMatched_0;	// src/main/scala/instExecute/Handler_LoadStore.scala:10:7, :19:30
endmodule

module Handler_Branch(	// src/main/scala/instExecute/Handler_Branch.scala:8:7
  input  [31:0] io_in_ifInfo_pc,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_ifInfo_branchTaken,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_branchCtrl_valid,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_branchCtrl_pc,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_isMatched	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  wire branchButNotTaken;	// src/main/scala/instExecute/Handler_Branch.scala:12:38, :22:54, :23:38
  wire notBranchButTaken;	// src/main/scala/instExecute/Handler_Branch.scala:13:38, :22:54, :23:38
  wire _GEN = io_in_idInfo_exeType == 3'h4;	// src/main/scala/instExecute/Handler_Branch.scala:19:45, :22:30
  wire _GEN_0 = io_in_idInfo_exeSubType == 4'h1;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_1 = io_in_r1Info_rData == io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_Branch.scala:26:18
  wire _GEN_2 = _GEN_1 & io_in_ifInfo_branchTaken;	// src/main/scala/instExecute/Handler_Branch.scala:26:{18,25}
  wire _GEN_3 = io_in_r1Info_rData != io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_Branch.scala:28:25
  wire _GEN_4 = io_in_idInfo_exeSubType == 4'h2;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_5 = _GEN_1 & ~io_in_ifInfo_branchTaken;	// src/main/scala/instExecute/Handler_Branch.scala:26:18, :28:36, :34:25
  wire _GEN_6 = io_in_idInfo_exeSubType == 4'h3;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_7 = $signed(io_in_r1Info_rData) >= $signed(io_in_r2Info_rData);	// src/main/scala/instExecute/Handler_Branch.scala:42:25
  wire _GEN_8 = _GEN_7 & ~io_in_ifInfo_branchTaken;	// src/main/scala/instExecute/Handler_Branch.scala:28:36, :42:{25,38}
  wire _GEN_9 = $signed(io_in_r1Info_rData) < $signed(io_in_r2Info_rData);	// src/main/scala/instExecute/Handler_Branch.scala:44:32
  wire _GEN_10 = io_in_idInfo_exeSubType == 4'h4;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_11 = _GEN_9 & ~io_in_ifInfo_branchTaken;	// src/main/scala/instExecute/Handler_Branch.scala:28:36, :44:32, :50:37
  wire _GEN_12 = io_in_idInfo_exeSubType == 4'h5;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_13 = io_in_r1Info_rData < io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_Branch.scala:58:18
  wire _GEN_14 = _GEN_13 & ~io_in_ifInfo_branchTaken;	// src/main/scala/instExecute/Handler_Branch.scala:28:36, :58:{18,23}
  wire _GEN_15 = io_in_r1Info_rData >= io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_Branch.scala:60:24
  wire _GEN_16 = io_in_idInfo_exeSubType == 4'h6;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_17 = _GEN_13 & io_in_ifInfo_branchTaken;	// src/main/scala/instExecute/Handler_Branch.scala:58:18, :66:23
  assign notBranchButTaken =
    _GEN
    & (_GEN_0
         ? _GEN_2
         : _GEN_4
             ? ~_GEN_5 & _GEN_3 & io_in_ifInfo_branchTaken
             : _GEN_6
                 ? ~_GEN_8 & _GEN_9 & io_in_ifInfo_branchTaken
                 : _GEN_10
                     ? ~_GEN_11 & _GEN_7 & io_in_ifInfo_branchTaken
                     : _GEN_12
                         ? ~_GEN_14 & _GEN_15 & io_in_ifInfo_branchTaken
                         : _GEN_16 & _GEN_17);	// src/main/scala/instExecute/Handler_Branch.scala:13:38, :22:{30,54}, :23:38, :26:{25,54}, :28:25, :34:{25,57}, :36:61, :42:{25,38,70}, :44:{32,75}, :50:{37,69}, :52:76, :58:{23,55}, :60:{24,61}, :66:{23,54}
  wire _GEN_18 = io_in_idInfo_exeSubType == 4'h7;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_19 = io_in_idInfo_exeSubType == 4'h8;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_20 = io_in_idInfo_exeSubType == 4'h9;	// src/main/scala/instExecute/Handler_Branch.scala:23:38
  wire _GEN_21 =
    _GEN_0 | _GEN_4 | _GEN_6 | _GEN_10 | _GEN_12 | _GEN_16 | _GEN_18 | _GEN_19;	// src/main/scala/instExecute/Handler_Branch.scala:23:38, :25:22, :33:22, :41:22, :49:22, :57:22, :65:22, :73:22, :79:22
  assign branchButNotTaken =
    _GEN
    & (_GEN_0
         ? ~_GEN_2 & _GEN_3 & ~io_in_ifInfo_branchTaken
         : _GEN_4
             ? _GEN_5
             : _GEN_6
                 ? _GEN_8
                 : _GEN_10
                     ? _GEN_11
                     : _GEN_12
                         ? _GEN_14
                         : _GEN_16
                             ? ~_GEN_17 & _GEN_15 & ~io_in_ifInfo_branchTaken
                             : (_GEN_18 | _GEN_19 | _GEN_20) & ~io_in_ifInfo_branchTaken);	// src/main/scala/instExecute/Handler_Branch.scala:12:38, :22:{30,54}, :23:38, :26:{25,54}, :28:{25,36,64}, :34:{25,57}, :42:{38,70}, :50:{37,69}, :58:{23,55}, :60:24, :66:{23,54}, :68:76, :74:42
  assign io_out_wCtrl_wEnable = (|io_in_wCtrl_wAddr) & io_in_wCtrl_wEnable;	// src/main/scala/instExecute/BaseHandler.scala:27:16, :28:{27,36}, :29:26, src/main/scala/instExecute/Handler_Branch.scala:8:7
  assign io_out_wCtrl_wAddr = io_in_wCtrl_wAddr;	// src/main/scala/instExecute/Handler_Branch.scala:8:7
  assign io_out_wCtrl_wData = io_in_wCtrl_wData;	// src/main/scala/instExecute/Handler_Branch.scala:8:7
  assign io_out_branchCtrl_valid = branchButNotTaken | notBranchButTaken;	// src/main/scala/instExecute/Handler_Branch.scala:8:7, :12:38, :13:38, :15:48, :22:54, :23:38
  assign io_out_branchCtrl_pc =
    ~_GEN | _GEN_21 | ~(_GEN_20 & ~io_in_ifInfo_branchTaken)
      ? (branchButNotTaken
           ? io_in_ifInfo_pc + io_in_idInfo_imm
           : notBranchButTaken ? io_in_ifInfo_pc + 32'h4 : 32'h0)
      : io_in_r1Info_rData + io_in_idInfo_imm;	// src/main/scala/instExecute/BaseHandler.scala:15:25, :26:10, src/main/scala/instExecute/Handler_Branch.scala:8:7, :12:38, :13:38, :16:28, :17:{26,45}, :18:34, :19:{26,45}, :22:{30,54}, :23:38, :25:22, :28:36, :33:22, :41:22, :49:22, :57:22, :65:22, :73:22, :79:22, :86:42, :88:{32,54}
  assign io_isMatched = _GEN & (_GEN_21 | _GEN_20);	// src/main/scala/instExecute/BaseHandler.scala:31:16, src/main/scala/instExecute/Handler_Branch.scala:8:7, :22:{30,54}, :23:38, :25:22, :33:22, :41:22, :49:22, :57:22, :65:22, :73:22, :79:22
endmodule

module Handler_Logic(	// src/main/scala/instExecute/Handler_Logic.scala:8:7
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_idInfo_hasImm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_isMatched	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  wire [31:0] opRight = io_in_idInfo_hasImm ? io_in_idInfo_imm : io_in_r2Info_rData;	// src/main/scala/instExecute/Handler_Logic.scala:12:17
  wire        io_isMatched_0 = io_in_idInfo_exeType == 3'h1;	// src/main/scala/instExecute/Handler_Logic.scala:13:30
  assign io_out_wCtrl_wEnable = (|io_in_wCtrl_wAddr) & io_in_wCtrl_wEnable;	// src/main/scala/instExecute/BaseHandler.scala:27:16, :28:{27,36}, :29:26, src/main/scala/instExecute/Handler_Logic.scala:8:7
  assign io_out_wCtrl_wAddr = io_in_wCtrl_wAddr;	// src/main/scala/instExecute/Handler_Logic.scala:8:7
  assign io_out_wCtrl_wData =
    io_isMatched_0
      ? (io_in_idInfo_exeSubType == 4'h1
           ? io_in_r1Info_rData | opRight
           : io_in_idInfo_exeSubType == 4'h3
               ? io_in_r1Info_rData & opRight
               : io_in_idInfo_exeSubType == 4'h2
                   ? io_in_r1Info_rData ^ opRight
                   : io_in_wCtrl_wData)
      : io_in_wCtrl_wData;	// src/main/scala/instExecute/BaseHandler.scala:27:16, src/main/scala/instExecute/Handler_Logic.scala:8:7, :12:17, :13:{30,49}, :15:38, :17:{28,38}, :20:{28,38}, :23:{28,38}
  assign io_isMatched = io_isMatched_0;	// src/main/scala/instExecute/Handler_Logic.scala:8:7, :13:30
endmodule

module Handler_Shift(	// src/main/scala/instExecute/Handler_Shift.scala:9:7
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_idInfo_hasImm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_isMatched	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  wire [4:0]  shiftBits;	// src/main/scala/instExecute/Handler_Shift.scala:21:19
  wire [63:0] _insertOne_T_2 = 64'hFFFFFFFFFFFFFFFF << 6'h20 - {1'h0, shiftBits};	// src/main/scala/instExecute/Handler_Shift.scala:16:{21,30}, :21:19
  wire [31:0] shiftRightLogic = io_in_r1Info_rData >> shiftBits;	// src/main/scala/instExecute/Handler_Shift.scala:18:45, :21:19
  wire [62:0] shiftLeft = {31'h0, io_in_r1Info_rData} << shiftBits;	// src/main/scala/instExecute/Handler_Shift.scala:19:39, :21:19
  assign shiftBits =
    io_in_idInfo_hasImm ? io_in_idInfo_imm[4:0] : io_in_r2Info_rData[4:0];	// src/main/scala/instExecute/Handler_Shift.scala:21:{19,56,80}
  wire        io_isMatched_0 = io_in_idInfo_exeType == 3'h2;	// src/main/scala/instExecute/Handler_Shift.scala:22:30
  assign io_out_wCtrl_wEnable = (|io_in_wCtrl_wAddr) & io_in_wCtrl_wEnable;	// src/main/scala/instExecute/BaseHandler.scala:27:16, :28:{27,36}, :29:26, src/main/scala/instExecute/Handler_Shift.scala:9:7
  assign io_out_wCtrl_wAddr = io_in_wCtrl_wAddr;	// src/main/scala/instExecute/Handler_Shift.scala:9:7
  assign io_out_wCtrl_wData =
    io_isMatched_0
      ? (io_in_idInfo_exeSubType == 4'h1
           ? shiftRightLogic
           : io_in_idInfo_exeSubType == 4'h2
               ? shiftLeft[31:0]
               : io_in_idInfo_exeSubType == 4'h3
                   ? {32{io_in_r1Info_rData[31]}} & _insertOne_T_2[31:0] | shiftRightLogic
                   : io_in_wCtrl_wData)
      : io_in_wCtrl_wData;	// src/main/scala/instExecute/BaseHandler.scala:27:16, src/main/scala/instExecute/Handler_Shift.scala:9:7, :14:25, :16:{13,21}, :18:45, :19:39, :22:{30,49}, :24:38, :26:28, :29:28, :32:{28,34}
  assign io_isMatched = io_isMatched_0;	// src/main/scala/instExecute/Handler_Shift.scala:9:7, :22:30
endmodule

module MultiMux1_3(	// src/main/scala/utils/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_0_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_1_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_2_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exReq_reqOp,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_exReq_reqAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_2_bits_exReq_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_3_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_3_bits_branchCtrl_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_branchCtrl_pc,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_4_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_4_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_4_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_4_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_5_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_5_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_5_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_5_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_wCtrl_wEnable,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_wCtrl_wAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_wData,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exReq_reqOp,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_exReq_reqAddr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_exReq_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_stallReq,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_branchCtrl_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_branchCtrl_pc	// src/main/scala/utils/MultiMux1.scala:14:14
);

  assign io_output_bits_wCtrl_wEnable =
    io_inputs_0_valid & io_inputs_0_bits_wCtrl_wEnable | io_inputs_1_valid
    & io_inputs_1_bits_wCtrl_wEnable | io_inputs_2_valid & io_inputs_2_bits_wCtrl_wEnable
    | io_inputs_3_valid & io_inputs_3_bits_wCtrl_wEnable | io_inputs_4_valid
    & io_inputs_4_bits_wCtrl_wEnable | io_inputs_5_valid & io_inputs_5_bits_wCtrl_wEnable;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_wAddr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_4_valid ? io_inputs_4_bits_wCtrl_wAddr : 5'h0)
    | (io_inputs_5_valid ? io_inputs_5_bits_wCtrl_wAddr : 5'h0);	// src/main/scala/instExecute/bundles/InstExecuteOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_wData =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_wData : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_wData : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_wData : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_wData : 32'h0)
    | (io_inputs_4_valid ? io_inputs_4_bits_wCtrl_wData : 32'h0)
    | (io_inputs_5_valid ? io_inputs_5_bits_wCtrl_wData : 32'h0);	// src/main/scala/instExecute/bundles/InstExecuteOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_exReq_reqOp =
    io_inputs_2_valid ? io_inputs_2_bits_exReq_reqOp : 3'h0;	// src/main/scala/instExecute/bundles/InstExecuteOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22
  assign io_output_bits_exReq_reqAddr =
    io_inputs_2_valid ? io_inputs_2_bits_exReq_reqAddr : 32'h0;	// src/main/scala/instExecute/bundles/InstExecuteOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22
  assign io_output_bits_exReq_data =
    io_inputs_2_valid ? io_inputs_2_bits_exReq_data : 32'h0;	// src/main/scala/instExecute/bundles/InstExecuteOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22
  assign io_output_bits_stallReq = io_inputs_2_valid;	// src/main/scala/utils/MultiMux1.scala:13:7
  assign io_output_bits_branchCtrl_valid =
    io_inputs_3_valid & io_inputs_3_bits_branchCtrl_valid;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22
  assign io_output_bits_branchCtrl_pc =
    io_inputs_3_valid ? io_inputs_3_bits_branchCtrl_pc : 32'h0;	// src/main/scala/instExecute/bundles/InstExecuteOut.scala:17:27, src/main/scala/utils/MultiMux1.scala:13:7, :23:22
endmodule

module ExecuteUnit(	// src/main/scala/instExecute/ExecuteUnit.scala:7:7
  input  [31:0] io_in_ifInfo_pc,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_ifInfo_branchTaken,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_idInfo_hasImm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [2:0]  io_out_exReq_reqOp,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_exReq_reqAddr,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_out_exReq_data,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output        io_out_stallReq,	// src/main/scala/instExecute/BaseHandler.scala:8:14
                io_out_branchCtrl_valid,	// src/main/scala/instExecute/BaseHandler.scala:8:14
  output [31:0] io_out_branchCtrl_pc	// src/main/scala/instExecute/BaseHandler.scala:8:14
);

  wire        _shiftH_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
  wire [4:0]  _shiftH_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
  wire [31:0] _shiftH_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
  wire        _shiftH_io_isMatched;	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
  wire        _logicH_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
  wire [4:0]  _logicH_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
  wire [31:0] _logicH_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
  wire        _logicH_io_isMatched;	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
  wire        _branchH_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
  wire [4:0]  _branchH_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
  wire [31:0] _branchH_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
  wire        _branchH_io_out_branchCtrl_valid;	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
  wire [31:0] _branchH_io_out_branchCtrl_pc;	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
  wire        _branchH_io_isMatched;	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
  wire        _loadStoreH_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire [4:0]  _loadStoreH_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire [31:0] _loadStoreH_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire [2:0]  _loadStoreH_io_out_exReq_reqOp;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire [31:0] _loadStoreH_io_out_exReq_reqAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire [31:0] _loadStoreH_io_out_exReq_data;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire        _loadStoreH_io_isMatched;	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
  wire        _arithmeticH_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
  wire [4:0]  _arithmeticH_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
  wire [31:0] _arithmeticH_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
  wire        _arithmeticH_io_isMatched;	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
  wire        _defaultH_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
  wire [4:0]  _defaultH_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
  wire [31:0] _defaultH_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
  wire        _defaultH_io_isMatched;	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
  Handler_Nop defaultH (	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
    .io_in_idInfo_exeType (io_in_idInfo_exeType),
    .io_in_wCtrl_wEnable  (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr    (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData    (io_in_wCtrl_wData),
    .io_out_wCtrl_wEnable (_defaultH_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr   (_defaultH_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData   (_defaultH_io_out_wCtrl_wData),
    .io_isMatched         (_defaultH_io_isMatched)
  );
  Handler_Arithmetic arithmeticH (	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
    .io_in_idInfo_exeType    (io_in_idInfo_exeType),
    .io_in_idInfo_exeSubType (io_in_idInfo_exeSubType),
    .io_in_idInfo_hasImm     (io_in_idInfo_hasImm),
    .io_in_idInfo_imm        (io_in_idInfo_imm),
    .io_in_wCtrl_wEnable     (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr       (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData       (io_in_wCtrl_wData),
    .io_in_r1Info_rData      (io_in_r1Info_rData),
    .io_in_r2Info_rData      (io_in_r2Info_rData),
    .io_out_wCtrl_wEnable    (_arithmeticH_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr      (_arithmeticH_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData      (_arithmeticH_io_out_wCtrl_wData),
    .io_isMatched            (_arithmeticH_io_isMatched)
  );
  Handler_LoadStore loadStoreH (	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_in_idInfo_exeType    (io_in_idInfo_exeType),
    .io_in_idInfo_exeSubType (io_in_idInfo_exeSubType),
    .io_in_idInfo_imm        (io_in_idInfo_imm),
    .io_in_wCtrl_wEnable     (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr       (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData       (io_in_wCtrl_wData),
    .io_in_r1Info_rData      (io_in_r1Info_rData),
    .io_in_r2Info_rData      (io_in_r2Info_rData),
    .io_out_wCtrl_wEnable    (_loadStoreH_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr      (_loadStoreH_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData      (_loadStoreH_io_out_wCtrl_wData),
    .io_out_exReq_reqOp      (_loadStoreH_io_out_exReq_reqOp),
    .io_out_exReq_reqAddr    (_loadStoreH_io_out_exReq_reqAddr),
    .io_out_exReq_data       (_loadStoreH_io_out_exReq_data),
    .io_isMatched            (_loadStoreH_io_isMatched)
  );
  Handler_Branch branchH (	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_in_ifInfo_pc          (io_in_ifInfo_pc),
    .io_in_ifInfo_branchTaken (io_in_ifInfo_branchTaken),
    .io_in_idInfo_exeType     (io_in_idInfo_exeType),
    .io_in_idInfo_exeSubType  (io_in_idInfo_exeSubType),
    .io_in_idInfo_imm         (io_in_idInfo_imm),
    .io_in_wCtrl_wEnable      (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr        (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData        (io_in_wCtrl_wData),
    .io_in_r1Info_rData       (io_in_r1Info_rData),
    .io_in_r2Info_rData       (io_in_r2Info_rData),
    .io_out_wCtrl_wEnable     (_branchH_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr       (_branchH_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData       (_branchH_io_out_wCtrl_wData),
    .io_out_branchCtrl_valid  (_branchH_io_out_branchCtrl_valid),
    .io_out_branchCtrl_pc     (_branchH_io_out_branchCtrl_pc),
    .io_isMatched             (_branchH_io_isMatched)
  );
  Handler_Logic logicH (	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
    .io_in_idInfo_exeType    (io_in_idInfo_exeType),
    .io_in_idInfo_exeSubType (io_in_idInfo_exeSubType),
    .io_in_idInfo_hasImm     (io_in_idInfo_hasImm),
    .io_in_idInfo_imm        (io_in_idInfo_imm),
    .io_in_wCtrl_wEnable     (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr       (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData       (io_in_wCtrl_wData),
    .io_in_r1Info_rData      (io_in_r1Info_rData),
    .io_in_r2Info_rData      (io_in_r2Info_rData),
    .io_out_wCtrl_wEnable    (_logicH_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr      (_logicH_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData      (_logicH_io_out_wCtrl_wData),
    .io_isMatched            (_logicH_io_isMatched)
  );
  Handler_Shift shiftH (	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
    .io_in_idInfo_exeType    (io_in_idInfo_exeType),
    .io_in_idInfo_exeSubType (io_in_idInfo_exeSubType),
    .io_in_idInfo_hasImm     (io_in_idInfo_hasImm),
    .io_in_idInfo_imm        (io_in_idInfo_imm),
    .io_in_wCtrl_wEnable     (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr       (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData       (io_in_wCtrl_wData),
    .io_in_r1Info_rData      (io_in_r1Info_rData),
    .io_in_r2Info_rData      (io_in_r2Info_rData),
    .io_out_wCtrl_wEnable    (_shiftH_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr      (_shiftH_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData      (_shiftH_io_out_wCtrl_wData),
    .io_isMatched            (_shiftH_io_isMatched)
  );
  MultiMux1_3 mux (	// src/main/scala/instExecute/ExecuteUnit.scala:28:19
    .io_inputs_0_valid                 (_defaultH_io_isMatched),	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
    .io_inputs_0_bits_wCtrl_wEnable    (_defaultH_io_out_wCtrl_wEnable),	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
    .io_inputs_0_bits_wCtrl_wAddr      (_defaultH_io_out_wCtrl_wAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
    .io_inputs_0_bits_wCtrl_wData      (_defaultH_io_out_wCtrl_wData),	// src/main/scala/instExecute/ExecuteUnit.scala:9:24
    .io_inputs_1_valid                 (_arithmeticH_io_isMatched),	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
    .io_inputs_1_bits_wCtrl_wEnable    (_arithmeticH_io_out_wCtrl_wEnable),	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
    .io_inputs_1_bits_wCtrl_wAddr      (_arithmeticH_io_out_wCtrl_wAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
    .io_inputs_1_bits_wCtrl_wData      (_arithmeticH_io_out_wCtrl_wData),	// src/main/scala/instExecute/ExecuteUnit.scala:10:27
    .io_inputs_2_valid                 (_loadStoreH_io_isMatched),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_2_bits_wCtrl_wEnable    (_loadStoreH_io_out_wCtrl_wEnable),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_2_bits_wCtrl_wAddr      (_loadStoreH_io_out_wCtrl_wAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_2_bits_wCtrl_wData      (_loadStoreH_io_out_wCtrl_wData),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_2_bits_exReq_reqOp      (_loadStoreH_io_out_exReq_reqOp),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_2_bits_exReq_reqAddr    (_loadStoreH_io_out_exReq_reqAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_2_bits_exReq_data       (_loadStoreH_io_out_exReq_data),	// src/main/scala/instExecute/ExecuteUnit.scala:11:26
    .io_inputs_3_valid                 (_branchH_io_isMatched),	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_inputs_3_bits_wCtrl_wEnable    (_branchH_io_out_wCtrl_wEnable),	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_inputs_3_bits_wCtrl_wAddr      (_branchH_io_out_wCtrl_wAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_inputs_3_bits_wCtrl_wData      (_branchH_io_out_wCtrl_wData),	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_inputs_3_bits_branchCtrl_valid (_branchH_io_out_branchCtrl_valid),	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_inputs_3_bits_branchCtrl_pc    (_branchH_io_out_branchCtrl_pc),	// src/main/scala/instExecute/ExecuteUnit.scala:12:23
    .io_inputs_4_valid                 (_logicH_io_isMatched),	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
    .io_inputs_4_bits_wCtrl_wEnable    (_logicH_io_out_wCtrl_wEnable),	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
    .io_inputs_4_bits_wCtrl_wAddr      (_logicH_io_out_wCtrl_wAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
    .io_inputs_4_bits_wCtrl_wData      (_logicH_io_out_wCtrl_wData),	// src/main/scala/instExecute/ExecuteUnit.scala:13:22
    .io_inputs_5_valid                 (_shiftH_io_isMatched),	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
    .io_inputs_5_bits_wCtrl_wEnable    (_shiftH_io_out_wCtrl_wEnable),	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
    .io_inputs_5_bits_wCtrl_wAddr      (_shiftH_io_out_wCtrl_wAddr),	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
    .io_inputs_5_bits_wCtrl_wData      (_shiftH_io_out_wCtrl_wData),	// src/main/scala/instExecute/ExecuteUnit.scala:14:22
    .io_output_bits_wCtrl_wEnable      (io_out_wCtrl_wEnable),
    .io_output_bits_wCtrl_wAddr        (io_out_wCtrl_wAddr),
    .io_output_bits_wCtrl_wData        (io_out_wCtrl_wData),
    .io_output_bits_exReq_reqOp        (io_out_exReq_reqOp),
    .io_output_bits_exReq_reqAddr      (io_out_exReq_reqAddr),
    .io_output_bits_exReq_data         (io_out_exReq_data),
    .io_output_bits_stallReq           (io_out_stallReq),
    .io_output_bits_branchCtrl_valid   (io_out_branchCtrl_valid),
    .io_output_bits_branchCtrl_pc      (io_out_branchCtrl_pc)
  );
endmodule

module ExecuteStage(	// src/main/scala/instExecute/ExecuteStage.scala:9:7
  input         clock,	// src/main/scala/instExecute/ExecuteStage.scala:9:7
                reset,	// src/main/scala/instExecute/ExecuteStage.scala:9:7
  input  [31:0] io_in_ifInfo_pc,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input         io_in_ifInfo_branchTaken,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input  [2:0]  io_in_idInfo_exeType,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input  [3:0]  io_in_idInfo_exeSubType,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input         io_in_idInfo_hasImm,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input  [31:0] io_in_idInfo_imm,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
                io_in_r1Info_rData,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
                io_in_r2Info_rData,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output [2:0]  io_out_exReq_reqOp,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output [31:0] io_out_exReq_reqAddr,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
                io_out_exReq_data,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output        io_async_stallReq,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
                io_async_branchReq_valid,	// src/main/scala/instExecute/ExecuteStage.scala:10:14
  output [31:0] io_async_branchReq_pc	// src/main/scala/instExecute/ExecuteStage.scala:10:14
);

  wire        _executeUnit_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteStage.scala:34:27
  wire [4:0]  _executeUnit_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteStage.scala:34:27
  wire [31:0] _executeUnit_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteStage.scala:34:27
  wire [2:0]  _executeUnit_io_out_exReq_reqOp;	// src/main/scala/instExecute/ExecuteStage.scala:34:27
  wire [31:0] _executeUnit_io_out_exReq_reqAddr;	// src/main/scala/instExecute/ExecuteStage.scala:34:27
  wire [31:0] _executeUnit_io_out_exReq_data;	// src/main/scala/instExecute/ExecuteStage.scala:34:27
  reg         infoOut_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteStage.scala:30:24
  reg  [4:0]  infoOut_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteStage.scala:30:24
  reg  [31:0] infoOut_wCtrl_wData;	// src/main/scala/instExecute/ExecuteStage.scala:30:24
  reg  [2:0]  infoOut_exReq_reqOp;	// src/main/scala/instExecute/ExecuteStage.scala:30:24
  reg  [31:0] infoOut_exReq_reqAddr;	// src/main/scala/instExecute/ExecuteStage.scala:30:24
  reg  [31:0] infoOut_exReq_data;	// src/main/scala/instExecute/ExecuteStage.scala:30:24
  always @(posedge clock) begin	// src/main/scala/instExecute/ExecuteStage.scala:9:7
    if (reset) begin	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      infoOut_wCtrl_wEnable <= 1'h0;	// src/main/scala/instExecute/ExecuteStage.scala:10:14, :30:24, :34:27
      infoOut_wCtrl_wAddr <= 5'h0;	// src/main/scala/instExecute/ExecuteStage.scala:22:23, :30:24
      infoOut_wCtrl_wData <= 32'h0;	// src/main/scala/instExecute/ExecuteStage.scala:20:25, :30:24
      infoOut_exReq_reqOp <= 3'h0;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
      infoOut_exReq_reqAddr <= 32'h0;	// src/main/scala/instExecute/ExecuteStage.scala:20:25, :30:24
      infoOut_exReq_data <= 32'h0;	// src/main/scala/instExecute/ExecuteStage.scala:20:25, :30:24
    end
    else begin	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      infoOut_wCtrl_wEnable <= _executeUnit_io_out_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteStage.scala:30:24, :34:27
      infoOut_wCtrl_wAddr <= _executeUnit_io_out_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteStage.scala:30:24, :34:27
      infoOut_wCtrl_wData <= _executeUnit_io_out_wCtrl_wData;	// src/main/scala/instExecute/ExecuteStage.scala:30:24, :34:27
      infoOut_exReq_reqOp <= _executeUnit_io_out_exReq_reqOp;	// src/main/scala/instExecute/ExecuteStage.scala:30:24, :34:27
      infoOut_exReq_reqAddr <= _executeUnit_io_out_exReq_reqAddr;	// src/main/scala/instExecute/ExecuteStage.scala:30:24, :34:27
      infoOut_exReq_data <= _executeUnit_io_out_exReq_data;	// src/main/scala/instExecute/ExecuteStage.scala:30:24, :34:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/instExecute/ExecuteStage.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/instExecute/ExecuteStage.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/instExecute/ExecuteStage.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/instExecute/ExecuteStage.scala:9:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/instExecute/ExecuteStage.scala:9:7
        end	// src/main/scala/instExecute/ExecuteStage.scala:9:7
        infoOut_wCtrl_wEnable = _RANDOM[2'h0][0];	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
        infoOut_wCtrl_wAddr = _RANDOM[2'h0][5:1];	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
        infoOut_wCtrl_wData = {_RANDOM[2'h0][31:6], _RANDOM[2'h1][5:0]};	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
        infoOut_exReq_reqOp = _RANDOM[2'h1][8:6];	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
        infoOut_exReq_reqAddr = {_RANDOM[2'h1][31:9], _RANDOM[2'h2][8:0]};	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
        infoOut_exReq_data = {_RANDOM[2'h2][31:9], _RANDOM[2'h3][8:0]};	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/instExecute/ExecuteStage.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/instExecute/ExecuteStage.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ExecuteUnit executeUnit (	// src/main/scala/instExecute/ExecuteStage.scala:34:27
    .io_in_ifInfo_pc          (io_in_ifInfo_pc),
    .io_in_ifInfo_branchTaken (io_in_ifInfo_branchTaken),
    .io_in_idInfo_exeType     (io_in_idInfo_exeType),
    .io_in_idInfo_exeSubType  (io_in_idInfo_exeSubType),
    .io_in_idInfo_hasImm      (io_in_idInfo_hasImm),
    .io_in_idInfo_imm         (io_in_idInfo_imm),
    .io_in_wCtrl_wEnable      (io_in_wCtrl_wEnable),
    .io_in_wCtrl_wAddr        (io_in_wCtrl_wAddr),
    .io_in_wCtrl_wData        (io_in_wCtrl_wData),
    .io_in_r1Info_rData       (io_in_r1Info_rData),
    .io_in_r2Info_rData       (io_in_r2Info_rData),
    .io_out_wCtrl_wEnable     (_executeUnit_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr       (_executeUnit_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData       (_executeUnit_io_out_wCtrl_wData),
    .io_out_exReq_reqOp       (_executeUnit_io_out_exReq_reqOp),
    .io_out_exReq_reqAddr     (_executeUnit_io_out_exReq_reqAddr),
    .io_out_exReq_data        (_executeUnit_io_out_exReq_data),
    .io_out_stallReq          (io_async_stallReq),
    .io_out_branchCtrl_valid  (io_async_branchReq_valid),
    .io_out_branchCtrl_pc     (io_async_branchReq_pc)
  );
  assign io_out_wCtrl_wEnable = infoOut_wCtrl_wEnable;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
  assign io_out_wCtrl_wAddr = infoOut_wCtrl_wAddr;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
  assign io_out_wCtrl_wData = infoOut_wCtrl_wData;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
  assign io_out_exReq_reqOp = infoOut_exReq_reqOp;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
  assign io_out_exReq_reqAddr = infoOut_exReq_reqAddr;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
  assign io_out_exReq_data = infoOut_exReq_data;	// src/main/scala/instExecute/ExecuteStage.scala:9:7, :30:24
endmodule

module Requester_BaseRam_1(	// src/main/scala/memAccess/wrapper/Requester_BaseRam.scala:9:7
  input  [2:0]  io_in_vMemReq_reqOp,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  input  [31:0] io_in_vMemReq_reqAddr,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
                io_in_vMemReq_data,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output [2:0]  io_out_req_op,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output [31:0] io_out_req_addr,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
                io_out_req_data,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output        io_out_req_valid	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
);

  assign io_out_req_op = io_in_vMemReq_reqOp;	// src/main/scala/memAccess/wrapper/Requester_BaseRam.scala:9:7
  assign io_out_req_addr = io_in_vMemReq_reqAddr - 32'h80000000;	// src/main/scala/memAccess/wrapper/Requester_BaseRam.scala:9:7, :13:35
  assign io_out_req_data = io_in_vMemReq_data;	// src/main/scala/memAccess/wrapper/Requester_BaseRam.scala:9:7
  assign io_out_req_valid =
    {io_in_vMemReq_reqAddr[31:24], io_in_vMemReq_reqAddr[22]} == 9'h100;	// src/main/scala/memAccess/wrapper/Requester_BaseRam.scala:9:7, :11:37, :13:35, :15:32
endmodule

module Requester_ExtRam_1(	// src/main/scala/memAccess/wrapper/Requester_ExtRam.scala:9:7
  input  [2:0]  io_in_vMemReq_reqOp,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  input  [31:0] io_in_vMemReq_reqAddr,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
                io_in_vMemReq_data,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output [2:0]  io_out_req_op,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output [31:0] io_out_req_addr,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
                io_out_req_data,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output        io_out_req_valid	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
);

  assign io_out_req_op = io_in_vMemReq_reqOp;	// src/main/scala/memAccess/wrapper/Requester_ExtRam.scala:9:7
  assign io_out_req_addr = io_in_vMemReq_reqAddr + 32'h7FC00000;	// src/main/scala/memAccess/wrapper/Requester_ExtRam.scala:9:7, :13:35
  assign io_out_req_data = io_in_vMemReq_data;	// src/main/scala/memAccess/wrapper/Requester_ExtRam.scala:9:7
  assign io_out_req_valid =
    {io_in_vMemReq_reqAddr[31:24], io_in_vMemReq_reqAddr[22]} == 9'h101;	// src/main/scala/memAccess/wrapper/Requester_ExtRam.scala:9:7, :11:37, :13:35, :15:32
endmodule

module Requester_Uart(	// src/main/scala/memAccess/wrapper/Requester_Uart.scala:7:7
  input  [2:0]  io_in_vMemReq_reqOp,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  input  [31:0] io_in_vMemReq_reqAddr,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
                io_in_vMemReq_data,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output [2:0]  io_out_req_op,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output [31:0] io_out_req_data,	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
  output        io_out_req_valid	// src/main/scala/memAccess/wrapper/BaseRequester.scala:7:14
);

  wire _GEN = io_in_vMemReq_reqAddr == 32'hBFD003FC;	// src/main/scala/memAccess/wrapper/Requester_Uart.scala:8:31
  wire _GEN_0 = io_in_vMemReq_reqAddr == 32'hBFD003F8;	// src/main/scala/memAccess/wrapper/Requester_Uart.scala:11:37
  assign io_out_req_op = _GEN ? 3'h5 : _GEN_0 ? io_in_vMemReq_reqOp : 3'h0;	// src/main/scala/memAccess/wrapper/BaseRequester.scala:17:15, :22:14, src/main/scala/memAccess/wrapper/Requester_Uart.scala:7:7, :8:{31,59}, :10:19, :11:{37,64}, :13:19
  assign io_out_req_data = io_in_vMemReq_data;	// src/main/scala/memAccess/wrapper/Requester_Uart.scala:7:7
  assign io_out_req_valid = _GEN | _GEN_0;	// src/main/scala/memAccess/wrapper/Requester_Uart.scala:7:7, :8:{31,59}, :9:22, :11:{37,64}
endmodule

module MultiMux1_4(	// src/main/scala/utils/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_op,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_addr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_0_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_0_bits_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_1_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_op,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_addr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_1_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_bits_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_inputs_2_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_op,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_bits_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_src,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_op,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_addr,	// src/main/scala/utils/MultiMux1.scala:14:14
                io_output_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  output        io_output_bits_valid	// src/main/scala/utils/MultiMux1.scala:14:14
);

  wire [2:0] flatten_2_dst = io_inputs_2_valid ? 3'h3 : 3'h0;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:27:82, src/main/scala/utils/MultiMux1.scala:14:14, :23:22
  assign io_output_bits_src =
    {1'h0, io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid, 1'h0};	// src/main/scala/memAccess/wrapper/Filter_Request.scala:27:82, src/main/scala/utils/MultiMux1.scala:13:7, :26:{65,78}
  assign io_output_bits_op =
    (io_inputs_0_valid ? io_inputs_0_bits_op : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_op : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_op : 3'h0);	// src/main/scala/memAccess/wrapper/Filter_Request.scala:27:82, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_dst =
    {flatten_2_dst[2],
     io_inputs_1_valid | flatten_2_dst[1],
     io_inputs_0_valid | flatten_2_dst[0]};	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:{65,78}
  assign io_output_bits_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_addr : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_addr : 32'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_data =
    (io_inputs_0_valid ? io_inputs_0_bits_data : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_data : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_data : 32'h0);	// src/main/scala/utils/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_valid =
    io_inputs_0_valid & io_inputs_0_bits_valid | io_inputs_1_valid
    & io_inputs_1_bits_valid | io_inputs_2_valid & io_inputs_2_bits_valid;	// src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
endmodule

module Filter_Request(	// src/main/scala/memAccess/wrapper/Filter_Request.scala:6:7
  input  [2:0]  io_in_vMemReq_reqOp,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
  input  [31:0] io_in_vMemReq_reqAddr,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
                io_in_vMemReq_data,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
  output [2:0]  io_out_memReq_src,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
                io_out_memReq_op,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
                io_out_memReq_dst,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
  output [31:0] io_out_memReq_addr,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
                io_out_memReq_data,	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
  output        io_out_memReq_valid	// src/main/scala/memAccess/wrapper/Filter_Request.scala:7:14
);

  wire [2:0]  _uartReqstr_io_out_req_op;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
  wire [31:0] _uartReqstr_io_out_req_data;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
  wire        _uartReqstr_io_out_req_valid;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
  wire [2:0]  _extRamReqstr_io_out_req_op;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
  wire [31:0] _extRamReqstr_io_out_req_addr;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
  wire [31:0] _extRamReqstr_io_out_req_data;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
  wire        _extRamReqstr_io_out_req_valid;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
  wire [2:0]  _baseRamReqstr_io_out_req_op;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
  wire [31:0] _baseRamReqstr_io_out_req_addr;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
  wire [31:0] _baseRamReqstr_io_out_req_data;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
  wire        _baseRamReqstr_io_out_req_valid;	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
  Requester_BaseRam_1 baseRamReqstr (	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
    .io_in_vMemReq_reqOp   (io_in_vMemReq_reqOp),
    .io_in_vMemReq_reqAddr (io_in_vMemReq_reqAddr),
    .io_in_vMemReq_data    (io_in_vMemReq_data),
    .io_out_req_op         (_baseRamReqstr_io_out_req_op),
    .io_out_req_addr       (_baseRamReqstr_io_out_req_addr),
    .io_out_req_data       (_baseRamReqstr_io_out_req_data),
    .io_out_req_valid      (_baseRamReqstr_io_out_req_valid)
  );
  Requester_ExtRam_1 extRamReqstr (	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
    .io_in_vMemReq_reqOp   (io_in_vMemReq_reqOp),
    .io_in_vMemReq_reqAddr (io_in_vMemReq_reqAddr),
    .io_in_vMemReq_data    (io_in_vMemReq_data),
    .io_out_req_op         (_extRamReqstr_io_out_req_op),
    .io_out_req_addr       (_extRamReqstr_io_out_req_addr),
    .io_out_req_data       (_extRamReqstr_io_out_req_data),
    .io_out_req_valid      (_extRamReqstr_io_out_req_valid)
  );
  Requester_Uart uartReqstr (	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
    .io_in_vMemReq_reqOp   (io_in_vMemReq_reqOp),
    .io_in_vMemReq_reqAddr (io_in_vMemReq_reqAddr),
    .io_in_vMemReq_data    (io_in_vMemReq_data),
    .io_out_req_op         (_uartReqstr_io_out_req_op),
    .io_out_req_data       (_uartReqstr_io_out_req_data),
    .io_out_req_valid      (_uartReqstr_io_out_req_valid)
  );
  MultiMux1_4 reqFilter (	// src/main/scala/memAccess/wrapper/Filter_Request.scala:27:25
    .io_inputs_0_valid      (_baseRamReqstr_io_out_req_valid),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
    .io_inputs_0_bits_op    (_baseRamReqstr_io_out_req_op),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
    .io_inputs_0_bits_addr  (_baseRamReqstr_io_out_req_addr),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
    .io_inputs_0_bits_data  (_baseRamReqstr_io_out_req_data),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
    .io_inputs_0_bits_valid (_baseRamReqstr_io_out_req_valid),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:15:29
    .io_inputs_1_valid      (_extRamReqstr_io_out_req_valid),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
    .io_inputs_1_bits_op    (_extRamReqstr_io_out_req_op),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
    .io_inputs_1_bits_addr  (_extRamReqstr_io_out_req_addr),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
    .io_inputs_1_bits_data  (_extRamReqstr_io_out_req_data),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
    .io_inputs_1_bits_valid (_extRamReqstr_io_out_req_valid),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:16:28
    .io_inputs_2_valid      (_uartReqstr_io_out_req_valid),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
    .io_inputs_2_bits_op    (_uartReqstr_io_out_req_op),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
    .io_inputs_2_bits_data  (_uartReqstr_io_out_req_data),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
    .io_inputs_2_bits_valid (_uartReqstr_io_out_req_valid),	// src/main/scala/memAccess/wrapper/Filter_Request.scala:17:26
    .io_output_bits_src     (io_out_memReq_src),
    .io_output_bits_op      (io_out_memReq_op),
    .io_output_bits_dst     (io_out_memReq_dst),
    .io_output_bits_addr    (io_out_memReq_addr),
    .io_output_bits_data    (io_out_memReq_data),
    .io_output_bits_valid   (io_out_memReq_valid)
  );
endmodule

module Responser(	// src/main/scala/memAccess/wrapper/Responser.scala:6:7
  input  [2:0]  io_in_dst,	// src/main/scala/memAccess/wrapper/Responser.scala:7:14
  input  [31:0] io_in_data,	// src/main/scala/memAccess/wrapper/Responser.scala:7:14
  output [2:0]  io_out_rspns_dst,	// src/main/scala/memAccess/wrapper/Responser.scala:7:14
  output [31:0] io_out_rspns_data,	// src/main/scala/memAccess/wrapper/Responser.scala:7:14
  output        io_out_valid	// src/main/scala/memAccess/wrapper/Responser.scala:7:14
);

  wire io_out_valid_0 = io_in_dst == 3'h2;	// src/main/scala/memAccess/wrapper/Responser.scala:18:19
  assign io_out_rspns_dst = io_out_valid_0 ? io_in_dst : 3'h0;	// src/main/scala/memAccess/wrapper/Responser.scala:6:7, :15:20, :18:{19,45}, :20:18
  assign io_out_rspns_data = io_out_valid_0 ? io_in_data : 32'h0;	// src/main/scala/memAccess/wrapper/Responser.scala:6:7, :16:21, :18:{19,45}, :20:18
  assign io_out_valid = io_out_valid_0;	// src/main/scala/memAccess/wrapper/Responser.scala:6:7, :18:19
endmodule

module MultiMux1_5(	// src/main/scala/utils/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_dst,	// src/main/scala/utils/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_data,	// src/main/scala/utils/MultiMux1.scala:14:14
  output [31:0] io_output_bits_data	// src/main/scala/utils/MultiMux1.scala:14:14
);

  assign io_output_bits_data =
    (io_inputs_0_valid ? io_inputs_0_bits_data : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_data : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_data : 32'h0);	// src/main/scala/memAccess/wrapper/Filter_Response.scala:33:85, src/main/scala/utils/MultiMux1.scala:13:7, :23:22, :26:65
endmodule

module Filter_Response_1(	// src/main/scala/memAccess/wrapper/Filter_Response.scala:8:7
  input  [2:0]  io_in_baseRam2MasterRspns_dst,	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
  input  [31:0] io_in_baseRam2MasterRspns_data,	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
  input  [2:0]  io_in_extRam2MasterRspns_dst,	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
  input  [31:0] io_in_extRam2MasterRspns_data,	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
  input  [2:0]  io_in_uart2MasterRspns_dst,	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
  input  [31:0] io_in_uart2MasterRspns_data,	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
  output [31:0] io_out_rspns_data	// src/main/scala/memAccess/wrapper/Filter_Response.scala:9:14
);

  wire [2:0]  _uartRspns_io_out_rspns_dst;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
  wire [31:0] _uartRspns_io_out_rspns_data;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
  wire        _uartRspns_io_out_valid;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
  wire [2:0]  _extRamRspns_io_out_rspns_dst;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
  wire [31:0] _extRamRspns_io_out_rspns_data;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
  wire        _extRamRspns_io_out_valid;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
  wire [2:0]  _baseRamRspns_io_out_rspns_dst;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
  wire [31:0] _baseRamRspns_io_out_rspns_data;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
  wire        _baseRamRspns_io_out_valid;	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
  Responser baseRamRspns (	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
    .io_in_dst         (io_in_baseRam2MasterRspns_dst),
    .io_in_data        (io_in_baseRam2MasterRspns_data),
    .io_out_rspns_dst  (_baseRamRspns_io_out_rspns_dst),
    .io_out_rspns_data (_baseRamRspns_io_out_rspns_data),
    .io_out_valid      (_baseRamRspns_io_out_valid)
  );
  Responser extRamRspns (	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
    .io_in_dst         (io_in_extRam2MasterRspns_dst),
    .io_in_data        (io_in_extRam2MasterRspns_data),
    .io_out_rspns_dst  (_extRamRspns_io_out_rspns_dst),
    .io_out_rspns_data (_extRamRspns_io_out_rspns_data),
    .io_out_valid      (_extRamRspns_io_out_valid)
  );
  Responser uartRspns (	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
    .io_in_dst         (io_in_uart2MasterRspns_dst),
    .io_in_data        (io_in_uart2MasterRspns_data),
    .io_out_rspns_dst  (_uartRspns_io_out_rspns_dst),
    .io_out_rspns_data (_uartRspns_io_out_rspns_data),
    .io_out_valid      (_uartRspns_io_out_valid)
  );
  MultiMux1_5 rspnsFilter (	// src/main/scala/memAccess/wrapper/Filter_Response.scala:33:27
    .io_inputs_0_valid     (_baseRamRspns_io_out_valid),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
    .io_inputs_0_bits_dst  (_baseRamRspns_io_out_rspns_dst),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
    .io_inputs_0_bits_data (_baseRamRspns_io_out_rspns_data),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:19:28
    .io_inputs_1_valid     (_extRamRspns_io_out_valid),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
    .io_inputs_1_bits_dst  (_extRamRspns_io_out_rspns_dst),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
    .io_inputs_1_bits_data (_extRamRspns_io_out_rspns_data),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:20:27
    .io_inputs_2_valid     (_uartRspns_io_out_valid),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
    .io_inputs_2_bits_dst  (_uartRspns_io_out_rspns_dst),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
    .io_inputs_2_bits_data (_uartRspns_io_out_rspns_data),	// src/main/scala/memAccess/wrapper/Filter_Response.scala:21:25
    .io_output_bits_data   (io_out_rspns_data)
  );
endmodule

module NewMemAccessStage(	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
  input         clock,	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
                reset,	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
                io_in_wCtrl_wEnable,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [2:0]  io_in_vMemReq_reqOp,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [31:0] io_in_vMemReq_reqAddr,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
                io_in_vMemReq_data,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [2:0]  io_in_baseRam2MasterRspns_dst,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [31:0] io_in_baseRam2MasterRspns_data,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [2:0]  io_in_extRam2MasterRspns_dst,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [31:0] io_in_extRam2MasterRspns_data,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [2:0]  io_in_uart2MasterRspns_dst,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  input  [31:0] io_in_uart2MasterRspns_data,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  output        io_out_wCtrl_wEnable,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  output [4:0]  io_out_wCtrl_wAddr,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  output [31:0] io_out_wCtrl_wData,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  output [2:0]  io_async_memReq_src,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
                io_async_memReq_op,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
                io_async_memReq_dst,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  output [31:0] io_async_memReq_addr,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
                io_async_memReq_data,	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
  output        io_async_memReq_valid	// src/main/scala/memAccess/NewMemAccessStage.scala:11:14
);

  wire [31:0] _rspnsFilter_io_out_rspns_data;	// src/main/scala/memAccess/NewMemAccessStage.scala:27:27
  reg         wCtrlReg_wEnable;	// src/main/scala/memAccess/NewMemAccessStage.scala:44:25
  reg  [4:0]  wCtrlReg_wAddr;	// src/main/scala/memAccess/NewMemAccessStage.scala:44:25
  reg  [31:0] wCtrlReg_wData;	// src/main/scala/memAccess/NewMemAccessStage.scala:44:25
  always @(posedge clock) begin	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
    if (reset) begin	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      wCtrlReg_wEnable <= 1'h0;	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
      wCtrlReg_wAddr <= 5'h0;	// src/main/scala/memAccess/NewMemAccessStage.scala:42:17, :44:25
      wCtrlReg_wData <= 32'h0;	// src/main/scala/memAccess/NewMemAccessStage.scala:37:12, :44:25
    end
    else begin	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      wCtrlReg_wEnable <= io_in_wCtrl_wEnable;	// src/main/scala/memAccess/NewMemAccessStage.scala:44:25
      wCtrlReg_wAddr <= io_in_wCtrl_wAddr;	// src/main/scala/memAccess/NewMemAccessStage.scala:44:25
      wCtrlReg_wData <=
        io_in_vMemReq_reqOp == 3'h0 ? io_in_wCtrl_wData : _rspnsFilter_io_out_rspns_data;	// src/main/scala/memAccess/NewMemAccessStage.scala:27:27, :44:25, :49:24, :50:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
        end	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
        wCtrlReg_wEnable = _RANDOM[1'h0][0];	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
        wCtrlReg_wAddr = _RANDOM[1'h0][5:1];	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
        wCtrlReg_wData = {_RANDOM[1'h0][31:6], _RANDOM[1'h1][5:0]};	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Filter_Request reqFilter (	// src/main/scala/memAccess/NewMemAccessStage.scala:26:25
    .io_in_vMemReq_reqOp   (io_in_vMemReq_reqOp),
    .io_in_vMemReq_reqAddr (io_in_vMemReq_reqAddr),
    .io_in_vMemReq_data    (io_in_vMemReq_data),
    .io_out_memReq_src     (io_async_memReq_src),
    .io_out_memReq_op      (io_async_memReq_op),
    .io_out_memReq_dst     (io_async_memReq_dst),
    .io_out_memReq_addr    (io_async_memReq_addr),
    .io_out_memReq_data    (io_async_memReq_data),
    .io_out_memReq_valid   (io_async_memReq_valid)
  );
  Filter_Response_1 rspnsFilter (	// src/main/scala/memAccess/NewMemAccessStage.scala:27:27
    .io_in_baseRam2MasterRspns_dst  (io_in_baseRam2MasterRspns_dst),
    .io_in_baseRam2MasterRspns_data (io_in_baseRam2MasterRspns_data),
    .io_in_extRam2MasterRspns_dst   (io_in_extRam2MasterRspns_dst),
    .io_in_extRam2MasterRspns_data  (io_in_extRam2MasterRspns_data),
    .io_in_uart2MasterRspns_dst     (io_in_uart2MasterRspns_dst),
    .io_in_uart2MasterRspns_data    (io_in_uart2MasterRspns_data),
    .io_out_rspns_data              (_rspnsFilter_io_out_rspns_data)
  );
  assign io_out_wCtrl_wEnable = wCtrlReg_wEnable;	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
  assign io_out_wCtrl_wAddr = wCtrlReg_wAddr;	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
  assign io_out_wCtrl_wData = wCtrlReg_wData;	// src/main/scala/memAccess/NewMemAccessStage.scala:10:7, :44:25
endmodule

module Regfile(	// src/main/scala/regfile/Regfile.scala:10:7
  input         clock,	// src/main/scala/regfile/Regfile.scala:10:7
                reset,	// src/main/scala/regfile/Regfile.scala:10:7
                io_in_r1Ctrl_rEnable,	// src/main/scala/regfile/Regfile.scala:11:14
  input  [4:0]  io_in_r1Ctrl_rAddr,	// src/main/scala/regfile/Regfile.scala:11:14
  input         io_in_r2Ctrl_rEnable,	// src/main/scala/regfile/Regfile.scala:11:14
  input  [4:0]  io_in_r2Ctrl_rAddr,	// src/main/scala/regfile/Regfile.scala:11:14
  input         io_in_wCtrl_wEnable,	// src/main/scala/regfile/Regfile.scala:11:14
  input  [4:0]  io_in_wCtrl_wAddr,	// src/main/scala/regfile/Regfile.scala:11:14
  input  [31:0] io_in_wCtrl_wData,	// src/main/scala/regfile/Regfile.scala:11:14
  output [31:0] io_out_r1Info_rData,	// src/main/scala/regfile/Regfile.scala:11:14
                io_out_r2Info_rData	// src/main/scala/regfile/Regfile.scala:11:14
);

  reg [31:0] infoOut_r1Info_rData;	// src/main/scala/regfile/Regfile.scala:18:24
  reg [31:0] infoOut_r2Info_rData;	// src/main/scala/regfile/Regfile.scala:18:24
  reg [31:0] regs_0;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_1;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_2;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_3;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_4;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_5;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_6;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_7;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_8;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_9;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_10;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_11;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_12;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_13;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_14;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_15;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_16;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_17;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_18;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_19;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_20;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_21;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_22;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_23;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_24;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_25;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_26;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_27;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_28;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_29;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_30;	// src/main/scala/regfile/Regfile.scala:22:21
  reg [31:0] regs_31;	// src/main/scala/regfile/Regfile.scala:22:21
  always @(posedge clock) begin	// src/main/scala/regfile/Regfile.scala:10:7
    if (reset) begin	// src/main/scala/regfile/Regfile.scala:10:7
      infoOut_r1Info_rData <= 32'h0;	// src/main/scala/regfile/Regfile.scala:18:24, :22:29
      infoOut_r2Info_rData <= 32'h0;	// src/main/scala/regfile/Regfile.scala:18:24, :22:29
      regs_0 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/regfile/Regfile.scala:22:{21,29}
    end
    else begin	// src/main/scala/regfile/Regfile.scala:10:7
      automatic logic [31:0][31:0] _GEN;	// src/main/scala/regfile/Regfile.scala:24:26
      _GEN =
        {{regs_31},
         {regs_30},
         {regs_29},
         {regs_28},
         {regs_27},
         {regs_26},
         {regs_25},
         {regs_24},
         {regs_23},
         {regs_22},
         {regs_21},
         {regs_20},
         {regs_19},
         {regs_18},
         {regs_17},
         {regs_16},
         {regs_15},
         {regs_14},
         {regs_13},
         {regs_12},
         {regs_11},
         {regs_10},
         {regs_9},
         {regs_8},
         {regs_7},
         {regs_6},
         {regs_5},
         {regs_4},
         {regs_3},
         {regs_2},
         {regs_1},
         {regs_0}};	// src/main/scala/regfile/Regfile.scala:22:21, :24:26
      if (io_in_r1Ctrl_rEnable)	// src/main/scala/regfile/Regfile.scala:11:14
        infoOut_r1Info_rData <= _GEN[io_in_r1Ctrl_rAddr];	// src/main/scala/regfile/Regfile.scala:18:24, :24:26
      if (io_in_r2Ctrl_rEnable)	// src/main/scala/regfile/Regfile.scala:11:14
        infoOut_r2Info_rData <= _GEN[io_in_r2Ctrl_rAddr];	// src/main/scala/regfile/Regfile.scala:18:24, :24:26, :27:26
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h0)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_0 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h1)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_1 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h2)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_2 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h3)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_3 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h4)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_4 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h5)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_5 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h6)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_6 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h7)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_7 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h8)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_8 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h9)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_9 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'hA)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_10 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'hB)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_11 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'hC)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_12 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'hD)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_13 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'hE)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_14 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'hF)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_15 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h10)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_16 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h11)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_17 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h12)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_18 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h13)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_19 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h14)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_20 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h15)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_21 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h16)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_22 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h17)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_23 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h18)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_24 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h19)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_25 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h1A)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_26 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h1B)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_27 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h1C)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_28 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h1D)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_29 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & io_in_wCtrl_wAddr == 5'h1E)	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_30 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
      if (io_in_wCtrl_wEnable & (&io_in_wCtrl_wAddr))	// src/main/scala/regfile/Regfile.scala:22:21, :30:30, :31:29
        regs_31 <= io_in_wCtrl_wData;	// src/main/scala/regfile/Regfile.scala:22:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/regfile/Regfile.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/regfile/Regfile.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/regfile/Regfile.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/regfile/Regfile.scala:10:7
      automatic logic [31:0] _RANDOM[0:33];	// src/main/scala/regfile/Regfile.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/regfile/Regfile.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/regfile/Regfile.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/regfile/Regfile.scala:10:7
        for (logic [5:0] i = 6'h0; i < 6'h22; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/regfile/Regfile.scala:10:7
        end	// src/main/scala/regfile/Regfile.scala:10:7
        infoOut_r1Info_rData = _RANDOM[6'h0];	// src/main/scala/regfile/Regfile.scala:10:7, :18:24
        infoOut_r2Info_rData = _RANDOM[6'h1];	// src/main/scala/regfile/Regfile.scala:10:7, :18:24
        regs_0 = _RANDOM[6'h2];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_1 = _RANDOM[6'h3];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_2 = _RANDOM[6'h4];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_3 = _RANDOM[6'h5];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_4 = _RANDOM[6'h6];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_5 = _RANDOM[6'h7];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_6 = _RANDOM[6'h8];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_7 = _RANDOM[6'h9];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_8 = _RANDOM[6'hA];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_9 = _RANDOM[6'hB];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_10 = _RANDOM[6'hC];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_11 = _RANDOM[6'hD];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_12 = _RANDOM[6'hE];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_13 = _RANDOM[6'hF];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_14 = _RANDOM[6'h10];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_15 = _RANDOM[6'h11];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_16 = _RANDOM[6'h12];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_17 = _RANDOM[6'h13];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_18 = _RANDOM[6'h14];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_19 = _RANDOM[6'h15];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_20 = _RANDOM[6'h16];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_21 = _RANDOM[6'h17];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_22 = _RANDOM[6'h18];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_23 = _RANDOM[6'h19];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_24 = _RANDOM[6'h1A];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_25 = _RANDOM[6'h1B];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_26 = _RANDOM[6'h1C];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_27 = _RANDOM[6'h1D];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_28 = _RANDOM[6'h1E];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_29 = _RANDOM[6'h1F];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_30 = _RANDOM[6'h20];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
        regs_31 = _RANDOM[6'h21];	// src/main/scala/regfile/Regfile.scala:10:7, :22:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/regfile/Regfile.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/regfile/Regfile.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_r1Info_rData = infoOut_r1Info_rData;	// src/main/scala/regfile/Regfile.scala:10:7, :18:24
  assign io_out_r2Info_rData = infoOut_r2Info_rData;	// src/main/scala/regfile/Regfile.scala:10:7, :18:24
endmodule

module HazardArbiter(	// src/main/scala/supporters/HazardArbiter.scala:7:7
  input         io_exeStage_wEnable,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [4:0]  io_exeStage_wAddr,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [31:0] io_exeStage_wData,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input         io_memStage_wEnable,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [4:0]  io_memStage_wAddr,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [31:0] io_memStage_wData,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input         io_wbStage_wEnable,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [4:0]  io_wbStage_wAddr,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [31:0] io_wbStage_wData,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [4:0]  io_decodeStage_r1Ctrl_rAddr,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [31:0] io_decodeStage_r1Info_rData,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [4:0]  io_decodeStage_r2Ctrl_rAddr,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  input  [31:0] io_decodeStage_r2Info_rData,	// src/main/scala/supporters/HazardArbiter.scala:8:14
  output [31:0] io_out_r1Info_rData,	// src/main/scala/supporters/HazardArbiter.scala:8:14
                io_out_r2Info_rData	// src/main/scala/supporters/HazardArbiter.scala:8:14
);

  assign io_out_r1Info_rData =
    io_exeStage_wEnable & io_exeStage_wAddr == io_decodeStage_r1Ctrl_rAddr
      ? io_exeStage_wData
      : io_memStage_wEnable & io_memStage_wAddr == io_decodeStage_r1Ctrl_rAddr
          ? io_memStage_wData
          : io_wbStage_wEnable & io_wbStage_wAddr == io_decodeStage_r1Ctrl_rAddr
              ? io_wbStage_wData
              : io_decodeStage_r1Info_rData;	// src/main/scala/supporters/HazardArbiter.scala:7:7, :24:{29,51,85}, :25:25, :26:{36,58,92}, :27:25, :28:{35,56,90}, :29:25, :31:19
  assign io_out_r2Info_rData =
    io_exeStage_wEnable & io_exeStage_wAddr == io_decodeStage_r2Ctrl_rAddr
      ? io_exeStage_wData
      : io_memStage_wEnable & io_memStage_wAddr == io_decodeStage_r2Ctrl_rAddr
          ? io_memStage_wData
          : io_wbStage_wEnable & io_wbStage_wAddr == io_decodeStage_r2Ctrl_rAddr
              ? io_wbStage_wData
              : io_decodeStage_r2Info_rData;	// src/main/scala/supporters/HazardArbiter.scala:7:7, :34:{29,51,85}, :35:25, :36:{36,58,92}, :37:25, :38:{35,56,90}, :39:25, :41:19
endmodule

module PipelineCtrler(	// src/main/scala/supporters/PipelineCtrler.scala:7:7
  input         io_in_exeBranchReq_valid,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
  input  [31:0] io_in_exeBranchReq_pc,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
  input         io_in_memStallReq,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
                io_in_arbiterReq,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
  output        io_out_fetchCtrl_flush,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
                io_out_fetchCtrl_stall,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
  output [31:0] io_out_fetchCtrl_nextPc,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
  output        io_out_decodeCtrl_flush,	// src/main/scala/supporters/PipelineCtrler.scala:8:14
                io_out_decodeCtrl_stall	// src/main/scala/supporters/PipelineCtrler.scala:8:14
);

  wire _GEN = io_in_arbiterReq | io_in_memStallReq;	// src/main/scala/supporters/PipelineCtrler.scala:20:26, :27:26, :30:35, :33:41
  assign io_out_fetchCtrl_flush = ~_GEN & io_in_exeBranchReq_valid;	// src/main/scala/supporters/PipelineCtrler.scala:7:7, :20:26, :27:26, :30:35, :33:41
  assign io_out_fetchCtrl_stall = io_in_arbiterReq | io_in_memStallReq;	// src/main/scala/supporters/PipelineCtrler.scala:7:7, :27:26, :28:28, :30:35
  assign io_out_fetchCtrl_nextPc =
    _GEN | ~io_in_exeBranchReq_valid ? 32'h0 : io_in_exeBranchReq_pc;	// src/main/scala/supporters/PipelineCtrler.scala:7:7, :20:26, :22:27, :27:26, :30:35, :33:41
  assign io_out_decodeCtrl_flush =
    ~io_in_arbiterReq & (io_in_memStallReq | io_in_exeBranchReq_valid);	// src/main/scala/supporters/PipelineCtrler.scala:7:7, :23:27, :27:26, :30:35, :32:29, :33:41
  assign io_out_decodeCtrl_stall = io_in_arbiterReq;	// src/main/scala/supporters/PipelineCtrler.scala:7:7
endmodule

module NewCpu(	// src/main/scala/cores/NewCpu.scala:14:7
  input         clock,	// src/main/scala/cores/NewCpu.scala:14:7
                reset,	// src/main/scala/cores/NewCpu.scala:14:7
  input  [31:0] io_baseRam_in_rData,	// src/main/scala/cores/NewCpu.scala:15:14
  output [31:0] io_baseRam_out_wData,	// src/main/scala/cores/NewCpu.scala:15:14
  output [19:0] io_baseRam_out_addr,	// src/main/scala/cores/NewCpu.scala:15:14
  output [3:0]  io_baseRam_out_byteSelN,	// src/main/scala/cores/NewCpu.scala:15:14
  output        io_baseRam_out_ce,	// src/main/scala/cores/NewCpu.scala:15:14
                io_baseRam_out_oe,	// src/main/scala/cores/NewCpu.scala:15:14
                io_baseRam_out_we,	// src/main/scala/cores/NewCpu.scala:15:14
  input  [31:0] io_extRam_in_rData,	// src/main/scala/cores/NewCpu.scala:15:14
  output [31:0] io_extRam_out_wData,	// src/main/scala/cores/NewCpu.scala:15:14
  output [19:0] io_extRam_out_addr,	// src/main/scala/cores/NewCpu.scala:15:14
  output [3:0]  io_extRam_out_byteSelN,	// src/main/scala/cores/NewCpu.scala:15:14
  output        io_extRam_out_ce,	// src/main/scala/cores/NewCpu.scala:15:14
                io_extRam_out_oe,	// src/main/scala/cores/NewCpu.scala:15:14
                io_extRam_out_we,	// src/main/scala/cores/NewCpu.scala:15:14
  input         io_uart_rxd,	// src/main/scala/cores/NewCpu.scala:15:14
  output        io_uart_txd	// src/main/scala/cores/NewCpu.scala:15:14
);

  wire        _pipelineCtrler_io_out_fetchCtrl_flush;	// src/main/scala/cores/NewCpu.scala:55:30
  wire        _pipelineCtrler_io_out_fetchCtrl_stall;	// src/main/scala/cores/NewCpu.scala:55:30
  wire [31:0] _pipelineCtrler_io_out_fetchCtrl_nextPc;	// src/main/scala/cores/NewCpu.scala:55:30
  wire        _pipelineCtrler_io_out_decodeCtrl_flush;	// src/main/scala/cores/NewCpu.scala:55:30
  wire        _pipelineCtrler_io_out_decodeCtrl_stall;	// src/main/scala/cores/NewCpu.scala:55:30
  wire [31:0] _hazardArbiter_io_out_r1Info_rData;	// src/main/scala/cores/NewCpu.scala:54:29
  wire [31:0] _hazardArbiter_io_out_r2Info_rData;	// src/main/scala/cores/NewCpu.scala:54:29
  wire [31:0] _regfile_io_out_r1Info_rData;	// src/main/scala/cores/NewCpu.scala:53:23
  wire [31:0] _regfile_io_out_r2Info_rData;	// src/main/scala/cores/NewCpu.scala:53:23
  wire        _memAccessStage_io_out_wCtrl_wEnable;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [4:0]  _memAccessStage_io_out_wCtrl_wAddr;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [31:0] _memAccessStage_io_out_wCtrl_wData;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [2:0]  _memAccessStage_io_async_memReq_src;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [2:0]  _memAccessStage_io_async_memReq_op;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [2:0]  _memAccessStage_io_async_memReq_dst;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [31:0] _memAccessStage_io_async_memReq_addr;	// src/main/scala/cores/NewCpu.scala:52:30
  wire [31:0] _memAccessStage_io_async_memReq_data;	// src/main/scala/cores/NewCpu.scala:52:30
  wire        _memAccessStage_io_async_memReq_valid;	// src/main/scala/cores/NewCpu.scala:52:30
  wire        _executeStage_io_out_wCtrl_wEnable;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [4:0]  _executeStage_io_out_wCtrl_wAddr;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [31:0] _executeStage_io_out_wCtrl_wData;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [2:0]  _executeStage_io_out_exReq_reqOp;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [31:0] _executeStage_io_out_exReq_reqAddr;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [31:0] _executeStage_io_out_exReq_data;	// src/main/scala/cores/NewCpu.scala:51:28
  wire        _executeStage_io_async_stallReq;	// src/main/scala/cores/NewCpu.scala:51:28
  wire        _executeStage_io_async_branchReq_valid;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [31:0] _executeStage_io_async_branchReq_pc;	// src/main/scala/cores/NewCpu.scala:51:28
  wire [31:0] _decodeStage_io_out_ifInfo_pc;	// src/main/scala/cores/NewCpu.scala:50:27
  wire        _decodeStage_io_out_ifInfo_branchTaken;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [2:0]  _decodeStage_io_out_exInfo_exeType;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [3:0]  _decodeStage_io_out_exInfo_exeSubType;	// src/main/scala/cores/NewCpu.scala:50:27
  wire        _decodeStage_io_out_exInfo_hasImm;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [31:0] _decodeStage_io_out_exInfo_imm;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [4:0]  _decodeStage_io_out_r1Ctrl_rAddr;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [4:0]  _decodeStage_io_out_r2Ctrl_rAddr;	// src/main/scala/cores/NewCpu.scala:50:27
  wire        _decodeStage_io_out_wCtrl_wEnable;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [4:0]  _decodeStage_io_out_wCtrl_wAddr;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [31:0] _decodeStage_io_out_wCtrl_wData;	// src/main/scala/cores/NewCpu.scala:50:27
  wire        _decodeStage_io_rCtrl_r1Ctrl_rEnable;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [4:0]  _decodeStage_io_rCtrl_r1Ctrl_rAddr;	// src/main/scala/cores/NewCpu.scala:50:27
  wire        _decodeStage_io_rCtrl_r2Ctrl_rEnable;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [4:0]  _decodeStage_io_rCtrl_r2Ctrl_rAddr;	// src/main/scala/cores/NewCpu.scala:50:27
  wire [31:0] _fetchStage_io_out_ifInfo_pc;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [31:0] _fetchStage_io_out_ifInfo_inst;	// src/main/scala/cores/NewCpu.scala:49:26
  wire        _fetchStage_io_out_ifInfo_branchTaken;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [2:0]  _fetchStage_io_async_fetchReq_src;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [2:0]  _fetchStage_io_async_fetchReq_op;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [2:0]  _fetchStage_io_async_fetchReq_dst;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [31:0] _fetchStage_io_async_fetchReq_addr;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [31:0] _fetchStage_io_async_fetchReq_data;	// src/main/scala/cores/NewCpu.scala:49:26
  wire        _fetchStage_io_async_fetchReq_valid;	// src/main/scala/cores/NewCpu.scala:49:26
  wire [2:0]  _uartArbiter_io_out_master2UartReq_src;	// src/main/scala/cores/NewCpu.scala:44:27
  wire [2:0]  _uartArbiter_io_out_master2UartReq_op;	// src/main/scala/cores/NewCpu.scala:44:27
  wire [31:0] _uartArbiter_io_out_master2UartReq_data;	// src/main/scala/cores/NewCpu.scala:44:27
  wire        _uartArbiter_io_out_master2UartReq_valid;	// src/main/scala/cores/NewCpu.scala:44:27
  wire [2:0]  _uartArbiter_io_out_uart2MasterRspns_dst;	// src/main/scala/cores/NewCpu.scala:44:27
  wire [31:0] _uartArbiter_io_out_uart2MasterRspns_data;	// src/main/scala/cores/NewCpu.scala:44:27
  wire [2:0]  _sramArbiter_io_out_master2BaseRamReq_src;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [2:0]  _sramArbiter_io_out_master2BaseRamReq_op;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [31:0] _sramArbiter_io_out_master2BaseRamReq_addr;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [31:0] _sramArbiter_io_out_master2BaseRamReq_data;	// src/main/scala/cores/NewCpu.scala:39:27
  wire        _sramArbiter_io_out_master2BaseRamReq_valid;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [2:0]  _sramArbiter_io_out_master2ExtRamReq_src;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [2:0]  _sramArbiter_io_out_master2ExtRamReq_op;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [31:0] _sramArbiter_io_out_master2ExtRamReq_addr;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [31:0] _sramArbiter_io_out_master2ExtRamReq_data;	// src/main/scala/cores/NewCpu.scala:39:27
  wire        _sramArbiter_io_out_master2ExtRamReq_valid;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [2:0]  _sramArbiter_io_out_baseRam2MasterRspns_dst;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [31:0] _sramArbiter_io_out_baseRam2MasterRspns_data;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [2:0]  _sramArbiter_io_out_extRam2MasterRspns_dst;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [31:0] _sramArbiter_io_out_extRam2MasterRspns_data;	// src/main/scala/cores/NewCpu.scala:39:27
  wire        _sramArbiter_io_out_stallReq;	// src/main/scala/cores/NewCpu.scala:39:27
  wire [2:0]  _uartInterface_io_out_uart2MasterRspns_dst;	// src/main/scala/cores/NewCpu.scala:35:29
  wire [31:0] _uartInterface_io_out_uart2MasterRspns_data;	// src/main/scala/cores/NewCpu.scala:35:29
  wire [2:0]  _sramInterface_io_out_baseRam2MasterRspns_dst;	// src/main/scala/cores/NewCpu.scala:30:29
  wire [31:0] _sramInterface_io_out_baseRam2MasterRspns_data;	// src/main/scala/cores/NewCpu.scala:30:29
  wire [2:0]  _sramInterface_io_out_extRam2MasterRspns_dst;	// src/main/scala/cores/NewCpu.scala:30:29
  wire [31:0] _sramInterface_io_out_extRam2MasterRspns_data;	// src/main/scala/cores/NewCpu.scala:30:29
  reg         hazardArbiter_io_wbStage_REG_wEnable;	// src/main/scala/cores/NewCpu.scala:70:38
  reg  [4:0]  hazardArbiter_io_wbStage_REG_wAddr;	// src/main/scala/cores/NewCpu.scala:70:38
  reg  [31:0] hazardArbiter_io_wbStage_REG_wData;	// src/main/scala/cores/NewCpu.scala:70:38
  always @(posedge clock) begin	// src/main/scala/cores/NewCpu.scala:14:7
    hazardArbiter_io_wbStage_REG_wEnable <= _memAccessStage_io_out_wCtrl_wEnable;	// src/main/scala/cores/NewCpu.scala:52:30, :70:38
    hazardArbiter_io_wbStage_REG_wAddr <= _memAccessStage_io_out_wCtrl_wAddr;	// src/main/scala/cores/NewCpu.scala:52:30, :70:38
    hazardArbiter_io_wbStage_REG_wData <= _memAccessStage_io_out_wCtrl_wData;	// src/main/scala/cores/NewCpu.scala:52:30, :70:38
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cores/NewCpu.scala:14:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cores/NewCpu.scala:14:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cores/NewCpu.scala:14:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cores/NewCpu.scala:14:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/cores/NewCpu.scala:14:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cores/NewCpu.scala:14:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cores/NewCpu.scala:14:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cores/NewCpu.scala:14:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/cores/NewCpu.scala:14:7
        end	// src/main/scala/cores/NewCpu.scala:14:7
        hazardArbiter_io_wbStage_REG_wEnable = _RANDOM[1'h0][0];	// src/main/scala/cores/NewCpu.scala:14:7, :70:38
        hazardArbiter_io_wbStage_REG_wAddr = _RANDOM[1'h0][5:1];	// src/main/scala/cores/NewCpu.scala:14:7, :70:38
        hazardArbiter_io_wbStage_REG_wData = {_RANDOM[1'h0][31:6], _RANDOM[1'h1][5:0]};	// src/main/scala/cores/NewCpu.scala:14:7, :70:38
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cores/NewCpu.scala:14:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cores/NewCpu.scala:14:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Interacter_Sram sramInterface (	// src/main/scala/cores/NewCpu.scala:30:29
    .io_in_master2BaseRamReq_src     (_sramArbiter_io_out_master2BaseRamReq_src),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2BaseRamReq_op      (_sramArbiter_io_out_master2BaseRamReq_op),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2BaseRamReq_addr    (_sramArbiter_io_out_master2BaseRamReq_addr),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2BaseRamReq_data    (_sramArbiter_io_out_master2BaseRamReq_data),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2BaseRamReq_valid   (_sramArbiter_io_out_master2BaseRamReq_valid),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2ExtRamReq_src      (_sramArbiter_io_out_master2ExtRamReq_src),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2ExtRamReq_op       (_sramArbiter_io_out_master2ExtRamReq_op),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2ExtRamReq_addr     (_sramArbiter_io_out_master2ExtRamReq_addr),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2ExtRamReq_data     (_sramArbiter_io_out_master2ExtRamReq_data),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_master2ExtRamReq_valid    (_sramArbiter_io_out_master2ExtRamReq_valid),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_baseRamRspns_rData        (io_baseRam_in_rData),
    .io_in_extRamRspns_rData         (io_extRam_in_rData),
    .io_out_baseRam2MasterRspns_dst  (_sramInterface_io_out_baseRam2MasterRspns_dst),
    .io_out_baseRam2MasterRspns_data (_sramInterface_io_out_baseRam2MasterRspns_data),
    .io_out_extRam2MasterRspns_dst   (_sramInterface_io_out_extRam2MasterRspns_dst),
    .io_out_extRam2MasterRspns_data  (_sramInterface_io_out_extRam2MasterRspns_data),
    .io_out_baseRamReq_wData         (io_baseRam_out_wData),
    .io_out_baseRamReq_addr          (io_baseRam_out_addr),
    .io_out_baseRamReq_byteSelN      (io_baseRam_out_byteSelN),
    .io_out_baseRamReq_ce            (io_baseRam_out_ce),
    .io_out_baseRamReq_oe            (io_baseRam_out_oe),
    .io_out_baseRamReq_we            (io_baseRam_out_we),
    .io_out_extRamReq_wData          (io_extRam_out_wData),
    .io_out_extRamReq_addr           (io_extRam_out_addr),
    .io_out_extRamReq_byteSelN       (io_extRam_out_byteSelN),
    .io_out_extRamReq_ce             (io_extRam_out_ce),
    .io_out_extRamReq_oe             (io_extRam_out_oe),
    .io_out_extRamReq_we             (io_extRam_out_we)
  );
  Interface_Uart uartInterface (	// src/main/scala/cores/NewCpu.scala:35:29
    .clock                        (clock),
    .io_in_master2UartReq_src     (_uartArbiter_io_out_master2UartReq_src),	// src/main/scala/cores/NewCpu.scala:44:27
    .io_in_master2UartReq_op      (_uartArbiter_io_out_master2UartReq_op),	// src/main/scala/cores/NewCpu.scala:44:27
    .io_in_master2UartReq_data    (_uartArbiter_io_out_master2UartReq_data),	// src/main/scala/cores/NewCpu.scala:44:27
    .io_in_master2UartReq_valid   (_uartArbiter_io_out_master2UartReq_valid),	// src/main/scala/cores/NewCpu.scala:44:27
    .io_in_rxd                    (io_uart_rxd),
    .io_out_uart2MasterRspns_dst  (_uartInterface_io_out_uart2MasterRspns_dst),
    .io_out_uart2MasterRspns_data (_uartInterface_io_out_uart2MasterRspns_data),
    .io_out_txd                   (io_uart_txd)
  );
  Arbiter_Sram sramArbiter (	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_fetchReq_src              (_fetchStage_io_async_fetchReq_src),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchReq_op               (_fetchStage_io_async_fetchReq_op),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchReq_dst              (_fetchStage_io_async_fetchReq_dst),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchReq_addr             (_fetchStage_io_async_fetchReq_addr),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchReq_data             (_fetchStage_io_async_fetchReq_data),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchReq_valid            (_fetchStage_io_async_fetchReq_valid),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_memAccessReq_src          (_memAccessStage_io_async_memReq_src),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_op           (_memAccessStage_io_async_memReq_op),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_dst          (_memAccessStage_io_async_memReq_dst),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_addr         (_memAccessStage_io_async_memReq_addr),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_data         (_memAccessStage_io_async_memReq_data),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_valid        (_memAccessStage_io_async_memReq_valid),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_baseRam2MasterRspns_dst   (_sramInterface_io_out_baseRam2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:30:29
    .io_in_baseRam2MasterRspns_data  (_sramInterface_io_out_baseRam2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:30:29
    .io_in_extRam2MasterRspns_dst    (_sramInterface_io_out_extRam2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:30:29
    .io_in_extRam2MasterRspns_data   (_sramInterface_io_out_extRam2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:30:29
    .io_out_master2BaseRamReq_src    (_sramArbiter_io_out_master2BaseRamReq_src),
    .io_out_master2BaseRamReq_op     (_sramArbiter_io_out_master2BaseRamReq_op),
    .io_out_master2BaseRamReq_addr   (_sramArbiter_io_out_master2BaseRamReq_addr),
    .io_out_master2BaseRamReq_data   (_sramArbiter_io_out_master2BaseRamReq_data),
    .io_out_master2BaseRamReq_valid  (_sramArbiter_io_out_master2BaseRamReq_valid),
    .io_out_master2ExtRamReq_src     (_sramArbiter_io_out_master2ExtRamReq_src),
    .io_out_master2ExtRamReq_op      (_sramArbiter_io_out_master2ExtRamReq_op),
    .io_out_master2ExtRamReq_addr    (_sramArbiter_io_out_master2ExtRamReq_addr),
    .io_out_master2ExtRamReq_data    (_sramArbiter_io_out_master2ExtRamReq_data),
    .io_out_master2ExtRamReq_valid   (_sramArbiter_io_out_master2ExtRamReq_valid),
    .io_out_baseRam2MasterRspns_dst  (_sramArbiter_io_out_baseRam2MasterRspns_dst),
    .io_out_baseRam2MasterRspns_data (_sramArbiter_io_out_baseRam2MasterRspns_data),
    .io_out_extRam2MasterRspns_dst   (_sramArbiter_io_out_extRam2MasterRspns_dst),
    .io_out_extRam2MasterRspns_data  (_sramArbiter_io_out_extRam2MasterRspns_data),
    .io_out_stallReq                 (_sramArbiter_io_out_stallReq)
  );
  Arbiter_Uart uartArbiter (	// src/main/scala/cores/NewCpu.scala:44:27
    .io_in_memAccessReq_src       (_memAccessStage_io_async_memReq_src),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_op        (_memAccessStage_io_async_memReq_op),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_dst       (_memAccessStage_io_async_memReq_dst),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_data      (_memAccessStage_io_async_memReq_data),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_memAccessReq_valid     (_memAccessStage_io_async_memReq_valid),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_uart2MasterRspns_dst   (_uartInterface_io_out_uart2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:35:29
    .io_in_uart2MasterRspns_data  (_uartInterface_io_out_uart2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:35:29
    .io_out_master2UartReq_src    (_uartArbiter_io_out_master2UartReq_src),
    .io_out_master2UartReq_op     (_uartArbiter_io_out_master2UartReq_op),
    .io_out_master2UartReq_data   (_uartArbiter_io_out_master2UartReq_data),
    .io_out_master2UartReq_valid  (_uartArbiter_io_out_master2UartReq_valid),
    .io_out_uart2MasterRspns_dst  (_uartArbiter_io_out_uart2MasterRspns_dst),
    .io_out_uart2MasterRspns_data (_uartArbiter_io_out_uart2MasterRspns_data)
  );
  NewFetchStage fetchStage (	// src/main/scala/cores/NewCpu.scala:49:26
    .clock                          (clock),
    .reset                          (reset),
    .io_in_fetchCtrl_flush          (_pipelineCtrler_io_out_fetchCtrl_flush),	// src/main/scala/cores/NewCpu.scala:55:30
    .io_in_fetchCtrl_stall          (_pipelineCtrler_io_out_fetchCtrl_stall),	// src/main/scala/cores/NewCpu.scala:55:30
    .io_in_fetchCtrl_nextPc         (_pipelineCtrler_io_out_fetchCtrl_nextPc),	// src/main/scala/cores/NewCpu.scala:55:30
    .io_in_baseRam2MasterRspns_dst  (_sramArbiter_io_out_baseRam2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_baseRam2MasterRspns_data (_sramArbiter_io_out_baseRam2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_extRam2MasterRspns_dst   (_sramArbiter_io_out_extRam2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_extRam2MasterRspns_data  (_sramArbiter_io_out_extRam2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_out_ifInfo_pc               (_fetchStage_io_out_ifInfo_pc),
    .io_out_ifInfo_inst             (_fetchStage_io_out_ifInfo_inst),
    .io_out_ifInfo_branchTaken      (_fetchStage_io_out_ifInfo_branchTaken),
    .io_async_fetchReq_src          (_fetchStage_io_async_fetchReq_src),
    .io_async_fetchReq_op           (_fetchStage_io_async_fetchReq_op),
    .io_async_fetchReq_dst          (_fetchStage_io_async_fetchReq_dst),
    .io_async_fetchReq_addr         (_fetchStage_io_async_fetchReq_addr),
    .io_async_fetchReq_data         (_fetchStage_io_async_fetchReq_data),
    .io_async_fetchReq_valid        (_fetchStage_io_async_fetchReq_valid)
  );
  DecodeStage decodeStage (	// src/main/scala/cores/NewCpu.scala:50:27
    .clock                       (clock),
    .reset                       (reset),
    .io_in_fetchInfo_pc          (_fetchStage_io_out_ifInfo_pc),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchInfo_inst        (_fetchStage_io_out_ifInfo_inst),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_fetchInfo_branchTaken (_fetchStage_io_out_ifInfo_branchTaken),	// src/main/scala/cores/NewCpu.scala:49:26
    .io_in_decodeCtrl_flush      (_pipelineCtrler_io_out_decodeCtrl_flush),	// src/main/scala/cores/NewCpu.scala:55:30
    .io_in_decodeCtrl_stall      (_pipelineCtrler_io_out_decodeCtrl_stall),	// src/main/scala/cores/NewCpu.scala:55:30
    .io_out_ifInfo_pc            (_decodeStage_io_out_ifInfo_pc),
    .io_out_ifInfo_branchTaken   (_decodeStage_io_out_ifInfo_branchTaken),
    .io_out_exInfo_exeType       (_decodeStage_io_out_exInfo_exeType),
    .io_out_exInfo_exeSubType    (_decodeStage_io_out_exInfo_exeSubType),
    .io_out_exInfo_hasImm        (_decodeStage_io_out_exInfo_hasImm),
    .io_out_exInfo_imm           (_decodeStage_io_out_exInfo_imm),
    .io_out_r1Ctrl_rAddr         (_decodeStage_io_out_r1Ctrl_rAddr),
    .io_out_r2Ctrl_rAddr         (_decodeStage_io_out_r2Ctrl_rAddr),
    .io_out_wCtrl_wEnable        (_decodeStage_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr          (_decodeStage_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData          (_decodeStage_io_out_wCtrl_wData),
    .io_rCtrl_r1Ctrl_rEnable     (_decodeStage_io_rCtrl_r1Ctrl_rEnable),
    .io_rCtrl_r1Ctrl_rAddr       (_decodeStage_io_rCtrl_r1Ctrl_rAddr),
    .io_rCtrl_r2Ctrl_rEnable     (_decodeStage_io_rCtrl_r2Ctrl_rEnable),
    .io_rCtrl_r2Ctrl_rAddr       (_decodeStage_io_rCtrl_r2Ctrl_rAddr)
  );
  ExecuteStage executeStage (	// src/main/scala/cores/NewCpu.scala:51:28
    .clock                    (clock),
    .reset                    (reset),
    .io_in_ifInfo_pc          (_decodeStage_io_out_ifInfo_pc),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_ifInfo_branchTaken (_decodeStage_io_out_ifInfo_branchTaken),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_idInfo_exeType     (_decodeStage_io_out_exInfo_exeType),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_idInfo_exeSubType  (_decodeStage_io_out_exInfo_exeSubType),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_idInfo_hasImm      (_decodeStage_io_out_exInfo_hasImm),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_idInfo_imm         (_decodeStage_io_out_exInfo_imm),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_wCtrl_wEnable      (_decodeStage_io_out_wCtrl_wEnable),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_wCtrl_wAddr        (_decodeStage_io_out_wCtrl_wAddr),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_wCtrl_wData        (_decodeStage_io_out_wCtrl_wData),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_r1Info_rData       (_hazardArbiter_io_out_r1Info_rData),	// src/main/scala/cores/NewCpu.scala:54:29
    .io_in_r2Info_rData       (_hazardArbiter_io_out_r2Info_rData),	// src/main/scala/cores/NewCpu.scala:54:29
    .io_out_wCtrl_wEnable     (_executeStage_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr       (_executeStage_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData       (_executeStage_io_out_wCtrl_wData),
    .io_out_exReq_reqOp       (_executeStage_io_out_exReq_reqOp),
    .io_out_exReq_reqAddr     (_executeStage_io_out_exReq_reqAddr),
    .io_out_exReq_data        (_executeStage_io_out_exReq_data),
    .io_async_stallReq        (_executeStage_io_async_stallReq),
    .io_async_branchReq_valid (_executeStage_io_async_branchReq_valid),
    .io_async_branchReq_pc    (_executeStage_io_async_branchReq_pc)
  );
  NewMemAccessStage memAccessStage (	// src/main/scala/cores/NewCpu.scala:52:30
    .clock                          (clock),
    .reset                          (reset),
    .io_in_wCtrl_wEnable            (_executeStage_io_out_wCtrl_wEnable),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_wCtrl_wAddr              (_executeStage_io_out_wCtrl_wAddr),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_wCtrl_wData              (_executeStage_io_out_wCtrl_wData),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_vMemReq_reqOp            (_executeStage_io_out_exReq_reqOp),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_vMemReq_reqAddr          (_executeStage_io_out_exReq_reqAddr),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_vMemReq_data             (_executeStage_io_out_exReq_data),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_baseRam2MasterRspns_dst  (_sramArbiter_io_out_baseRam2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_baseRam2MasterRspns_data (_sramArbiter_io_out_baseRam2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_extRam2MasterRspns_dst   (_sramArbiter_io_out_extRam2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_extRam2MasterRspns_data  (_sramArbiter_io_out_extRam2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_in_uart2MasterRspns_dst     (_uartArbiter_io_out_uart2MasterRspns_dst),	// src/main/scala/cores/NewCpu.scala:44:27
    .io_in_uart2MasterRspns_data    (_uartArbiter_io_out_uart2MasterRspns_data),	// src/main/scala/cores/NewCpu.scala:44:27
    .io_out_wCtrl_wEnable           (_memAccessStage_io_out_wCtrl_wEnable),
    .io_out_wCtrl_wAddr             (_memAccessStage_io_out_wCtrl_wAddr),
    .io_out_wCtrl_wData             (_memAccessStage_io_out_wCtrl_wData),
    .io_async_memReq_src            (_memAccessStage_io_async_memReq_src),
    .io_async_memReq_op             (_memAccessStage_io_async_memReq_op),
    .io_async_memReq_dst            (_memAccessStage_io_async_memReq_dst),
    .io_async_memReq_addr           (_memAccessStage_io_async_memReq_addr),
    .io_async_memReq_data           (_memAccessStage_io_async_memReq_data),
    .io_async_memReq_valid          (_memAccessStage_io_async_memReq_valid)
  );
  Regfile regfile (	// src/main/scala/cores/NewCpu.scala:53:23
    .clock                (clock),
    .reset                (reset),
    .io_in_r1Ctrl_rEnable (_decodeStage_io_rCtrl_r1Ctrl_rEnable),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_r1Ctrl_rAddr   (_decodeStage_io_rCtrl_r1Ctrl_rAddr),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_r2Ctrl_rEnable (_decodeStage_io_rCtrl_r2Ctrl_rEnable),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_r2Ctrl_rAddr   (_decodeStage_io_rCtrl_r2Ctrl_rAddr),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_in_wCtrl_wEnable  (_memAccessStage_io_out_wCtrl_wEnable),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_wCtrl_wAddr    (_memAccessStage_io_out_wCtrl_wAddr),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_in_wCtrl_wData    (_memAccessStage_io_out_wCtrl_wData),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_out_r1Info_rData  (_regfile_io_out_r1Info_rData),
    .io_out_r2Info_rData  (_regfile_io_out_r2Info_rData)
  );
  HazardArbiter hazardArbiter (	// src/main/scala/cores/NewCpu.scala:54:29
    .io_exeStage_wEnable         (_executeStage_io_out_wCtrl_wEnable),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_exeStage_wAddr           (_executeStage_io_out_wCtrl_wAddr),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_exeStage_wData           (_executeStage_io_out_wCtrl_wData),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_memStage_wEnable         (_memAccessStage_io_out_wCtrl_wEnable),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_memStage_wAddr           (_memAccessStage_io_out_wCtrl_wAddr),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_memStage_wData           (_memAccessStage_io_out_wCtrl_wData),	// src/main/scala/cores/NewCpu.scala:52:30
    .io_wbStage_wEnable          (hazardArbiter_io_wbStage_REG_wEnable),	// src/main/scala/cores/NewCpu.scala:70:38
    .io_wbStage_wAddr            (hazardArbiter_io_wbStage_REG_wAddr),	// src/main/scala/cores/NewCpu.scala:70:38
    .io_wbStage_wData            (hazardArbiter_io_wbStage_REG_wData),	// src/main/scala/cores/NewCpu.scala:70:38
    .io_decodeStage_r1Ctrl_rAddr (_decodeStage_io_out_r1Ctrl_rAddr),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_decodeStage_r1Info_rData (_regfile_io_out_r1Info_rData),	// src/main/scala/cores/NewCpu.scala:53:23
    .io_decodeStage_r2Ctrl_rAddr (_decodeStage_io_out_r2Ctrl_rAddr),	// src/main/scala/cores/NewCpu.scala:50:27
    .io_decodeStage_r2Info_rData (_regfile_io_out_r2Info_rData),	// src/main/scala/cores/NewCpu.scala:53:23
    .io_out_r1Info_rData         (_hazardArbiter_io_out_r1Info_rData),
    .io_out_r2Info_rData         (_hazardArbiter_io_out_r2Info_rData)
  );
  PipelineCtrler pipelineCtrler (	// src/main/scala/cores/NewCpu.scala:55:30
    .io_in_exeBranchReq_valid (_executeStage_io_async_branchReq_valid),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_exeBranchReq_pc    (_executeStage_io_async_branchReq_pc),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_memStallReq        (_executeStage_io_async_stallReq),	// src/main/scala/cores/NewCpu.scala:51:28
    .io_in_arbiterReq         (_sramArbiter_io_out_stallReq),	// src/main/scala/cores/NewCpu.scala:39:27
    .io_out_fetchCtrl_flush   (_pipelineCtrler_io_out_fetchCtrl_flush),
    .io_out_fetchCtrl_stall   (_pipelineCtrler_io_out_fetchCtrl_stall),
    .io_out_fetchCtrl_nextPc  (_pipelineCtrler_io_out_fetchCtrl_nextPc),
    .io_out_decodeCtrl_flush  (_pipelineCtrler_io_out_decodeCtrl_flush),
    .io_out_decodeCtrl_stall  (_pipelineCtrler_io_out_decodeCtrl_stall)
  );
endmodule

