* /home/roshan/eSim-Workspace/8bit_micro/8bit_micro.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: Sat Jun 24 08:52:57 2023

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
U3  clk Net-_U1-Pad1_ adc_bridge_1		
U4  Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ O1 O2 O3 O4 O5 O6 O7 O8 dac_bridge_8		
U5  Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ O9 O10 O11 O12 O13 O14 O15 O16 dac_bridge_8		
U6  Net-_U1-Pad18_ Net-_U1-Pad19_ Net-_U1-Pad20_ Net-_U1-Pad21_ Net-_U1-Pad22_ Net-_U1-Pad23_ O17 O18 O19 O20 O21 O22 dac_bridge_6		
U7  O1 plot_v1		
U8  O2 plot_v1		
U9  O3 plot_v1		
U10  O4 plot_v1		
U11  O5 plot_v1		
U12  O6 plot_v1		
U13  O7 plot_v1		
U14  O8 plot_v1		
U15  O9 plot_v1		
U16  O10 plot_v1		
U17  O11 plot_v1		
U18  O12 plot_v1		
U19  O13 plot_v1		
U20  O14 plot_v1		
U21  O15 plot_v1		
U22  O16 plot_v1		
U23  O17 plot_v1		
U24  O18 plot_v1		
U25  O19 plot_v1		
U26  O20 plot_v1		
U27  O21 plot_v1		
U28  O22 plot_v1		
U2  clk plot_v1		
v1  clk GND pulse		
U1  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ Net-_U1-Pad19_ Net-_U1-Pad20_ Net-_U1-Pad21_ Net-_U1-Pad22_ Net-_U1-Pad23_ cpu		

.end
