

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Tue Nov  4 19:53:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                          |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                 |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_13_1_fu_818   |dft_Pipeline_VITIS_LOOP_13_1  |      204|      204|  2.040 us|  2.040 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_28_3_fu_1016  |dft_Pipeline_VITIS_LOOP_28_3  |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       64|  640|   55218|  91172|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    558|    -|
|Register         |        -|    -|    3990|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       66|  640|   59208|  91730|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|  290|      55|    172|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                 |            Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_13_1_fu_818   |dft_Pipeline_VITIS_LOOP_13_1  |       64|  640|  55203|  91106|    0|
    |grp_dft_Pipeline_VITIS_LOOP_28_3_fu_1016  |dft_Pipeline_VITIS_LOOP_28_3  |        0|    0|     15|     66|    0|
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |Total                                     |                              |       64|  640|  55218|  91172|    0|
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |temp_imag_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|    64|   64|     2|         2048|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  106|         21|    1|         21|
    |imag_sample_address0        |    9|          2|    5|         10|
    |imag_sample_address0_local  |   81|         17|    5|         85|
    |imag_sample_address1_local  |   81|         17|    5|         85|
    |imag_sample_ce0             |    9|          2|    1|          2|
    |imag_sample_we0             |    9|          2|    1|          2|
    |real_sample_address0        |    9|          2|    5|         10|
    |real_sample_address0_local  |   81|         17|    5|         85|
    |real_sample_address1_local  |   81|         17|    5|         85|
    |real_sample_ce0             |    9|          2|    1|          2|
    |real_sample_we0             |    9|          2|    1|          2|
    |temp_imag_address0          |   14|          3|    5|         15|
    |temp_imag_ce0               |   14|          3|    1|          3|
    |temp_imag_we0               |    9|          2|    1|          2|
    |temp_real_address0          |   14|          3|    5|         15|
    |temp_real_ce0               |   14|          3|    1|          3|
    |temp_real_we0               |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  558|        117|   49|        429|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  20|   0|   20|          0|
    |empty_100_reg_2061                                     |  32|   0|   32|          0|
    |empty_101_reg_2066                                     |  32|   0|   32|          0|
    |empty_102_reg_2071                                     |  32|   0|   32|          0|
    |empty_103_reg_2076                                     |  32|   0|   32|          0|
    |empty_104_reg_2081                                     |  32|   0|   32|          0|
    |empty_105_reg_2086                                     |  32|   0|   32|          0|
    |empty_106_reg_2091                                     |  32|   0|   32|          0|
    |empty_107_reg_2096                                     |  32|   0|   32|          0|
    |empty_108_reg_2101                                     |  32|   0|   32|          0|
    |empty_109_reg_2106                                     |  32|   0|   32|          0|
    |empty_110_reg_2111                                     |  32|   0|   32|          0|
    |empty_111_reg_2116                                     |  32|   0|   32|          0|
    |empty_112_reg_2121                                     |  32|   0|   32|          0|
    |empty_113_reg_2126                                     |  32|   0|   32|          0|
    |empty_114_reg_2131                                     |  32|   0|   32|          0|
    |empty_115_reg_2136                                     |  32|   0|   32|          0|
    |empty_116_reg_2141                                     |  32|   0|   32|          0|
    |empty_117_reg_2146                                     |  32|   0|   32|          0|
    |empty_118_reg_2151                                     |  32|   0|   32|          0|
    |empty_119_reg_2156                                     |  32|   0|   32|          0|
    |empty_120_reg_2161                                     |  32|   0|   32|          0|
    |empty_121_reg_2166                                     |  32|   0|   32|          0|
    |empty_122_reg_2171                                     |  32|   0|   32|          0|
    |empty_123_reg_2176                                     |  32|   0|   32|          0|
    |empty_124_reg_2181                                     |  32|   0|   32|          0|
    |empty_125_reg_2186                                     |  32|   0|   32|          0|
    |empty_126_reg_2191                                     |  32|   0|   32|          0|
    |empty_127_reg_2196                                     |  32|   0|   32|          0|
    |empty_128_reg_2201                                     |  32|   0|   32|          0|
    |empty_129_reg_2206                                     |  32|   0|   32|          0|
    |empty_130_reg_2211                                     |  32|   0|   32|          0|
    |empty_131_reg_2216                                     |  32|   0|   32|          0|
    |empty_132_reg_2221                                     |  32|   0|   32|          0|
    |empty_70_reg_1911                                      |  32|   0|   32|          0|
    |empty_71_reg_1916                                      |  32|   0|   32|          0|
    |empty_72_reg_1921                                      |  32|   0|   32|          0|
    |empty_73_reg_1926                                      |  32|   0|   32|          0|
    |empty_74_reg_1931                                      |  32|   0|   32|          0|
    |empty_75_reg_1936                                      |  32|   0|   32|          0|
    |empty_76_reg_1941                                      |  32|   0|   32|          0|
    |empty_77_reg_1946                                      |  32|   0|   32|          0|
    |empty_78_reg_1951                                      |  32|   0|   32|          0|
    |empty_79_reg_1956                                      |  32|   0|   32|          0|
    |empty_80_reg_1961                                      |  32|   0|   32|          0|
    |empty_81_reg_1966                                      |  32|   0|   32|          0|
    |empty_82_reg_1971                                      |  32|   0|   32|          0|
    |empty_83_reg_1976                                      |  32|   0|   32|          0|
    |empty_84_reg_1981                                      |  32|   0|   32|          0|
    |empty_85_reg_1986                                      |  32|   0|   32|          0|
    |empty_86_reg_1991                                      |  32|   0|   32|          0|
    |empty_87_reg_1996                                      |  32|   0|   32|          0|
    |empty_88_reg_2001                                      |  32|   0|   32|          0|
    |empty_89_reg_2006                                      |  32|   0|   32|          0|
    |empty_90_reg_2011                                      |  32|   0|   32|          0|
    |empty_91_reg_2016                                      |  32|   0|   32|          0|
    |empty_92_reg_2021                                      |  32|   0|   32|          0|
    |empty_93_reg_2026                                      |  32|   0|   32|          0|
    |empty_94_reg_2031                                      |  32|   0|   32|          0|
    |empty_95_reg_2036                                      |  32|   0|   32|          0|
    |empty_96_reg_2041                                      |  32|   0|   32|          0|
    |empty_97_reg_2046                                      |  32|   0|   32|          0|
    |empty_98_reg_2051                                      |  32|   0|   32|          0|
    |empty_99_reg_2056                                      |  32|   0|   32|          0|
    |empty_reg_1906                                         |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_13_1_fu_818_ap_start_reg   |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_28_3_fu_1016_ap_start_reg  |   1|   0|    1|          0|
    |imag_sample_load_10_reg_1511                           |  32|   0|   32|          0|
    |imag_sample_load_11_reg_1521                           |  32|   0|   32|          0|
    |imag_sample_load_12_reg_1551                           |  32|   0|   32|          0|
    |imag_sample_load_13_reg_1561                           |  32|   0|   32|          0|
    |imag_sample_load_14_reg_1591                           |  32|   0|   32|          0|
    |imag_sample_load_15_reg_1601                           |  32|   0|   32|          0|
    |imag_sample_load_16_reg_1631                           |  32|   0|   32|          0|
    |imag_sample_load_17_reg_1641                           |  32|   0|   32|          0|
    |imag_sample_load_18_reg_1671                           |  32|   0|   32|          0|
    |imag_sample_load_19_reg_1681                           |  32|   0|   32|          0|
    |imag_sample_load_1_reg_1321                            |  32|   0|   32|          0|
    |imag_sample_load_20_reg_1711                           |  32|   0|   32|          0|
    |imag_sample_load_21_reg_1721                           |  32|   0|   32|          0|
    |imag_sample_load_22_reg_1751                           |  32|   0|   32|          0|
    |imag_sample_load_23_reg_1761                           |  32|   0|   32|          0|
    |imag_sample_load_24_reg_1791                           |  32|   0|   32|          0|
    |imag_sample_load_25_reg_1801                           |  32|   0|   32|          0|
    |imag_sample_load_26_reg_1831                           |  32|   0|   32|          0|
    |imag_sample_load_27_reg_1841                           |  32|   0|   32|          0|
    |imag_sample_load_28_reg_1871                           |  32|   0|   32|          0|
    |imag_sample_load_29_reg_1881                           |  32|   0|   32|          0|
    |imag_sample_load_2_reg_1351                            |  32|   0|   32|          0|
    |imag_sample_load_3_reg_1361                            |  32|   0|   32|          0|
    |imag_sample_load_4_reg_1391                            |  32|   0|   32|          0|
    |imag_sample_load_5_reg_1401                            |  32|   0|   32|          0|
    |imag_sample_load_6_reg_1431                            |  32|   0|   32|          0|
    |imag_sample_load_7_reg_1441                            |  32|   0|   32|          0|
    |imag_sample_load_8_reg_1471                            |  32|   0|   32|          0|
    |imag_sample_load_9_reg_1481                            |  32|   0|   32|          0|
    |imag_sample_load_reg_1311                              |  32|   0|   32|          0|
    |real_sample_load_10_reg_1506                           |  32|   0|   32|          0|
    |real_sample_load_11_reg_1516                           |  32|   0|   32|          0|
    |real_sample_load_12_reg_1546                           |  32|   0|   32|          0|
    |real_sample_load_13_reg_1556                           |  32|   0|   32|          0|
    |real_sample_load_14_reg_1586                           |  32|   0|   32|          0|
    |real_sample_load_15_reg_1596                           |  32|   0|   32|          0|
    |real_sample_load_16_reg_1626                           |  32|   0|   32|          0|
    |real_sample_load_17_reg_1636                           |  32|   0|   32|          0|
    |real_sample_load_18_reg_1666                           |  32|   0|   32|          0|
    |real_sample_load_19_reg_1676                           |  32|   0|   32|          0|
    |real_sample_load_1_reg_1316                            |  32|   0|   32|          0|
    |real_sample_load_20_reg_1706                           |  32|   0|   32|          0|
    |real_sample_load_21_reg_1716                           |  32|   0|   32|          0|
    |real_sample_load_22_reg_1746                           |  32|   0|   32|          0|
    |real_sample_load_23_reg_1756                           |  32|   0|   32|          0|
    |real_sample_load_24_reg_1786                           |  32|   0|   32|          0|
    |real_sample_load_25_reg_1796                           |  32|   0|   32|          0|
    |real_sample_load_26_reg_1826                           |  32|   0|   32|          0|
    |real_sample_load_27_reg_1836                           |  32|   0|   32|          0|
    |real_sample_load_28_reg_1866                           |  32|   0|   32|          0|
    |real_sample_load_29_reg_1876                           |  32|   0|   32|          0|
    |real_sample_load_2_reg_1346                            |  32|   0|   32|          0|
    |real_sample_load_3_reg_1356                            |  32|   0|   32|          0|
    |real_sample_load_4_reg_1386                            |  32|   0|   32|          0|
    |real_sample_load_5_reg_1396                            |  32|   0|   32|          0|
    |real_sample_load_6_reg_1426                            |  32|   0|   32|          0|
    |real_sample_load_7_reg_1436                            |  32|   0|   32|          0|
    |real_sample_load_8_reg_1466                            |  32|   0|   32|          0|
    |real_sample_load_9_reg_1476                            |  32|   0|   32|          0|
    |real_sample_load_reg_1306                              |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |3990|   0| 3990|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_address1  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce1       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q1        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

