Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:39:00 -0000
Received: from icoremail.net (unknown [209.85.215.172])
	by mail-app4 (Coremail) with SMTP id cS_KCgDnX__+8PNbk0zfAQ--.57630S3;
	Tue, 20 Nov 2018 19:33:18 +0800 (CST)
Received: from mail-pg1-f172.google.com (unknown [209.85.215.172])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBX0Ez98PNbeNxdAA--.2070S3;
	Tue, 20 Nov 2018 19:33:17 +0800 (CST)
Received: by mail-pg1-f172.google.com with SMTP id 80so789339pge.4
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 03:33:17 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:subject:to:cc
         :references:from:message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:sender:precedence
         :list-id;
        bh=uhw1sUpgQSTG0IBqcQMsPrfFM1/Orv0BAbIhIkfvVAY=;
        b=hgiQBMAvy1zTmG77ocGx1yArDkE5BNI9+rHU8uhz5Ru9sAZlsXcqfsfP7/xGpSl7BS
         TDJpFXW2sO3KtCKOuyvb3zcKv5kWqSddH1PXbYVp/OMmncIBMgOMeSjptCbmiRZBoUZd
         spSDBMYIKDugYu8zCSMGjDKqedBkKpSOz7U0VHZ0XtjNA5Yii8vT+HjMXJINSzj/cae4
         JDz7id3ZkzRqevyb59hjf1V/h2gJUPjfgKwrUXKXLCPjIXR2rGrXDfbjVaizNz0yjEnH
         AaUmxC6BseiVlUKLX7IT+lrxTgrtz1g64sJe6q9O+dU5lfrMWa7OhDMOXT5draPivjVd
         JyLw==
X-Gm-Message-State: AGRZ1gIM7Rv9YuimjWuUYMKRDuNLy1jU0R3XuRbzFL1+oR9xLWdFQNkc
	qIkMTifaxnMSJxAvI7niDbHXlCsrkYySlF8jCG4F/7AGib38+/4=
X-Received: by 2002:aa7:8497:: with SMTP id u23mr1781992pfn.220.1542713596834;
        Tue, 20 Nov 2018 03:33:16 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp483841pju;
        Tue, 20 Nov 2018 03:33:15 -0800 (PST)
X-Google-Smtp-Source: AJdET5evNPxYt1Lr+tpnva1yKLHZBMv2GSxaDGiiXdJ9uIoeXx0F3qsikcP0uBGmh9trV5JIlT+u
X-Received: by 2002:a62:b24a:: with SMTP id x71mr1861411pfe.148.1542713595765;
        Tue, 20 Nov 2018 03:33:15 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542713595; cv=none;
        d=google.com; s=arc-20160816;
        b=h8u8d+TAwSa4eBHlz5psWzWEmxeUqnONYb8BZTNZzaVIsbdveqjV2O8lhPZqHtyPGM
         UMvLgs+qhuUSw6n0msC0nYi+1mHQHPYhm6rtH1ypwqf61VEyhuldua3lkw9MsWzMEJCO
         1bQwoxs457WaM3gLJTFEWX0coBcHpEFSAuD7bitsvPfqNfIurS5adQozV2CSJ2JrjZni
         sX4OcgsL6XHM/jtEaC31dRf1Bw1YtfCyg6MSWh/CP9Fn/cPhOTU5oumaRxyTwRZ1ZNpE
         aGVoLKJywcFh1ol7sgA9o2DBLb0Z07pV9zRpjlbUG3Hq3ZapaawHpAatMqTzl/MAT7b2
         /twg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dkim-signature;
        bh=uhw1sUpgQSTG0IBqcQMsPrfFM1/Orv0BAbIhIkfvVAY=;
        b=hMUp80H60AlKhKxGLvvMfUNaeKdCIA1xKAIkikGWa3eUdD2NQMuKgwdSUNOUK0T3Wr
         vGHWcQvetIXnn8ZUfelEohSEgnsXfFzCdpSymTh9Jzw121SMKlgP0uSq+aVxSwRbcFXI
         FqJF9NKEXXqBfjxBEPiFGS8cFtIACfeD7XMw6a3s2oLRfPKTbH4ehzxTxHnkWfcfFOzK
         kj6FdBlj7CtuMuKg5kTviMmckOdcyHVHkmoEJQkK3pw6JSXdhIfTIY6liUaN44NCOqLU
         jmJrqndJJNaccerNbUa4IemJ5w/+hp1FcCThCFVcCZMu5tkwmWBVIl8wGjbIdzPU1P89
         rGhw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=scRpg9ao;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id h10-v6si32581239plt.44.2018.11.20.03.33.01;
        Tue, 20 Nov 2018 03:33:15 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729301AbeKTWAz (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Tue, 20 Nov 2018 17:00:55 -0500
Received: from mail-lf1-f68.google.com ([209.85.167.68]:40839 "EHLO
        mail-lf1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1729108AbeKTWAy (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 17:00:54 -0500
Received: by mail-lf1-f68.google.com with SMTP id v5so1078254lfe.7;
        Tue, 20 Nov 2018 03:32:12 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=uhw1sUpgQSTG0IBqcQMsPrfFM1/Orv0BAbIhIkfvVAY=;
        b=scRpg9aow4DT0etuX/g3W3/sg6UCx1wyfEAIO0B9bOvryxJ7HLqbRoOOcjeOXtZ/r5
         bKn2We2H7CusPGp7cQa/DClw1vu4BrdP2AZqK653Fw4aRX+OLEwpO5qExt+R6jNhkn5K
         MwAElfeEZQa7iW2m5j5f3yugLjp6UpGIXjWJfYk4qIieQ7XBsXVYLIPGOmsmuUPaNbD3
         zL5/XDLAqAZAKBaeBE6F417zWKPQCjk8IghgL077AdgHg9fUWpkiBnbQ8FkJapBX8/1j
         3RDh8vSCgzUcuHgV9vEXqtD7WGCmngv4F3gPVK0ca7f0MHk2FTrr1Ldg871VwVbdxZaJ
         Csag==
X-Received: by 2002:a19:4bc9:: with SMTP id y192mr916681lfa.49.1542713531364;
        Tue, 20 Nov 2018 03:32:11 -0800 (PST)
Received: from [192.168.2.145] (ppp91-76-171-181.pppoe.mtu-net.ru. [91.76.171.181])
        by smtp.googlemail.com with ESMTPSA id s8-v6sm5092481ljh.14.2018.11.20.03.32.10
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Tue, 20 Nov 2018 03:32:10 -0800 (PST)
Subject: Re: [PATCH v1 4/4] ARM: tegra: Clear EMC interrupts on resume from
 LP1 on Tegra30+
To: Jon Hunter <jonathanh@nvidia.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
Cc: linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20180830185404.7224-1-digetx@gmail.com>
 <20180830185404.7224-5-digetx@gmail.com>
 <9c085248-41df-c8be-294d-6bf8b95c1085@nvidia.com>
 <60898d23-63a1-caf5-8fd4-2bbd7bb6aaab@gmail.com>
 <d60c4888-c95a-4ec5-ba0d-992970089449@nvidia.com>
From: Dmitry Osipenko <digetx@gmail.com>
Message-ID: <0f4dfa92-e534-4ea5-cdad-1a68465384e5@gmail.com>
Date: Tue, 20 Nov 2018 14:32:09 +0300
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <d60c4888-c95a-4ec5-ba0d-992970089449@nvidia.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBX0Ez98PNbeNxdAA--.2070S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCF4fJFW5Gw47JFW7Zr4Dtwb_yoW5Cry8pF
	W8Ca4jkr4DJr43Jw1IqFn8AFyYy3y3Jr1a934vg34UZw4qqryxWr1UKFW5uFykWrWkA3y0
	vrWrta43Wa4qv3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUm2b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r4kMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY0x0EwI
	xGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8
	JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1V
	AFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVF
	xhVjvjDU0xZFpf9x07bd73kUUUUU=

On 20.11.2018 13:27, Jon Hunter wrote:
> 
> On 19/11/2018 22:35, Dmitry Osipenko wrote:
>> On 20.11.2018 1:00, Jon Hunter wrote:
>>>
>>> On 30/08/2018 19:54, Dmitry Osipenko wrote:
>>>> Two interrupts are raised on resume from LP1 on Tegra30+: first is the
>>>> clock change completed interrupt which is set after updating timing
>>>> configuration, second is DLL alarm interrupt which is set when DLL
>>>> starts re-calibration after being reset. Clear these two interrupts
>>>> in the end of exiting from the self-refresh mode for consistency, that
>>>> will also allow to not receive spurious interrupts in the EMC driver
>>>> after resume from suspend.
>>>>
>>>> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
>>>> ---
>>>>  arch/arm/mach-tegra/sleep-tegra30.S | 7 +++++++
>>>>  1 file changed, 7 insertions(+)
>>>>
>>>> diff --git a/arch/arm/mach-tegra/sleep-tegra30.S b/arch/arm/mach-tegra/sleep-tegra30.S
>>>> index 828f6c37afde..78c6e9fb56e7 100644
>>>> --- a/arch/arm/mach-tegra/sleep-tegra30.S
>>>> +++ b/arch/arm/mach-tegra/sleep-tegra30.S
>>>> @@ -26,6 +26,7 @@
>>>>  #include "irammap.h"
>>>>  #include "sleep.h"
>>>>  
>>>> +#define EMC_INTSTATUS			0x0
>>>>  #define EMC_CFG				0xc
>>>>  #define EMC_ADR_CFG			0x10
>>>>  #define EMC_TIMING_CONTROL		0x28
>>>> @@ -44,6 +45,9 @@
>>>>  #define EMC_XM2VTTGENPADCTRL		0x310
>>>>  #define EMC_XM2VTTGENPADCTRL2		0x314
>>>>  
>>>> +#define EMC_CLKCHANGE_COMPLETE_INT	(1 << 4)
>>>> +#define EMC_DLL_ALARM_INT		(1 << 7)
>>>> +
>>>>  #define MC_EMEM_ARB_CFG			0x90
>>>>  
>>>>  #define PMC_CTRL			0x0
>>>> @@ -539,6 +543,9 @@ zcal_done:
>>>>  
>>>>  	emc_timing_update r1, r0
>>>>  
>>>> +	mov	r1, #(EMC_CLKCHANGE_COMPLETE_INT | EMC_DLL_ALARM_INT)
>>>> +	str	r1, [r0, #EMC_INTSTATUS]	@ clear interrupts
>>>> +
>>>>  	/* Tegra114 had dual EMC channel, now config the other one */
>>>>  	cmp	r10, #TEGRA114
>>>>  	bne	__no_dual_emc_chanl
>>>>
>>>
>>> Where are these interrupts enabled? I did not see where they are
>>> enabled. I see that the Tegra24 EMC driver does poll these, but it did
>>> not look like they were enabled. If they are enabled, I wondering if
>>> they should be masked on entering self-refresh?
>>
>> EMC interrupt is not enabled on Tegra124. IIRC, it doesn't use the interrupt at all in the driver. Indeed, T124 EMC driver polls the interrupt status, but it clears the status before starting to poll. Probably I was just thinking about to write T30 EMC driver at that time and to utilize the interrupt.. 
>>
>> Seems it should be okay to drop this patch for now, but maybe then we will have to return to it sometime later. Up to you to decide.
> 
> I would be tempted to drop for now. If you have such a driver maybe the
> driver should mask any interrupts it uses on suspending.

I don't have such driver yet. Masking interrupts on suspend and clearing status on resume within the driver should result in possibility to miss some trouble that happened between "CPU wake"->"EMC driver resuming", but probably that's not too important and unlikely to happen.
