

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 18:38:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       binaria_normal_optimizada_parada
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.881|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1542|    1|  1542|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    3|  1025|         2|          2|          1| 1 ~ 512 |    yes   |
        |- Loop 2  |    6|  1539|         4|          3|          1| 1 ~ 512 |    yes   |
        +----------+-----+------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 3, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 2, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 11 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 11 
7 --> 8 
8 --> 9 10 7 
9 --> 11 
10 --> 9 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str20, [1 x i8]* @p_str21, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str22, [1 x i8]* @p_str23)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 13 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 14 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 15 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %nodo_V_read, 1" [cam_simple/cam.cpp:25]   --->   Operation 16 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %icmp_ln25, %fatherSearch_read" [cam_simple/cam.cpp:25]   --->   Operation 17 'and' 'and_ln25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %1, label %2" [cam_simple/cam.cpp:25]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%icmp_ln36_1 = icmp ne i2 %relationship_V_read, 0" [cam_simple/cam.cpp:36]   --->   Operation 19 'icmp' 'icmp_ln36_1' <Predicate = (!and_ln25)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader339.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:29]   --->   Operation 20 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:46]   --->   Operation 21 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader339" [cam_simple/cam.cpp:30]   --->   Operation 22 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:26]   --->   Operation 23 'write' <Predicate = (and_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br label %8" [cam_simple/cam.cpp:27]   --->   Operation 24 'br' <Predicate = (and_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%flag_0 = phi i1 [ %flag_4, %hls_label_1_end ], [ false, %.preheader.preheader ]"   --->   Operation 25 'phi' 'flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i_1, %hls_label_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i1_0, i32 10)" [cam_simple/cam.cpp:46]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 256)"   --->   Operation 28 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.loopexit, label %hls_label_1_begin" [cam_simple/cam.cpp:46]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %i1_0 to i10" [cam_simple/cam.cpp:46]   --->   Operation 30 'trunc' 'trunc_ln46' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i11 %i1_0 to i64" [cam_simple/cam.cpp:48]   --->   Operation 31 'zext' 'zext_ln48' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tree_V_addr_2 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln48" [cam_simple/cam.cpp:48]   --->   Operation 32 'getelementptr' 'tree_V_addr_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:48]   --->   Operation 33 'load' 'valor_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln49 = or i10 %trunc_ln46, 1" [cam_simple/cam.cpp:49]   --->   Operation 34 'or' 'or_ln49' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %or_ln49 to i64" [cam_simple/cam.cpp:49]   --->   Operation 35 'zext' 'zext_ln49' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tree_V_addr_3 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln49" [cam_simple/cam.cpp:49]   --->   Operation 36 'getelementptr' 'tree_V_addr_3' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:49]   --->   Operation 37 'load' 'valor2_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.88>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:48]   --->   Operation 38 'load' 'valor_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:49]   --->   Operation 39 'load' 'valor2_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%compare_node_min_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:50]   --->   Operation 40 'partselect' 'compare_node_min_V_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%compare_node_max_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:51]   --->   Operation 41 'partselect' 'compare_node_max_V_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %compare_node_min_V_1, %nodo_V_read" [cam_simple/cam.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln879' <Predicate = (!tmp_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln879, true" [cam_simple/cam.cpp:52]   --->   Operation 43 'xor' 'xor_ln52' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln52 = or i1 %icmp_ln36_1, %xor_ln52" [cam_simple/cam.cpp:52]   --->   Operation 44 'or' 'or_ln52' <Predicate = (!tmp_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br i1 %or_ln52, label %._crit_edge352, label %5" [cam_simple/cam.cpp:52]   --->   Operation 45 'br' <Predicate = (!tmp_3)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:53]   --->   Operation 46 'partselect' 'tmp_V_1' <Predicate = (!tmp_3 & !or_ln52)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %._crit_edge352" [cam_simple/cam.cpp:55]   --->   Operation 47 'br' <Predicate = (!tmp_3 & !or_ln52)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %compare_node_max_V_1, %nodo_V_read" [cam_simple/cam.cpp:56]   --->   Operation 48 'icmp' 'icmp_ln879_1' <Predicate = (!tmp_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln56)   --->   "%xor_ln56 = xor i1 %icmp_ln879_1, true" [cam_simple/cam.cpp:56]   --->   Operation 49 'xor' 'xor_ln56' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56 = or i1 %icmp_ln36_1, %xor_ln56" [cam_simple/cam.cpp:56]   --->   Operation 50 'or' 'or_ln56' <Predicate = (!tmp_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:57]   --->   Operation 51 'partselect' 'tmp_V_3' <Predicate = (!tmp_3 & !or_ln56)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %._crit_edge354" [cam_simple/cam.cpp:59]   --->   Operation 52 'br' <Predicate = (!tmp_3 & !or_ln56)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:53]   --->   Operation 53 'write' <Predicate = (!tmp_3 & !or_ln52)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%flag_2 = phi i1 [ true, %5 ], [ %flag_0, %hls_label_1_begin ]"   --->   Operation 54 'phi' 'flag_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br i1 %or_ln56, label %._crit_edge354, label %6" [cam_simple/cam.cpp:56]   --->   Operation 55 'br' <Predicate = (!tmp_3)> <Delay = 1.76>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%flag_4 = phi i1 [ true, %6 ], [ %flag_2, %._crit_edge352 ]"   --->   Operation 56 'phi' 'flag_4' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln60_1)   --->   "%xor_ln60 = xor i1 %flag_4, true" [cam_simple/cam.cpp:60]   --->   Operation 57 'xor' 'xor_ln60' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln60_1)   --->   "%or_ln60 = or i1 %icmp_ln879, %xor_ln60" [cam_simple/cam.cpp:60]   --->   Operation 58 'or' 'or_ln60' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln60_1 = or i1 %or_ln60, %icmp_ln879_1" [cam_simple/cam.cpp:60]   --->   Operation 59 'or' 'or_ln60_1' <Predicate = (!tmp_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %or_ln60_1, label %hls_label_1_end, label %.loopexit" [cam_simple/cam.cpp:60]   --->   Operation 60 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i1_0, 2" [cam_simple/cam.cpp:46]   --->   Operation 61 'add' 'i_1' <Predicate = (!tmp_3 & or_ln60_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [cam_simple/cam.cpp:46]   --->   Operation 62 'specregionbegin' 'tmp_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:47]   --->   Operation 63 'specpipeline' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_3)" [cam_simple/cam.cpp:57]   --->   Operation 64 'write' <Predicate = (!tmp_3 & !or_ln56)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [cam_simple/cam.cpp:63]   --->   Operation 65 'specregionend' 'empty_8' <Predicate = (!tmp_3 & or_ln60_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:46]   --->   Operation 66 'br' <Predicate = (!tmp_3 & or_ln60_1)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 3.25>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %hls_label_0_end ], [ 0, %.preheader339.preheader ]"   --->   Operation 68 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_0, i32 10)" [cam_simple/cam.cpp:30]   --->   Operation 69 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 256)"   --->   Operation 70 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.loopexit335.loopexit, label %hls_label_0_begin" [cam_simple/cam.cpp:30]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i11 %i_0 to i10" [cam_simple/cam.cpp:30]   --->   Operation 72 'trunc' 'trunc_ln30' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i11 %i_0 to i64" [cam_simple/cam.cpp:32]   --->   Operation 73 'zext' 'zext_ln32' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln32" [cam_simple/cam.cpp:32]   --->   Operation 74 'getelementptr' 'tree_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:32]   --->   Operation 75 'load' 'valor_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln33 = or i10 %trunc_ln30, 1" [cam_simple/cam.cpp:33]   --->   Operation 76 'or' 'or_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %or_ln33 to i64" [cam_simple/cam.cpp:33]   --->   Operation 77 'zext' 'zext_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln33" [cam_simple/cam.cpp:33]   --->   Operation 78 'getelementptr' 'tree_V_addr_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:33]   --->   Operation 79 'load' 'valor2_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 8 <SV = 2> <Delay = 6.11>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cam_simple/cam.cpp:30]   --->   Operation 80 'specregionbegin' 'tmp' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:31]   --->   Operation 81 'specpipeline' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 82 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:32]   --->   Operation 82 'load' 'valor_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:33]   --->   Operation 83 'load' 'valor2_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%compare_node_min_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:34]   --->   Operation 84 'partselect' 'compare_node_min_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%compare_node_max_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 2, i32 12)" [cam_simple/cam.cpp:35]   --->   Operation 85 'partselect' 'compare_node_max_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.88ns)   --->   "%icmp_ln36 = icmp ne i11 %compare_node_min_V, %nodo_V_read" [cam_simple/cam.cpp:36]   --->   Operation 86 'icmp' 'icmp_ln36' <Predicate = (!tmp_2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %icmp_ln36, %icmp_ln36_1" [cam_simple/cam.cpp:36]   --->   Operation 87 'or' 'or_ln36' <Predicate = (!tmp_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %or_ln36, label %._crit_edge, label %3" [cam_simple/cam.cpp:36]   --->   Operation 88 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.88ns)   --->   "%icmp_ln40 = icmp ne i11 %compare_node_max_V, %nodo_V_read" [cam_simple/cam.cpp:40]   --->   Operation 89 'icmp' 'icmp_ln40' <Predicate = (!tmp_2 & or_ln36)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln40 = or i1 %icmp_ln40, %icmp_ln36_1" [cam_simple/cam.cpp:40]   --->   Operation 90 'or' 'or_ln40' <Predicate = (!tmp_2 & or_ln36)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %or_ln40, label %hls_label_0_end, label %4" [cam_simple/cam.cpp:40]   --->   Operation 91 'br' <Predicate = (!tmp_2 & or_ln36)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [cam_simple/cam.cpp:44]   --->   Operation 92 'specregionend' 'empty_6' <Predicate = (!tmp_2 & or_ln36 & or_ln40)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 2" [cam_simple/cam.cpp:30]   --->   Operation 93 'add' 'i' <Predicate = (!tmp_2 & or_ln36 & or_ln40)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader339" [cam_simple/cam.cpp:30]   --->   Operation 94 'br' <Predicate = (!tmp_2 & or_ln36 & or_ln40)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.63>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 13, i32 23)" [cam_simple/cam.cpp:41]   --->   Operation 95 'partselect' 'tmp_V_2' <Predicate = (!tmp_2 & or_ln36)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [cam_simple/cam.cpp:41]   --->   Operation 96 'write' <Predicate = (!tmp_2 & or_ln36)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %.loopexit335" [cam_simple/cam.cpp:42]   --->   Operation 97 'br' <Predicate = (!tmp_2 & or_ln36)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:37]   --->   Operation 98 'partselect' 'tmp_V' <Predicate = (!tmp_2 & !or_ln36)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:37]   --->   Operation 99 'write' <Predicate = (!tmp_2 & !or_ln36)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit335" [cam_simple/cam.cpp:38]   --->   Operation 100 'br' <Predicate = (!tmp_2 & !or_ln36)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br label %7" [cam_simple/cam.cpp:45]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br label %.loopexit335"   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 3.63>
ST_11 : Operation 103 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:65]   --->   Operation 103 'write' <Predicate = (!and_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br label %8" [cam_simple/cam.cpp:66]   --->   Operation 104 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:66]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 000000000000]
fatherSearch_read    (read             ) [ 011111011000]
relationship_V_read  (read             ) [ 000000000000]
nodo_V_read          (read             ) [ 001111011000]
icmp_ln25            (icmp             ) [ 000000000000]
and_ln25             (and              ) [ 011111111111]
br_ln25              (br               ) [ 000000000000]
icmp_ln36_1          (icmp             ) [ 001111011000]
br_ln29              (br               ) [ 000000000000]
br_ln46              (br               ) [ 011111000000]
br_ln30              (br               ) [ 010000011000]
write_ln26           (write            ) [ 000000000000]
br_ln27              (br               ) [ 000000000000]
flag_0               (phi              ) [ 001110000000]
i1_0                 (phi              ) [ 001110000000]
tmp_3                (bitselect        ) [ 001111000000]
empty_7              (speclooptripcount) [ 000000000000]
br_ln46              (br               ) [ 000000000000]
trunc_ln46           (trunc            ) [ 000000000000]
zext_ln48            (zext             ) [ 000000000000]
tree_V_addr_2        (getelementptr    ) [ 000100000000]
or_ln49              (or               ) [ 000000000000]
zext_ln49            (zext             ) [ 000000000000]
tree_V_addr_3        (getelementptr    ) [ 000100000000]
valor_V_1            (load             ) [ 000000000000]
valor2_V_1           (load             ) [ 000000000000]
compare_node_min_V_1 (partselect       ) [ 000000000000]
compare_node_max_V_1 (partselect       ) [ 000000000000]
icmp_ln879           (icmp             ) [ 000010000000]
xor_ln52             (xor              ) [ 000000000000]
or_ln52              (or               ) [ 001111000000]
br_ln52              (br               ) [ 001111000000]
tmp_V_1              (partselect       ) [ 000010000000]
br_ln55              (br               ) [ 001111000000]
icmp_ln879_1         (icmp             ) [ 000010000000]
xor_ln56             (xor              ) [ 000000000000]
or_ln56              (or               ) [ 001111000000]
tmp_V_3              (partselect       ) [ 001011000000]
br_ln59              (br               ) [ 001111000000]
write_ln53           (write            ) [ 000000000000]
flag_2               (phi              ) [ 000010000000]
br_ln56              (br               ) [ 000000000000]
flag_4               (phi              ) [ 011011000000]
xor_ln60             (xor              ) [ 000000000000]
or_ln60              (or               ) [ 000000000000]
or_ln60_1            (or               ) [ 001111000000]
br_ln60              (br               ) [ 000000000000]
i_1                  (add              ) [ 011001000000]
tmp_1                (specregionbegin  ) [ 000000000000]
specpipeline_ln47    (specpipeline     ) [ 000000000000]
write_ln57           (write            ) [ 000000000000]
empty_8              (specregionend    ) [ 000000000000]
br_ln46              (br               ) [ 011111000000]
br_ln0               (br               ) [ 000000000000]
i_0                  (phi              ) [ 000000011000]
tmp_2                (bitselect        ) [ 000000011110]
empty_5              (speclooptripcount) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
trunc_ln30           (trunc            ) [ 000000000000]
zext_ln32            (zext             ) [ 000000000000]
tree_V_addr          (getelementptr    ) [ 000000001000]
or_ln33              (or               ) [ 000000000000]
zext_ln33            (zext             ) [ 000000000000]
tree_V_addr_1        (getelementptr    ) [ 000000001000]
tmp                  (specregionbegin  ) [ 000000000000]
specpipeline_ln31    (specpipeline     ) [ 000000000000]
valor_V              (load             ) [ 000000000110]
valor2_V             (load             ) [ 000000000110]
compare_node_min_V   (partselect       ) [ 000000000000]
compare_node_max_V   (partselect       ) [ 000000000000]
icmp_ln36            (icmp             ) [ 000000000000]
or_ln36              (or               ) [ 000000011110]
br_ln36              (br               ) [ 000000000000]
icmp_ln40            (icmp             ) [ 000000000000]
or_ln40              (or               ) [ 000000011000]
br_ln40              (br               ) [ 000000000000]
empty_6              (specregionend    ) [ 000000000000]
i                    (add              ) [ 010000011000]
br_ln30              (br               ) [ 010000011000]
tmp_V_2              (partselect       ) [ 000000000000]
write_ln41           (write            ) [ 000000000000]
br_ln42              (br               ) [ 000000000000]
tmp_V                (partselect       ) [ 000000000000]
write_ln37           (write            ) [ 000000000000]
br_ln38              (br               ) [ 000000000000]
br_ln45              (br               ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
write_ln65           (write            ) [ 000000000000]
br_ln66              (br               ) [ 000000000000]
ret_ln66             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="fatherSearch_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="relationship_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="nodo_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/1 write_ln53/4 write_ln57/5 write_ln41/9 write_ln37/9 write_ln65/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tree_V_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="24" slack="0"/>
<pin id="141" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valor_V_1/2 valor2_V_1/2 valor_V/7 valor2_V/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tree_V_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_3/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tree_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tree_V_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="24" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/7 "/>
</bind>
</comp>

<comp id="159" class="1005" name="flag_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="flag_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i1_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="1"/>
<pin id="173" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i1_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="flag_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_2 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="flag_2_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="2"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_2/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="flag_4_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_4 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="flag_4_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_4/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="1"/>
<pin id="211" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="24" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="0" index="3" bw="5" slack="0"/>
<pin id="226" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/3 compare_node_min_V/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="24" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="5" slack="0"/>
<pin id="236" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/3 compare_node_max_V/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln25_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="and_ln25_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln36_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="11" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln46_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln48_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln49_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln49_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="compare_node_min_V_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_min_V_1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="compare_node_max_V_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="24" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_max_V_1/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln879_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="2"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln52_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln52_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln879_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="2"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="xor_ln56_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln56_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="2"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln60_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln60_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln60_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60_1/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="2"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln30_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln32_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln33_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln33_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln36_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="2"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln36_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="2"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln40_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="2"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln40_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="2"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="1"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_V_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="1"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="24" slack="1"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="0" index="3" bw="6" slack="0"/>
<pin id="430" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="435" class="1005" name="fatherSearch_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fatherSearch_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="nodo_V_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="2"/>
<pin id="441" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="and_ln25_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln36_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="2"/>
<pin id="453" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tree_V_addr_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="1"/>
<pin id="465" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tree_V_addr_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="1"/>
<pin id="470" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_ln879_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="478" class="1005" name="or_ln52_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_V_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="1"/>
<pin id="484" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="icmp_ln879_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="or_ln56_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln56 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_V_3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="2"/>
<pin id="498" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="or_ln60_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln60_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="1"/>
<pin id="507" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tree_V_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="1"/>
<pin id="516" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="tree_V_addr_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="1"/>
<pin id="521" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="valor_V_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="24" slack="1"/>
<pin id="526" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="valor_V "/>
</bind>
</comp>

<comp id="529" class="1005" name="valor2_V_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="24" slack="1"/>
<pin id="531" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="valor2_V "/>
</bind>
</comp>

<comp id="534" class="1005" name="or_ln36_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="1"/>
<pin id="543" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="159" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="206"><net_src comp="195" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="187" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="125" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="125" pin="7"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="245"><net_src comp="104" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="92" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="98" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="175" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="175" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="175" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="125" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="64" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="125" pin="7"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="68" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="287" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="297" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="200" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="171" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="74" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="213" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="213" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="213" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="382"><net_src comp="369" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="393"><net_src comp="221" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="231" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="209" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="424"><net_src comp="415" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="68" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="434"><net_src comp="425" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="438"><net_src comp="92" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="104" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="450"><net_src comp="247" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="253" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="462"><net_src comp="259" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="118" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="471"><net_src comp="131" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="476"><net_src comp="307" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="481"><net_src comp="318" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="221" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="490"><net_src comp="323" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="495"><net_src comp="334" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="231" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="504"><net_src comp="350" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="355" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="513"><net_src comp="361" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="143" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="522"><net_src comp="151" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="527"><net_src comp="125" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="532"><net_src comp="125" pin="7"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="537"><net_src comp="394" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="409" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {1 4 5 9 11 }
 - Input state : 
	Port: busqueda_cam : tree_V | {2 3 7 8 }
	Port: busqueda_cam : nodo_V | {1 }
	Port: busqueda_cam : relationship_V | {1 }
	Port: busqueda_cam : fatherSearch | {1 }
  - Chain level:
	State 1
		and_ln25 : 1
		br_ln25 : 1
	State 2
		tmp_3 : 1
		br_ln46 : 2
		trunc_ln46 : 1
		zext_ln48 : 1
		tree_V_addr_2 : 2
		valor_V_1 : 3
		or_ln49 : 2
		zext_ln49 : 2
		tree_V_addr_3 : 3
		valor2_V_1 : 4
	State 3
		compare_node_min_V_1 : 1
		compare_node_max_V_1 : 1
		icmp_ln879 : 2
		xor_ln52 : 3
		or_ln52 : 3
		br_ln52 : 3
		tmp_V_1 : 1
		icmp_ln879_1 : 2
		xor_ln56 : 3
		or_ln56 : 3
		tmp_V_3 : 1
	State 4
		flag_4 : 1
		xor_ln60 : 2
		or_ln60 : 2
		or_ln60_1 : 2
		br_ln60 : 2
	State 5
		empty_8 : 1
	State 6
	State 7
		tmp_2 : 1
		br_ln30 : 2
		trunc_ln30 : 1
		zext_ln32 : 1
		tree_V_addr : 2
		valor_V : 3
		or_ln33 : 2
		zext_ln33 : 2
		tree_V_addr_1 : 3
		valor2_V : 4
	State 8
		compare_node_min_V : 1
		compare_node_max_V : 1
		icmp_ln36 : 2
		or_ln36 : 3
		br_ln36 : 3
		icmp_ln40 : 2
		or_ln40 : 3
		br_ln40 : 3
		empty_6 : 1
	State 9
		write_ln41 : 1
		write_ln37 : 1
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln25_fu_241        |    0    |    13   |
|          |       icmp_ln36_1_fu_253       |    0    |    8    |
|   icmp   |        icmp_ln879_fu_307       |    0    |    13   |
|          |       icmp_ln879_1_fu_323      |    0    |    13   |
|          |        icmp_ln36_fu_389        |    0    |    13   |
|          |        icmp_ln40_fu_399        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_355           |    0    |    13   |
|          |            i_fu_409            |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |         or_ln49_fu_276         |    0    |    0    |
|          |         or_ln52_fu_318         |    0    |    2    |
|          |         or_ln56_fu_334         |    0    |    2    |
|    or    |         or_ln60_fu_345         |    0    |    2    |
|          |        or_ln60_1_fu_350        |    0    |    2    |
|          |         or_ln33_fu_378         |    0    |    0    |
|          |         or_ln36_fu_394         |    0    |    2    |
|          |         or_ln40_fu_404         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         xor_ln52_fu_312        |    0    |    2    |
|    xor   |         xor_ln56_fu_328        |    0    |    2    |
|          |         xor_ln60_fu_339        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln25_fu_247        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_92  |    0    |    0    |
|   read   | relationship_V_read_read_fu_98 |    0    |    0    |
|          |     nodo_V_read_read_fu_104    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |        grp_write_fu_110        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_221           |    0    |    0    |
|          |           grp_fu_231           |    0    |    0    |
|partselect|   compare_node_min_V_1_fu_287  |    0    |    0    |
|          |   compare_node_max_V_1_fu_297  |    0    |    0    |
|          |         tmp_V_2_fu_415         |    0    |    0    |
|          |          tmp_V_fu_425          |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_3_fu_259          |    0    |    0    |
|          |          tmp_2_fu_361          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln46_fu_267       |    0    |    0    |
|          |        trunc_ln30_fu_369       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln48_fu_271        |    0    |    0    |
|   zext   |        zext_ln49_fu_282        |    0    |    0    |
|          |        zext_ln32_fu_373        |    0    |    0    |
|          |        zext_ln33_fu_384        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   119   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     and_ln25_reg_447    |    1   |
|fatherSearch_read_reg_435|    1   |
|      flag_0_reg_159     |    1   |
|      flag_2_reg_183     |    1   |
|      flag_4_reg_195     |    1   |
|       i1_0_reg_171      |   11   |
|       i_0_reg_209       |   11   |
|       i_1_reg_505       |   11   |
|        i_reg_541        |   11   |
|   icmp_ln36_1_reg_451   |    1   |
|   icmp_ln879_1_reg_487  |    1   |
|    icmp_ln879_reg_473   |    1   |
|   nodo_V_read_reg_439   |   11   |
|     or_ln36_reg_534     |    1   |
|     or_ln52_reg_478     |    1   |
|     or_ln56_reg_492     |    1   |
|    or_ln60_1_reg_501    |    1   |
|      tmp_2_reg_510      |    1   |
|      tmp_3_reg_459      |    1   |
|     tmp_V_1_reg_482     |   11   |
|     tmp_V_3_reg_496     |   11   |
|  tree_V_addr_1_reg_519  |   10   |
|  tree_V_addr_2_reg_463  |   10   |
|  tree_V_addr_3_reg_468  |   10   |
|   tree_V_addr_reg_514   |   10   |
|     valor2_V_reg_529    |   24   |
|     valor_V_reg_524     |   24   |
+-------------------------+--------+
|          Total          |   179  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_110 |  p2  |   5  |  11  |   55   ||    27   |
| grp_access_fu_125 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_125 |  p2  |   4  |   0  |    0   ||    21   |
|   flag_0_reg_159  |  p0  |   2  |   1  |    2   ||    9    |
|    i1_0_reg_171   |  p0  |   2  |  11  |   22   ||    9    |
|   flag_4_reg_195  |  p0  |   2  |   1  |    2   ||    9    |
|    i_0_reg_209    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   143  || 12.7033 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   105  |
|  Register |    -   |   179  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   179  |   224  |
+-----------+--------+--------+--------+
