Release 14.1 Drc P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Mar  5 10:52:47 2024

drc -z top.ncd top.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net Inst_vytah/led_mux0009<0>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
