Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 17 10:24:38 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex4_wrapper_timing_summary_routed.rpt -rpx ex4_wrapper_timing_summary_routed.rpx
| Design       : ex4_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.352        0.000                      0                   84        0.148        0.000                      0                   84        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.352        0.000                      0                   84        0.148        0.000                      0                   84        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.539ns (22.786%)  route 1.826ns (77.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/Q
                         net (fo=4, routed)           0.641     5.239    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c[1]
    SLICE_X85Y95         LUT6 (Prop_lut6_I1_O)        0.097     5.336 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_2/O
                         net (fo=1, routed)           0.588     5.924    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_2_n_0
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.101     6.025 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=2, routed)           0.598     6.623    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X86Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y96         FDRE (Setup_fdre_C_D)       -0.206    13.975    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.603ns (25.927%)  route 1.723ns (74.073%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=31, routed)          0.776     5.427    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y97         LUT6 (Prop_lut6_I4_O)        0.097     5.524 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_2/O
                         net (fo=1, routed)           0.403     5.927    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_2_n_0
    SLICE_X86Y98         LUT2 (Prop_lut2_I0_O)        0.113     6.040 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_1/O
                         net (fo=2, routed)           0.543     6.583    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_1_n_0
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X89Y95         FDRE (Setup_fdre_C_D)       -0.172    14.009    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.741ns (33.182%)  route 1.492ns (66.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.461     6.491    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.741ns (33.182%)  route 1.492ns (66.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.461     6.491    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD2_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.741ns (33.182%)  route 1.492ns (66.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.461     6.491    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.741ns (33.182%)  route 1.492ns (66.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.461     6.491    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.741ns (33.200%)  route 1.491ns (66.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.459     6.489    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.741ns (33.200%)  route 1.491ns (66.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.459     6.489    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.741ns (33.200%)  route 1.491ns (66.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.459     6.489    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.741ns (34.284%)  route 1.420ns (65.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.327     4.258    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.393     4.651 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.656     5.307    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.408 f  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.375     5.783    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I0_O)        0.247     6.030 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.389     6.419    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X87Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.225    14.003    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X87Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[2]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.150    14.031    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  7.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.184%)  route 0.095ns (33.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=5, routed)           0.095     1.762    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X84Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X84Y97         FDRE (Hold_fdre_C_D)         0.120     1.659    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.637%)  route 0.126ns (40.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.606     1.525    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/Q
                         net (fo=5, routed)           0.126     1.792    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c[0]
    SLICE_X84Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[1]_i_1/O
                         net (fo=2, routed)           0.000     1.837    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[1]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y96         FDRE (Hold_fdre_C_D)         0.120     1.658    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.882%)  route 0.130ns (41.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.606     1.525    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/Q
                         net (fo=5, routed)           0.130     1.796    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c[0]
    SLICE_X84Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[2]_i_1/O
                         net (fo=2, routed)           0.000     1.841    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1[2]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y96         FDRE (Hold_fdre_C_D)         0.121     1.659    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.799%)  route 0.115ns (38.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c_reg[0]/Q
                         net (fo=4, routed)           0.115     1.782    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c[0]
    SLICE_X87Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[2]_i_1/O
                         net (fo=2, routed)           0.000     1.827    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[2]_i_1_n_0
    SLICE_X87Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X87Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.092     1.631    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.799%)  route 0.115ns (38.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c_reg[0]/Q
                         net (fo=4, routed)           0.115     1.782    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_c[0]
    SLICE_X87Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_2/O
                         net (fo=2, routed)           0.000     1.827    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_2_n_0
    SLICE_X87Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X87Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.092     1.631    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.441%)  route 0.145ns (40.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.145     1.835    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT4 (Prop_lut4_I3_O)        0.048     1.883 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c[1]_i_1_n_0
    SLICE_X85Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.107     1.646    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.097%)  route 0.145ns (40.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=30, routed)          0.145     1.835    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X85Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c[0]_i_1_n_0
    SLICE_X85Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y97         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[0]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.091     1.630    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/index_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X88Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.801    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X88Y96         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y96         FDRE (Hold_fdre_C_D)         0.134     1.660    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X88Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.801    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[2]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[0]_i_1_n_5
    SLICE_X88Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X88Y94         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.134     1.660    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.801    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y95         FDRE (Hold_fdre_C_D)         0.134     1.660    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y96    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y96    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y96    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y95    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y96    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y96    ex4_i/FirstBlock_wrapper_0/U0/FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C



