-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:49:16 EST 2021                        

Solution Settings: fir.v7
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69      47         48           65  0          
    Design Total:                      69      47         48           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          7           6 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          7           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          6           6 
    mgc_add(5,0,2,1,6)                     4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           4 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           5 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0           4 
    mgc_and(1,5)                           0.969     0.000      0.969 1.279          0           8 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           5 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(2,2)                           0.709     0.000      0.709 1.279          0           2 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           4 
    mgc_mux(1,1,2)                         0.508     0.000      0.508 1.312          0           1 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           5 
    mgc_mux(16,5,32)                     166.490     0.000    166.490 2.844          7           1 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(16,4)                     20.898     0.000     20.898 1.687          0           1 
    mgc_mux1hot(16,6)                     34.449     0.000     34.449 1.972          0           2 
    mgc_mux1hot(16,9)                     54.776     0.000     54.776 2.258          0           1 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           3 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           9 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           5 
    mgc_nor(1,4)                           0.764     0.000      0.764 1.268          0           6 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           9 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          15 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0          10 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           3 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          7           7 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           9 
    mgc_reg_pos(2,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(384,0,0,1,1,0,0)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(6,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      1944.800     4.000    705.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1671.6          3375.1          1944.8        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1671.6 (100%)   3375.1 (100%)   1944.8 (100%) 
      MUX:              1165.4  (70%)    942.1  (28%)    469.2  (24%) 
      FUNC:              492.0  (29%)   2356.5  (70%)   1396.0  (72%) 
      LOGIC:              14.2   (1%)     76.5   (2%)     79.6   (4%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                  Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse.sva(447:64)        384                            MAC:io_read(coeffs:rsc.@).cse.sva(447:64)             
    MAC-2:mul.itm                                     30         Y           Y      MAC-2:mul.itm                                         
                                                                                    MAC-7:mul.itm                                         
                                                                                    MAC:acc#3.itm                                         
                                                                                    MAC:acc#5.itm                                         
    MAC-3:mul.itm                                     30         Y           Y      MAC-3:mul.itm                                         
                                                                                    MAC:acc#4.itm                                         
                                                                                    MAC:acc#6.itm                                         
    acc(32:3)#1.sva                                   30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#10.itm                                    16         Y           Y      MAC:mux#10.itm                                        
                                                                                    MAC:mux#9.itm                                         
    MAC:mux#11.itm                                    16         Y           Y      MAC:mux#11.itm                                        
    MAC:mux#12.itm                                    16         Y           Y      MAC:mux#12.itm                                        
    MAC:mux#7.itm                                     16         Y           Y      MAC:mux#7.itm                                         
    MAC:mux#8.itm                                     16         Y           Y      MAC:mux#8.itm                                         
                                                                                    MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                   
    MAC:mux.itm                                       16         Y           Y      MAC:mux.itm                                           
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
    MAC:slc(regs:rsci.qa_d)(15-0)#2.itm               16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
    MAC:slc(regs:rsci.qa_d)(31-16).itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    out1:rsci.idat                                    16         Y           Y      out1:rsci.idat                                        
    MAC:i(5:0)#5.sva                                   6         Y           Y      MAC:i(5:0)#5.sva                                      
    MAC-7:acc#2.itm                                    5         Y           Y      MAC-7:acc#2.itm                                       
    regs:acc.itm                                       5         Y           Y      regs:acc.itm                                          
                                                                                    regs:vinit.ndx(4:0).sva                               
                                                                                    rptr(4:0).sva                                         
    wptr(4:0)#1.sva                                    5         Y           Y      wptr(4:0)#1.sva                                       
                                                                                    wptr(4:0)#6.lpi#2.dfm                                 
                                                                                    wptr(4:0)#3.lpi#2.dfm                                 
    wptr(4:0)#4.sva#1                                  5                            wptr(4:0)#4.sva#1                                     
                                                                                    wptr(4:0)#5.lpi#2.dfm                                 
                                                                                    MAC:MAC:or#6.itm                                      
    MAC:i(4:0).sva(1:0)                                2         Y           Y      MAC:i(4:0).sva(1:0)                                   
    MAC:i(4:0).sva(4:3)                                2         Y           Y      MAC:i(4:0).sva(4:3)                                   
    MAC:MAC:nor#11.itm                                 1                            MAC:MAC:nor#11.itm                                    
                                                                                    MAC:MAC:nor#8.itm                                     
    MAC:i(4:0).sva(2)                                  1                            MAC:i(4:0).sva(2)                                     
    reg(out1:rsc.triosy:obj.ld).cse                    1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                                  1                            regs:regs:nor.itm                                     
                                                                                                                                          
    Total:                                           652            259         259 (Total Gating Ratio: 0.40, CG Opt Gating Ratio: 0.40) 
    
  Timing Report
    Critical Path
      Max Delay:  10.632716
      Slack:      -0.6327160000000003
      
      Path                                        Startpoint                      Endpoint                  Delay   Slack   
      ------------------------------------------- ------------------------------- ------------------------- ------- -------
      1                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.6327 -0.6327 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                         0.0000  1.6417  
        fir:core/MAC:MAC:or#5                     mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  2.9096  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  6.0360  
        fir:core/z.out#1                                                                                    0.0000  6.0360  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  7.3039  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.9456  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.9456  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.6327 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.6327 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.6327 
                                                                                                                            
      2                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.6327 -0.6327 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                         0.0000  1.6417  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.9096  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  6.0360  
        fir:core/z.out#1                                                                                    0.0000  6.0360  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  7.3039  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.9456  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.9456  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.6327 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.6327 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.6327 
                                                                                                                            
      3                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.2589 -0.2589 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  6.9301  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.5718  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.5718  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.2589 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.2589 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.2589 
                                                                                                                            
      4                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.2589 -0.2589 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  6.9301  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.5718  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.5718  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.2589 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.2589 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.2589 
                                                                                                                            
      5                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.2589 -0.2589 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  6.9301  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.5718  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.5718  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.2589 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.2589 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.2589 
                                                                                                                            
      6                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.2589 -0.2589 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  6.9301  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.5718  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.5718  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.2589 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.2589 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.2589 
                                                                                                                            
      7                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.2589 -0.2589 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                0.0000  6.9301  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.5718  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.5718  
        fir:core/wptr:mux1h#3                     mgc_mux1hot_5_4                                           1.6872  10.2589 
        fir:core/wptr:mux1h#3.itm                                                                           0.0000  10.2589 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.2589 
                                                                                                                            
      8                                           fir:core/reg(MAC:mux#8)         fir:core/reg(MAC-2:mul)   10.1477 -0.1477 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#8)                   mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#8.itm                                                                              0.0000  0.0000  
        fir:core/MAC:mux#22                       mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#22.itm                                                                             0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#5                                                                                    0.0000  5.9121  
        fir:core/MAC:acc#3                        mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#3.itm                                                                              0.0000  8.4605  
        fir:core/MAC:mux1h#10                     mgc_mux1hot_30_4                                          1.6872  10.1477 
        fir:core/MAC:mux1h#10.itm                                                                           0.0000  10.1477 
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  10.1477 
                                                                                                                            
      9                                           fir:core/reg(MAC:mux#8)         fir:core/reg(MAC-2:mul)   10.1477 -0.1477 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#8)                   mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#8.itm                                                                              0.0000  0.0000  
        fir:core/MAC:mux#22                       mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#22.itm                                                                             0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#5                                                                                    0.0000  5.9121  
        fir:core/MAC:acc#5                        mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#5.itm                                                                              0.0000  8.4605  
        fir:core/MAC:mux1h#10                     mgc_mux1hot_30_4                                          1.6872  10.1477 
        fir:core/MAC:mux1h#10.itm                                                                           0.0000  10.1477 
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  10.1477 
                                                                                                                            
      10                                          fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-2:mul)   10.1477 -0.1477 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst           fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(12)                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(12).itm                                                                    0.0000  0.0000  
        fir:core/MAC:mux#22                       mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#22.itm                                                                             0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#5                                                                                    0.0000  5.9121  
        fir:core/MAC:acc#5                        mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#5.itm                                                                              0.0000  8.4605  
        fir:core/MAC:mux1h#10                     mgc_mux1hot_30_4                                          1.6872  10.1477 
        fir:core/MAC:mux1h#10.itm                                                                           0.0000  10.1477 
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  10.1477 
                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                    Slack (Delay) Messages                
      --------------------------------------------- ------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#5.sva#1)(29-14).itm  4.9031  5.0969                         
      fir:core/reg(regs:acc)                        and.itm                                1.3729  8.6271                         
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                    8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#4.itm                       1.0089  8.9911                         
      fir:core/reg(acc(32:3)#1)                     acc:acc:acc:and.itm                    0.2605  9.7395                         
      fir:core/reg(MAC:i(4:0).sva(4:3))             MAC:i:MAC:i:MAC:i:and#1.itm            8.7210  1.2790                         
      fir:core/reg(MAC:i(4:0).sva(2))               slc(fsm_output)(13)#2.itm             10.0000  0.0000                         
      fir:core/reg(MAC:i(4:0).sva(1:0))             MAC:i:MAC:i:MAC:i:and.itm              8.7210  1.2790                         
      fir:core/reg(wptr(4:0)#4)                     wptr:mux1h#3.itm                      -0.6327 10.6327 (clock period exceeded) 
      fir:core/reg(MAC:i(5:0)#5)                    MAC-4:acc#2.itm                        3.3367  6.6633                         
      fir:core/reg(MAC:mux#7)                       z.out#3                                0.8864  9.1136                         
      fir:core/reg(MAC:mux#8)                       MAC:mux1h#2.itm                        5.4807  4.5193                         
      fir:core/reg(MAC:mux)                         MAC:mux1h#5.itm                        2.1758  7.8242                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))       coeffs:slc(coeffs:rsci.d)(447-64).itm 10.0000  0.0000                         
      fir:core/reg(MAC:MAC:nor#11)                  MAC:mux#10.itm#3                       0.1161  9.8839                         
      fir:core/reg(MAC:mux#10)                      MAC:mux1h#9.itm                        3.5430  6.4570                         
      fir:core/reg(MAC-2:mul)                       MAC:mux1h#10.itm                      -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:mux#11)                      z.out#3                                0.8864  9.1136                         
      fir:core/reg(MAC:mux#12)                      MAC:MAC:mux1h.itm                      1.1490  8.8510                         
      fir:core/reg(MAC-7:acc#2)                     MAC-7:acc#2.itm#3                      3.7305  6.2695                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#2) MAC:MAC:mux.itm                        6.1879  3.8121                         
      fir:core/reg(MAC-3:mul)                       MAC:mux1h#20.itm                       0.0547  9.9453                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))  MAC:slc(regs:rsci.qa_d)(31-16)#4.itm   7.5000  2.5000                         
      fir                                           coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                           out1:rsc.dat                          10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5    11 
    -                   30     6 
    and                          
    -                    5     1 
    -                   30     1 
    -                    2     2 
    -                   16     1 
    -                    1    26 
    mul                          
    -                   30     4 
    mux                          
    -                    5     3 
    -                   30     1 
    -                   16     6 
    -                    1     1 
    mux1h                        
    -                    5     5 
    -                   30     2 
    -                   16     4 
    nor                          
    -                    1    29 
    not                          
    -                    1    15 
    or                           
    -                    5     7 
    -                    1    16 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     4 
    -                  384     1 
    -                   30     3 
    -                    2     2 
    -                   16     9 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
