// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/29/2024 17:12:27"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module russian_core (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk50mhz,
	rstn,
	debug_addressinput,
	debug_datainput,
	debug_addresselect,
	debug_stopclock,
	debug_manualclock,
	debug_addressoutput,
	debug_dataoutput,
	debug_clk);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk50mhz;
input 	rstn;
input 	[15:0] debug_addressinput;
input 	[7:0] debug_datainput;
input 	[1:0] debug_addresselect;
input 	debug_stopclock;
input 	debug_manualclock;
output 	[15:0] debug_addressoutput;
output 	[7:0] debug_dataoutput;
output 	debug_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \debug_addressinput[0]~input_o ;
wire \debug_addressinput[1]~input_o ;
wire \debug_addressinput[2]~input_o ;
wire \debug_addressinput[3]~input_o ;
wire \debug_addressinput[4]~input_o ;
wire \debug_addressinput[5]~input_o ;
wire \debug_addressinput[6]~input_o ;
wire \debug_addressinput[7]~input_o ;
wire \debug_addressinput[8]~input_o ;
wire \debug_addressinput[9]~input_o ;
wire \debug_addressinput[10]~input_o ;
wire \debug_addressinput[11]~input_o ;
wire \debug_addressinput[12]~input_o ;
wire \debug_addressinput[13]~input_o ;
wire \debug_addressinput[14]~input_o ;
wire \debug_addressinput[15]~input_o ;
wire \debug_datainput[0]~input_o ;
wire \debug_datainput[1]~input_o ;
wire \debug_datainput[2]~input_o ;
wire \debug_datainput[3]~input_o ;
wire \debug_datainput[4]~input_o ;
wire \debug_datainput[5]~input_o ;
wire \debug_datainput[6]~input_o ;
wire \debug_datainput[7]~input_o ;
wire \debug_addresselect[1]~input_o ;
wire \clk50mhz~input_o ;
wire \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \rstn~input_o ;
wire \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clkdivider|Add0~89_sumout ;
wire \clkdivider|Add0~2 ;
wire \clkdivider|Add0~37_sumout ;
wire \clkdivider|Add0~38 ;
wire \clkdivider|Add0~97_sumout ;
wire \clkdivider|Add0~98 ;
wire \clkdivider|Add0~33_sumout ;
wire \clkdivider|Add0~34 ;
wire \clkdivider|Add0~29_sumout ;
wire \clkdivider|Add0~30 ;
wire \clkdivider|Add0~25_sumout ;
wire \clkdivider|Add0~26 ;
wire \clkdivider|Add0~21_sumout ;
wire \clkdivider|Add0~22 ;
wire \clkdivider|Add0~17_sumout ;
wire \clkdivider|Equal0~1_combout ;
wire \clkdivider|Add0~18 ;
wire \clkdivider|Add0~9_sumout ;
wire \clkdivider|Add0~10 ;
wire \clkdivider|Add0~61_sumout ;
wire \clkdivider|Add0~62 ;
wire \clkdivider|Add0~57_sumout ;
wire \clkdivider|Add0~58 ;
wire \clkdivider|Add0~53_sumout ;
wire \clkdivider|Add0~54 ;
wire \clkdivider|Add0~49_sumout ;
wire \clkdivider|Add0~50 ;
wire \clkdivider|Add0~45_sumout ;
wire \clkdivider|Add0~46 ;
wire \clkdivider|Add0~41_sumout ;
wire \clkdivider|Equal0~2_combout ;
wire \clkdivider|Equal0~3_combout ;
wire \clkdivider|Add0~42 ;
wire \clkdivider|Add0~109_sumout ;
wire \clkdivider|Add0~110 ;
wire \clkdivider|Add0~105_sumout ;
wire \clkdivider|Equal0~4_combout ;
wire \clkdivider|Equal0~5_combout ;
wire \clkdivider|Add0~90 ;
wire \clkdivider|Add0~85_sumout ;
wire \clkdivider|Add0~86 ;
wire \clkdivider|Add0~81_sumout ;
wire \clkdivider|Add0~82 ;
wire \clkdivider|Add0~77_sumout ;
wire \clkdivider|Add0~78 ;
wire \clkdivider|Add0~101_sumout ;
wire \clkdivider|Add0~102 ;
wire \clkdivider|Add0~73_sumout ;
wire \clkdivider|Add0~74 ;
wire \clkdivider|Add0~69_sumout ;
wire \clkdivider|Add0~70 ;
wire \clkdivider|Add0~65_sumout ;
wire \clkdivider|Add0~66 ;
wire \clkdivider|Add0~13_sumout ;
wire \clkdivider|Add0~14 ;
wire \clkdivider|Add0~93_sumout ;
wire \clkdivider|Add0~94 ;
wire \clkdivider|Add0~5_sumout ;
wire \clkdivider|Add0~6 ;
wire \clkdivider|Add0~1_sumout ;
wire \clkdivider|Equal0~0_combout ;
wire \clkdivider|out~0_combout ;
wire \clkdivider|out~q ;
wire \debug_stopclock~input_o ;
wire \debug_manualclock~input_o ;
wire \comb~0_combout ;
wire \apu|MOD_CDIV|DIV5~0_combout ;
wire \apu|MOD_CDIV|DIV5~q ;
wire \apu|MOD_CDIV|DIV4~0_combout ;
wire \apu|MOD_CDIV|DIV4~q ;
wire \apu|MOD_CDIV|DIV3~0_combout ;
wire \apu|MOD_CDIV|DIV3~q ;
wire \apu|MOD_CDIV|DIV2~0_combout ;
wire \apu|MOD_CDIV|DIV2~q ;
wire \apu|MOD_CDIV|DIVM2~0_combout ;
wire \apu|MOD_CDIV|DIV1~q ;
wire \apu|MOD_CDIV|DIV0~q ;
wire \apu|MOD_CDIV|nACLK2~0_combout ;
wire \apu|MOD_CDIV|DIVACLK1~q ;
wire \apu|MOD_CDIV|DIVACLK2~q ;
wire \apu|MOD_CDIV|ACLK1~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|RUNDMC~q ;
wire \apu|MOD_SPRITE_DMA|always0~0_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1[0]~7_combout ;
wire \apu|MOD_SPRITE_DMA|always0~1_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~0_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~1_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~2_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~3_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~4_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~5_combout ;
wire \apu|MOD_SPRITE_DMA|SPRA1~6_combout ;
wire \apu|MOD_SPRITE_DMA|SPRE~q ;
wire \apu|MOD_MOS6502_WBCD|RESPR1~q ;
wire \apu|MOD_MOS6502_WBCD|RESPR2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ;
wire \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0_combout ;
wire \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ;
wire \apu|MOD_MOS6502_WBCD|DOUT~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|nPRDYR1~q ;
wire \apu|MOD_MOS6502_WBCD|nPRDYR2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~q ;
wire \apu|MOD_MOS6502_WBCD|always0~1_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[0]~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q ;
wire \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|always0~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT~2_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT~3_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[0]~31_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A~0_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[1]~32_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A~1_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[2]~33_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~2_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A~2_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[3]~34_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~3_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A~3_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[4]~35_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL_LATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~q ;
wire \apu|MOD_MOS6502_WBCD|always0~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4_combout ;
wire \apu|MOD_REG_SEL|nR4015~0_combout ;
wire \apu|MOD_REG_SEL|nR4015~1_combout ;
wire \apu|MOD_REG_SEL|W4012~0_combout ;
wire \apu|MOD_REG_SEL|W4013~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3_combout ;
wire \apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10_combout ;
wire \apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q ;
wire \apu|MOD_REG_SEL|W4010~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|LOOP~q ;
wire \apu|MOD_DPCM_CHANNEL|ED1~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_EN~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_EN~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_EN~q ;
wire \apu|MOD_DPCM_CHANNEL|EN_LATCH1~q ;
wire \apu|MOD_DPCM_CHANNEL|EN_LATCH2~0_combout ;
wire \apu|MOD_CDIV|nACLK2~combout ;
wire \apu|MOD_DPCM_CHANNEL|EN_LATCH2~q ;
wire \apu|MOD_DPCM_CHANNEL|EN_LATCH3~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ;
wire \apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSLCNT~0_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[0]~1_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[1]~2_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[1]~3_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[2]~4_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[2]~5_combout ;
wire \apu|MOD_REG_SEL|W4015~0_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[5]~8_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[3]~7_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[4]~9_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[4]~10_combout ;
wire \apu|MOD_REG_SEL|nR4015~3_combout ;
wire \apu|MOD_DPCM_CHANNEL|ENIRQ~q ;
wire \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q ;
wire \apu|DBIN[7]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ;
wire \apu|MOD_REG_SEL|nR4015~4_combout ;
wire \apu|MOD_REG_SEL|W4017~1_combout ;
wire \apu|MOD_LFO|IRQDIS~q ;
wire \apu|MOD_LFO|CLEAR_FF~0_combout ;
wire \apu|MOD_LFO|CLEAR_FF~q ;
wire \apu|MOD_LFO|CLEAR_LATCH~0_combout ;
wire \apu|MOD_LFO|CLEAR_LATCH~q ;
wire \apu|MOD_LFO|LFSR1~2_combout ;
wire \apu|MOD_LFO|NTSC_PLA~4_combout ;
wire \apu|MOD_LFO|LFSR1~0_combout ;
wire \apu|MOD_LFO|LFSR1~3_combout ;
wire \apu|MOD_LFO|LFSR1~4_combout ;
wire \apu|MOD_LFO|LFSR1~12_combout ;
wire \apu|MOD_LFO|NTSC_PLA~5_combout ;
wire \apu|MOD_LFO|NTSC_PLA~6_combout ;
wire \apu|MOD_LFO|nLFO1~0_combout ;
wire \apu|MOD_LFO|LFSR1~7_combout ;
wire \apu|MOD_LFO|LFSR1~8_combout ;
wire \apu|MOD_LFO|LFSR1~9_combout ;
wire \apu|MOD_LFO|LFSR1~10_combout ;
wire \apu|MOD_LFO|LFSR1~15_combout ;
wire \apu|MOD_LFO|LFSR1~16_combout ;
wire \apu|MOD_LFO|LFSR1~17_combout ;
wire \apu|MOD_LFO|LFSR1~5_combout ;
wire \apu|MOD_LFO|LFSR1~6_combout ;
wire \apu|MOD_LFO|LFSR1~13_combout ;
wire \apu|MOD_LFO|LFSR1~14_combout ;
wire \apu|MOD_LFO|LFSR1~11_combout ;
wire \apu|MOD_LFO|LFSR1~1_combout ;
wire \apu|MOD_LFO|NTSC_PLA~0_combout ;
wire \apu|MOD_LFO|NTSC_PLA~1_combout ;
wire \apu|MOD_LFO|MODE5~q ;
wire \apu|MOD_LFO|MODE_LATCH~0_combout ;
wire \apu|MOD_LFO|MODE_LATCH~q ;
wire \apu|MOD_LFO|NTSC_PLA~2_combout ;
wire \apu|MOD_LFO|NTSC_PLA~3_combout ;
wire \apu|MOD_LFO|INT_FLAG_FF~0_combout ;
wire \apu|MOD_LFO|INT_FLAG_FF~1_combout ;
wire \apu|MOD_LFO|INT_FLAG_FF~q ;
wire \apu|MOD_LFO|INT_LATCH~q ;
wire \apu|DBIN[6]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ;
wire \apu|DBIN[4]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout ;
wire \apu|LENGTH_COUNTER_SQA|ENABLE_REG1~q ;
wire \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0_combout ;
wire \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~q ;
wire \apu|LENGTH_COUNTER_SQA|STEP_LATCH~0_combout ;
wire \apu|LENGTH_COUNTER_SQA|STEP_LATCH~q ;
wire \apu|MOD_REG_SEL|W4004~0_combout ;
wire \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0_combout ;
wire \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~0_combout ;
wire \apu|MOD_REG_SEL|W4003~0_combout ;
wire \apu|MOD_LFO|NTSC_PLA~7_combout ;
wire \apu|MOD_LFO|nLFO2~0_combout ;
wire \apu|MOD_LFO|nLFO2~1_combout ;
wire \apu|LENGTH_COUNTER_SQA|always0~0_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~1_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~2_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~3_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~4_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~5_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~6_combout ;
wire \apu|LENGTH_COUNTER_SQA|LCNT2~7_combout ;
wire \apu|LENGTH_COUNTER_SQA|CARRY_LATCH~q ;
wire \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout ;
wire \apu|LENGTH_COUNTER_SQA|ENABLE_FF~1_combout ;
wire \apu|LENGTH_COUNTER_SQA|ENABLE_FF~q ;
wire \apu|DBIN[0]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ;
wire \apu|LENGTH_COUNTER_TRI|ENABLE_REG1~q ;
wire \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0_combout ;
wire \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~q ;
wire \apu|LENGTH_COUNTER_TRI|STEP_LATCH~0_combout ;
wire \apu|LENGTH_COUNTER_TRI|STEP_LATCH~q ;
wire \apu|MOD_REG_SEL|W400C~0_combout ;
wire \apu|MOD_TRIANGLE_CHANNEL|TRILC~0_combout ;
wire \apu|MOD_TRIANGLE_CHANNEL|TRILC~q ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~0_combout ;
wire \apu|MOD_REG_SEL|W400B~0_combout ;
wire \apu|LENGTH_COUNTER_TRI|always0~0_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~1_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~2_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~3_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~4_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~5_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~6_combout ;
wire \apu|LENGTH_COUNTER_TRI|LCNT2~7_combout ;
wire \apu|LENGTH_COUNTER_TRI|CARRY_LATCH~q ;
wire \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout ;
wire \apu|LENGTH_COUNTER_TRI|ENABLE_FF~1_combout ;
wire \apu|LENGTH_COUNTER_TRI|ENABLE_FF~q ;
wire \apu|DBIN[2]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ;
wire \apu|LENGTH_COUNTER_SQB|ENABLE_REG1~q ;
wire \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0_combout ;
wire \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~q ;
wire \apu|LENGTH_COUNTER_SQB|STEP_LATCH~0_combout ;
wire \apu|LENGTH_COUNTER_SQB|STEP_LATCH~q ;
wire \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0_combout ;
wire \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~0_combout ;
wire \apu|MOD_REG_SEL|W4007~0_combout ;
wire \apu|LENGTH_COUNTER_SQB|always0~0_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~1_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~2_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~3_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~4_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~5_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~6_combout ;
wire \apu|LENGTH_COUNTER_SQB|LCNT2~7_combout ;
wire \apu|LENGTH_COUNTER_SQB|CARRY_LATCH~q ;
wire \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout ;
wire \apu|LENGTH_COUNTER_SQB|ENABLE_FF~1_combout ;
wire \apu|LENGTH_COUNTER_SQB|ENABLE_FF~q ;
wire \apu|DBIN[1]~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6_combout ;
wire \apu|MOD_REG_SEL|nR4015~2_combout ;
wire \apu|LENGTH_COUNTER_RND|ENABLE_REG1~q ;
wire \apu|LENGTH_COUNTER_RND|ENABLE_REG2~0_combout ;
wire \apu|LENGTH_COUNTER_RND|ENABLE_REG2~q ;
wire \apu|LENGTH_COUNTER_RND|STEP_LATCH~0_combout ;
wire \apu|LENGTH_COUNTER_RND|STEP_LATCH~q ;
wire \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0_combout ;
wire \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~0_combout ;
wire \apu|MOD_REG_SEL|W400F~0_combout ;
wire \apu|LENGTH_COUNTER_RND|always0~0_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~1_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~2_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~3_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~4_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~5_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~6_combout ;
wire \apu|LENGTH_COUNTER_RND|LCNT2~7_combout ;
wire \apu|LENGTH_COUNTER_RND|CARRY_LATCH~q ;
wire \apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout ;
wire \apu|LENGTH_COUNTER_RND|ENABLE_FF~1_combout ;
wire \apu|LENGTH_COUNTER_RND|ENABLE_FF~q ;
wire \apu|DBIN[3]~4_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[3]~6_combout ;
wire \apu|MOD_REG_SEL|W4012~2_combout ;
wire \apu|MOD_REG_SEL|W4017~0_combout ;
wire \apu|MOD_SPRITE_DMA|START_DMA_FF~0_combout ;
wire \apu|MOD_SPRITE_DMA|START_DMA_FF~q ;
wire \apu|MOD_SPRITE_DMA|DO_SPR~0_combout ;
wire \apu|MOD_SPRITE_DMA|DO_SPR~q ;
wire \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout ;
wire \apu|MOD_SPRITE_DMA|STOP_DMA_FF~1_combout ;
wire \apu|MOD_SPRITE_DMA|STOP_DMA_FF~q ;
wire \apu|MOD_SPRITE_DMA|NO_SPR~0_combout ;
wire \apu|MOD_SPRITE_DMA|NO_SPR~q ;
wire \apu|MOD_SPRITE_DMA|RDY~combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~q ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0_combout ;
wire \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~14_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~13_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~5_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~4_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~8_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~12_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~9_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~7_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~3_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2_combout ;
wire \apu|MOD_DPCM_CHANNEL|DLFSR1~15_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|NOUT_LATCH~q ;
wire \apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH~q ;
wire \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q ;
wire \apu|MOD_DPCM_CHANNEL|DMC_START_FF~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_START_FF~q ;
wire \apu|MOD_DPCM_CHANNEL|RUN_LATCH~q ;
wire \apu|MOD_DPCM_CHANNEL|nDMC_AB~0_combout ;
wire \apu|MOD_DPCM_CHANNEL|nDMC_AB~q ;
wire \apu|MOD_REG_SEL|W4014~0_combout ;
wire \debug_addressoutput[0]~16_combout ;
wire \debug_addresselect[0]~input_o ;
wire \debug_addressoutput[0]~17_combout ;
wire \debug_addressoutput[15]~18_combout ;
wire \debug_addressoutput[1]~19_combout ;
wire \debug_addressoutput[2]~20_combout ;
wire \debug_addressoutput[3]~21_combout ;
wire \debug_addressoutput[4]~22_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[5]~11_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~4_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A~4_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[5]~12_combout ;
wire \debug_addressoutput[5]~23_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[6]~13_combout ;
wire \apu|MOD_REG_SEL|W4012~1_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~5_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[6]~14_combout ;
wire \debug_addressoutput[6]~24_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[7]~15_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~6_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[7]~16_combout ;
wire \debug_addressoutput[7]~25_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[8]~17_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~7_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[8]~18_combout ;
wire \debug_addressoutput[8]~26_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[9]~19_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~8_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[9]~20_combout ;
wire \debug_addressoutput[9]~27_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[10]~21_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~9_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[10]~22_combout ;
wire \debug_addressoutput[10]~28_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[11]~23_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~10_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[11]~24_combout ;
wire \debug_addressoutput[11]~29_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[12]~25_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~11_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[12]~26_combout ;
wire \debug_addressoutput[12]~30_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~12_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[13]~27_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[13]~28_combout ;
wire \debug_addressoutput[13]~31_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[14]~29_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A1~13_combout ;
wire \apu|MOD_DPCM_CHANNEL|DMC_A~5_combout ;
wire \apu|MOD_SPRITE_DMA|ADR[14]~30_combout ;
wire \debug_addressoutput[14]~32_combout ;
wire \debug_addressoutput[15]~33_combout ;
wire \apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \memory_controller|r_en~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \apu|MOD_CDIV|DIVM2~q ;
wire \apu|MOD_CDIV|M2~combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ;
wire \memory_controller|address_out[0]~0_combout ;
wire \memory_controller|address_out[1]~1_combout ;
wire \memory_controller|address_out[2]~2_combout ;
wire \memory_controller|address_out[3]~3_combout ;
wire \memory_controller|address_out[4]~4_combout ;
wire \memory_controller|address_out[5]~5_combout ;
wire \memory_controller|address_out[6]~6_combout ;
wire \memory_controller|address_out[7]~7_combout ;
wire \memory_controller|address_out[8]~8_combout ;
wire \memory_controller|address_out[9]~9_combout ;
wire \memory_controller|address_out[10]~10_combout ;
wire \memory_controller|address_out[11]~11_combout ;
wire \memory_controller|address_out[12]~12_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \apu|MOD_SPRITE_DMA|RnW~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \apu|MOD_SPRITE_DMA|SPRA ;
wire [11:0] \apu|MOD_DPCM_CHANNEL|DMCSLCNT ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR ;
wire [8:0] \apu|MOD_DPCM_CHANNEL|DLFSROUT ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_PC|PCH ;
wire [7:0] \apu|LENGTH_COUNTER_SQA|LCNT1 ;
wire [14:0] \apu|MOD_DPCM_CHANNEL|DMC_A ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS ;
wire [27:0] \clkdivider|counter ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w ;
wire [7:0] \apu|MOD_SPRITE_DMA|SPRACout ;
wire [15:0] \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|AI ;
wire [7:0] \apu|LENGTH_COUNTER_SQB|LCNT1 ;
wire [7:0] \apu|MOD_MOS6502_WBCD|Y_REG ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \apu|LENGTH_COUNTER_TRI|LCNT1 ;
wire [11:0] \apu|MOD_DPCM_CHANNEL|DMCSLCNT1 ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD ;
wire [7:0] \apu|LENGTH_COUNTER_RND|LCNT1 ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_PC|PCL ;
wire [2:0] \apu|MOD_DPCM_CHANNEL|DMCSBCNT ;
wire [7:0] \apu|MOD_MOS6502_WBCD|ABL_LATCH ;
wire [7:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo ;
wire [2:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [8:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a ;
wire [7:0] \apu|MOD_SPRITE_DMA|SPRA1 ;
wire [6:0] \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \apu|MOD_SPRITE_DMA|SPRBUF ;
wire [7:0] \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \apu|MOD_MOS6502_WBCD|ABH_LATCH ;
wire [7:0] \apu|MOD_SPRITE_DMA|SPR_AD ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \apu|MOD_MOS6502_WBCD|DOR_LATCH ;
wire [7:0] \apu|MOD_MOS6502_WBCD|DL_LATCH ;
wire [4:0] \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \apu|MOD_MOS6502_WBCD|X_REG ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC ;
wire [7:0] \apu|MOD_MOS6502_WBCD|S_REG ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD ;
wire [14:0] \apu|MOD_LFO|LFSR1 ;
wire [14:0] \apu|MOD_DPCM_CHANNEL|DMC_A1 ;
wire [7:0] \apu|MOD_DPCM_CHANNEL|DMC_ADR ;
wire [3:0] \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w ;
wire [7:0] \apu|LENGTH_COUNTER_SQB|LCCout ;
wire [3:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w ;
wire [7:0] \apu|MOD_MOS6502_WBCD|S_REG_LATCH1 ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|BI ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT ;
wire [14:0] \apu|MOD_DPCM_CHANNEL|DMCACout ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS ;
wire [11:0] \apu|MOD_DPCM_CHANNEL|DMCSLCout ;
wire [7:0] \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo ;
wire [3:0] \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 ;
wire [7:0] \apu|MOD_DPCM_CHANNEL|DMC_LEN ;
wire [14:0] \apu|MOD_LFO|SOUT ;
wire [7:0] \apu|LENGTH_COUNTER_SQA|LCCout ;
wire [7:0] \apu|LENGTH_COUNTER_TRI|LCCout ;
wire [7:0] \apu|LENGTH_COUNTER_RND|LCCout ;
wire [8:0] \apu|MOD_DPCM_CHANNEL|DLFSR1 ;
wire [2:0] \apu|MOD_DPCM_CHANNEL|DMCSBCout ;
wire [7:0] \apu|LENGTH_COUNTER_SQA|LCNT2 ;
wire [7:0] \apu|LENGTH_COUNTER_SQB|LCNT2 ;
wire [7:0] \apu|LENGTH_COUNTER_TRI|LCNT2 ;
wire [7:0] \apu|LENGTH_COUNTER_RND|LCNT2 ;
wire [2:0] \apu|MOD_DPCM_CHANNEL|DMCSBCNT1 ;
wire [3:0] \apu|MOD_DPCM_CHANNEL|FS ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [0:0] \nesclk|altera_pll_i|fboutclk_wire ;
wire [0:0] \nesclk|altera_pll_i|outclk_wire ;

wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [7:0] \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [0] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [1] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [2] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [3] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [4] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [5] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [6] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [7] = \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [5] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [6] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [7] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [4] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [8] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [3] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [0] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [1] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [2] = \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

cyclonev_io_obuf \debug_addressoutput[0]~output (
	.i(\debug_addressoutput[0]~17_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[0]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[0]~output .bus_hold = "false";
defparam \debug_addressoutput[0]~output .open_drain_output = "false";
defparam \debug_addressoutput[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[1]~output (
	.i(\debug_addressoutput[1]~19_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[1]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[1]~output .bus_hold = "false";
defparam \debug_addressoutput[1]~output .open_drain_output = "false";
defparam \debug_addressoutput[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[2]~output (
	.i(\debug_addressoutput[2]~20_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[2]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[2]~output .bus_hold = "false";
defparam \debug_addressoutput[2]~output .open_drain_output = "false";
defparam \debug_addressoutput[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[3]~output (
	.i(\debug_addressoutput[3]~21_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[3]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[3]~output .bus_hold = "false";
defparam \debug_addressoutput[3]~output .open_drain_output = "false";
defparam \debug_addressoutput[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[4]~output (
	.i(\debug_addressoutput[4]~22_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[4]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[4]~output .bus_hold = "false";
defparam \debug_addressoutput[4]~output .open_drain_output = "false";
defparam \debug_addressoutput[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[5]~output (
	.i(\debug_addressoutput[5]~23_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[5]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[5]~output .bus_hold = "false";
defparam \debug_addressoutput[5]~output .open_drain_output = "false";
defparam \debug_addressoutput[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[6]~output (
	.i(\debug_addressoutput[6]~24_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[6]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[6]~output .bus_hold = "false";
defparam \debug_addressoutput[6]~output .open_drain_output = "false";
defparam \debug_addressoutput[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[7]~output (
	.i(\debug_addressoutput[7]~25_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[7]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[7]~output .bus_hold = "false";
defparam \debug_addressoutput[7]~output .open_drain_output = "false";
defparam \debug_addressoutput[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[8]~output (
	.i(\debug_addressoutput[8]~26_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[8]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[8]~output .bus_hold = "false";
defparam \debug_addressoutput[8]~output .open_drain_output = "false";
defparam \debug_addressoutput[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[9]~output (
	.i(\debug_addressoutput[9]~27_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[9]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[9]~output .bus_hold = "false";
defparam \debug_addressoutput[9]~output .open_drain_output = "false";
defparam \debug_addressoutput[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[10]~output (
	.i(\debug_addressoutput[10]~28_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[10]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[10]~output .bus_hold = "false";
defparam \debug_addressoutput[10]~output .open_drain_output = "false";
defparam \debug_addressoutput[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[11]~output (
	.i(\debug_addressoutput[11]~29_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[11]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[11]~output .bus_hold = "false";
defparam \debug_addressoutput[11]~output .open_drain_output = "false";
defparam \debug_addressoutput[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[12]~output (
	.i(\debug_addressoutput[12]~30_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[12]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[12]~output .bus_hold = "false";
defparam \debug_addressoutput[12]~output .open_drain_output = "false";
defparam \debug_addressoutput[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[13]~output (
	.i(\debug_addressoutput[13]~31_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[13]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[13]~output .bus_hold = "false";
defparam \debug_addressoutput[13]~output .open_drain_output = "false";
defparam \debug_addressoutput[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[14]~output (
	.i(\debug_addressoutput[14]~32_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[14]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[14]~output .bus_hold = "false";
defparam \debug_addressoutput[14]~output .open_drain_output = "false";
defparam \debug_addressoutput[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_addressoutput[15]~output (
	.i(\debug_addressoutput[15]~33_combout ),
	.oe(\debug_addressoutput[15]~18_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addressoutput[15]),
	.obar());
// synopsys translate_off
defparam \debug_addressoutput[15]~output .bus_hold = "false";
defparam \debug_addressoutput[15]~output .open_drain_output = "false";
defparam \debug_addressoutput[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[0]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[0]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[0]~output .bus_hold = "false";
defparam \debug_dataoutput[0]~output .open_drain_output = "false";
defparam \debug_dataoutput[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[1]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[1]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[1]~output .bus_hold = "false";
defparam \debug_dataoutput[1]~output .open_drain_output = "false";
defparam \debug_dataoutput[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[2]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[2]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[2]~output .bus_hold = "false";
defparam \debug_dataoutput[2]~output .open_drain_output = "false";
defparam \debug_dataoutput[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[3]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[3]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[3]~output .bus_hold = "false";
defparam \debug_dataoutput[3]~output .open_drain_output = "false";
defparam \debug_dataoutput[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[4]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[4]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[4]~output .bus_hold = "false";
defparam \debug_dataoutput[4]~output .open_drain_output = "false";
defparam \debug_dataoutput[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[5]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[5]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[5]~output .bus_hold = "false";
defparam \debug_dataoutput[5]~output .open_drain_output = "false";
defparam \debug_dataoutput[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[6]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[6]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[6]~output .bus_hold = "false";
defparam \debug_dataoutput[6]~output .open_drain_output = "false";
defparam \debug_dataoutput[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_dataoutput[7]~output (
	.i(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.oe(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_dataoutput[7]),
	.obar());
// synopsys translate_off
defparam \debug_dataoutput[7]~output .bus_hold = "false";
defparam \debug_dataoutput[7]~output .open_drain_output = "false";
defparam \debug_dataoutput[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \debug_clk~output (
	.i(\clkdivider|out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_clk),
	.obar());
// synopsys translate_off
defparam \debug_clk~output .bus_hold = "false";
defparam \debug_clk~output .open_drain_output = "false";
defparam \debug_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \debug_addresselect[1]~input (
	.i(debug_addresselect[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addresselect[1]~input_o ));
// synopsys translate_off
defparam \debug_addresselect[1]~input .bus_hold = "false";
defparam \debug_addresselect[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \clk50mhz~input (
	.i(clk50mhz),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk50mhz~input_o ));
// synopsys translate_off
defparam \clk50mhz~input .bus_hold = "false";
defparam \clk50mhz~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_pll_refclk_select \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk50mhz~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_fractional_pll \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\nesclk|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\rstn~input_o ),
	.pfden(gnd),
	.refclkin(\nesclk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\nesclk|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "945.0 mhz";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 12000;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 95;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 94;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 5;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 5;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_reconfig \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_output_counter \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\nesclk|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\nesclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\nesclk|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 22;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 22;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "21.477272 mhz";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \nesclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~89 (
// Equation(s):
// \clkdivider|Add0~89_sumout  = SUM(( \clkdivider|counter [0] ) + ( VCC ) + ( !VCC ))
// \clkdivider|Add0~90  = CARRY(( \clkdivider|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~89_sumout ),
	.cout(\clkdivider|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~89 .extended_lut = "off";
defparam \clkdivider|Add0~89 .lut_mask = 64'h00000000000000FF;
defparam \clkdivider|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~1 (
// Equation(s):
// \clkdivider|Add0~1_sumout  = SUM(( \clkdivider|counter [11] ) + ( GND ) + ( \clkdivider|Add0~6  ))
// \clkdivider|Add0~2  = CARRY(( \clkdivider|counter [11] ) + ( GND ) + ( \clkdivider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~1_sumout ),
	.cout(\clkdivider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~1 .extended_lut = "off";
defparam \clkdivider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~37 (
// Equation(s):
// \clkdivider|Add0~37_sumout  = SUM(( \clkdivider|counter [12] ) + ( GND ) + ( \clkdivider|Add0~2  ))
// \clkdivider|Add0~38  = CARRY(( \clkdivider|counter [12] ) + ( GND ) + ( \clkdivider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~37_sumout ),
	.cout(\clkdivider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~37 .extended_lut = "off";
defparam \clkdivider|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[12] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[12] .is_wysiwyg = "true";
defparam \clkdivider|counter[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~97 (
// Equation(s):
// \clkdivider|Add0~97_sumout  = SUM(( \clkdivider|counter [13] ) + ( GND ) + ( \clkdivider|Add0~38  ))
// \clkdivider|Add0~98  = CARRY(( \clkdivider|counter [13] ) + ( GND ) + ( \clkdivider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~97_sumout ),
	.cout(\clkdivider|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~97 .extended_lut = "off";
defparam \clkdivider|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[13] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[13] .is_wysiwyg = "true";
defparam \clkdivider|counter[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~33 (
// Equation(s):
// \clkdivider|Add0~33_sumout  = SUM(( \clkdivider|counter [14] ) + ( GND ) + ( \clkdivider|Add0~98  ))
// \clkdivider|Add0~34  = CARRY(( \clkdivider|counter [14] ) + ( GND ) + ( \clkdivider|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~33_sumout ),
	.cout(\clkdivider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~33 .extended_lut = "off";
defparam \clkdivider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[14] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[14] .is_wysiwyg = "true";
defparam \clkdivider|counter[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~29 (
// Equation(s):
// \clkdivider|Add0~29_sumout  = SUM(( \clkdivider|counter [15] ) + ( GND ) + ( \clkdivider|Add0~34  ))
// \clkdivider|Add0~30  = CARRY(( \clkdivider|counter [15] ) + ( GND ) + ( \clkdivider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~29_sumout ),
	.cout(\clkdivider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~29 .extended_lut = "off";
defparam \clkdivider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[15] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[15] .is_wysiwyg = "true";
defparam \clkdivider|counter[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~25 (
// Equation(s):
// \clkdivider|Add0~25_sumout  = SUM(( \clkdivider|counter [16] ) + ( GND ) + ( \clkdivider|Add0~30  ))
// \clkdivider|Add0~26  = CARRY(( \clkdivider|counter [16] ) + ( GND ) + ( \clkdivider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~25_sumout ),
	.cout(\clkdivider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~25 .extended_lut = "off";
defparam \clkdivider|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[16] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[16] .is_wysiwyg = "true";
defparam \clkdivider|counter[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~21 (
// Equation(s):
// \clkdivider|Add0~21_sumout  = SUM(( \clkdivider|counter [17] ) + ( GND ) + ( \clkdivider|Add0~26  ))
// \clkdivider|Add0~22  = CARRY(( \clkdivider|counter [17] ) + ( GND ) + ( \clkdivider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~21_sumout ),
	.cout(\clkdivider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~21 .extended_lut = "off";
defparam \clkdivider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[17] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[17] .is_wysiwyg = "true";
defparam \clkdivider|counter[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~17 (
// Equation(s):
// \clkdivider|Add0~17_sumout  = SUM(( \clkdivider|counter [18] ) + ( GND ) + ( \clkdivider|Add0~22  ))
// \clkdivider|Add0~18  = CARRY(( \clkdivider|counter [18] ) + ( GND ) + ( \clkdivider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~17_sumout ),
	.cout(\clkdivider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~17 .extended_lut = "off";
defparam \clkdivider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[18] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[18] .is_wysiwyg = "true";
defparam \clkdivider|counter[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Equal0~1 (
// Equation(s):
// \clkdivider|Equal0~1_combout  = ( \clkdivider|counter [14] & ( !\clkdivider|counter [12] & ( (!\clkdivider|counter [18] & (!\clkdivider|counter [17] & (!\clkdivider|counter [16] & \clkdivider|counter [15]))) ) ) )

	.dataa(!\clkdivider|counter [18]),
	.datab(!\clkdivider|counter [17]),
	.datac(!\clkdivider|counter [16]),
	.datad(!\clkdivider|counter [15]),
	.datae(!\clkdivider|counter [14]),
	.dataf(!\clkdivider|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Equal0~1 .extended_lut = "off";
defparam \clkdivider|Equal0~1 .lut_mask = 64'h0000008000000000;
defparam \clkdivider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~9 (
// Equation(s):
// \clkdivider|Add0~9_sumout  = SUM(( \clkdivider|counter [19] ) + ( GND ) + ( \clkdivider|Add0~18  ))
// \clkdivider|Add0~10  = CARRY(( \clkdivider|counter [19] ) + ( GND ) + ( \clkdivider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~9_sumout ),
	.cout(\clkdivider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~9 .extended_lut = "off";
defparam \clkdivider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[19] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[19] .is_wysiwyg = "true";
defparam \clkdivider|counter[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~61 (
// Equation(s):
// \clkdivider|Add0~61_sumout  = SUM(( \clkdivider|counter [20] ) + ( GND ) + ( \clkdivider|Add0~10  ))
// \clkdivider|Add0~62  = CARRY(( \clkdivider|counter [20] ) + ( GND ) + ( \clkdivider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~61_sumout ),
	.cout(\clkdivider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~61 .extended_lut = "off";
defparam \clkdivider|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[20] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[20] .is_wysiwyg = "true";
defparam \clkdivider|counter[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~57 (
// Equation(s):
// \clkdivider|Add0~57_sumout  = SUM(( \clkdivider|counter [21] ) + ( GND ) + ( \clkdivider|Add0~62  ))
// \clkdivider|Add0~58  = CARRY(( \clkdivider|counter [21] ) + ( GND ) + ( \clkdivider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~57_sumout ),
	.cout(\clkdivider|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~57 .extended_lut = "off";
defparam \clkdivider|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[21] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[21] .is_wysiwyg = "true";
defparam \clkdivider|counter[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~53 (
// Equation(s):
// \clkdivider|Add0~53_sumout  = SUM(( \clkdivider|counter [22] ) + ( GND ) + ( \clkdivider|Add0~58  ))
// \clkdivider|Add0~54  = CARRY(( \clkdivider|counter [22] ) + ( GND ) + ( \clkdivider|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~53_sumout ),
	.cout(\clkdivider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~53 .extended_lut = "off";
defparam \clkdivider|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[22] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[22] .is_wysiwyg = "true";
defparam \clkdivider|counter[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~49 (
// Equation(s):
// \clkdivider|Add0~49_sumout  = SUM(( \clkdivider|counter [23] ) + ( GND ) + ( \clkdivider|Add0~54  ))
// \clkdivider|Add0~50  = CARRY(( \clkdivider|counter [23] ) + ( GND ) + ( \clkdivider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~49_sumout ),
	.cout(\clkdivider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~49 .extended_lut = "off";
defparam \clkdivider|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[23] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[23] .is_wysiwyg = "true";
defparam \clkdivider|counter[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~45 (
// Equation(s):
// \clkdivider|Add0~45_sumout  = SUM(( \clkdivider|counter [24] ) + ( GND ) + ( \clkdivider|Add0~50  ))
// \clkdivider|Add0~46  = CARRY(( \clkdivider|counter [24] ) + ( GND ) + ( \clkdivider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~45_sumout ),
	.cout(\clkdivider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~45 .extended_lut = "off";
defparam \clkdivider|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[24] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[24] .is_wysiwyg = "true";
defparam \clkdivider|counter[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~41 (
// Equation(s):
// \clkdivider|Add0~41_sumout  = SUM(( \clkdivider|counter [25] ) + ( GND ) + ( \clkdivider|Add0~46  ))
// \clkdivider|Add0~42  = CARRY(( \clkdivider|counter [25] ) + ( GND ) + ( \clkdivider|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~41_sumout ),
	.cout(\clkdivider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~41 .extended_lut = "off";
defparam \clkdivider|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[25] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[25] .is_wysiwyg = "true";
defparam \clkdivider|counter[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Equal0~2 (
// Equation(s):
// \clkdivider|Equal0~2_combout  = ( \clkdivider|counter [21] & ( !\clkdivider|counter [20] & ( (!\clkdivider|counter [25] & (!\clkdivider|counter [24] & (!\clkdivider|counter [23] & !\clkdivider|counter [22]))) ) ) )

	.dataa(!\clkdivider|counter [25]),
	.datab(!\clkdivider|counter [24]),
	.datac(!\clkdivider|counter [23]),
	.datad(!\clkdivider|counter [22]),
	.datae(!\clkdivider|counter [21]),
	.dataf(!\clkdivider|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Equal0~2 .extended_lut = "off";
defparam \clkdivider|Equal0~2 .lut_mask = 64'h0000800000000000;
defparam \clkdivider|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Equal0~3 (
// Equation(s):
// \clkdivider|Equal0~3_combout  = ( \clkdivider|counter [2] & ( \clkdivider|counter [1] & ( (\clkdivider|counter [7] & (!\clkdivider|counter [6] & (!\clkdivider|counter [5] & \clkdivider|counter [3]))) ) ) )

	.dataa(!\clkdivider|counter [7]),
	.datab(!\clkdivider|counter [6]),
	.datac(!\clkdivider|counter [5]),
	.datad(!\clkdivider|counter [3]),
	.datae(!\clkdivider|counter [2]),
	.dataf(!\clkdivider|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Equal0~3 .extended_lut = "off";
defparam \clkdivider|Equal0~3 .lut_mask = 64'h0000000000000040;
defparam \clkdivider|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~109 (
// Equation(s):
// \clkdivider|Add0~109_sumout  = SUM(( \clkdivider|counter [26] ) + ( GND ) + ( \clkdivider|Add0~42  ))
// \clkdivider|Add0~110  = CARRY(( \clkdivider|counter [26] ) + ( GND ) + ( \clkdivider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~109_sumout ),
	.cout(\clkdivider|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~109 .extended_lut = "off";
defparam \clkdivider|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[26] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[26] .is_wysiwyg = "true";
defparam \clkdivider|counter[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~105 (
// Equation(s):
// \clkdivider|Add0~105_sumout  = SUM(( \clkdivider|counter [27] ) + ( GND ) + ( \clkdivider|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~105 .extended_lut = "off";
defparam \clkdivider|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[27] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[27] .is_wysiwyg = "true";
defparam \clkdivider|counter[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Equal0~4 (
// Equation(s):
// \clkdivider|Equal0~4_combout  = ( !\clkdivider|counter [27] & ( !\clkdivider|counter [26] & ( (!\clkdivider|counter [0] & (!\clkdivider|counter [9] & (!\clkdivider|counter [13] & !\clkdivider|counter [4]))) ) ) )

	.dataa(!\clkdivider|counter [0]),
	.datab(!\clkdivider|counter [9]),
	.datac(!\clkdivider|counter [13]),
	.datad(!\clkdivider|counter [4]),
	.datae(!\clkdivider|counter [27]),
	.dataf(!\clkdivider|counter [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Equal0~4 .extended_lut = "off";
defparam \clkdivider|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \clkdivider|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Equal0~5 (
// Equation(s):
// \clkdivider|Equal0~5_combout  = ( \clkdivider|Equal0~4_combout  & ( (\clkdivider|Equal0~0_combout  & (\clkdivider|Equal0~1_combout  & (\clkdivider|Equal0~2_combout  & \clkdivider|Equal0~3_combout ))) ) )

	.dataa(!\clkdivider|Equal0~0_combout ),
	.datab(!\clkdivider|Equal0~1_combout ),
	.datac(!\clkdivider|Equal0~2_combout ),
	.datad(!\clkdivider|Equal0~3_combout ),
	.datae(!\clkdivider|Equal0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Equal0~5 .extended_lut = "off";
defparam \clkdivider|Equal0~5 .lut_mask = 64'h0000000100000001;
defparam \clkdivider|Equal0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[0] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[0] .is_wysiwyg = "true";
defparam \clkdivider|counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~85 (
// Equation(s):
// \clkdivider|Add0~85_sumout  = SUM(( \clkdivider|counter [1] ) + ( GND ) + ( \clkdivider|Add0~90  ))
// \clkdivider|Add0~86  = CARRY(( \clkdivider|counter [1] ) + ( GND ) + ( \clkdivider|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~85_sumout ),
	.cout(\clkdivider|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~85 .extended_lut = "off";
defparam \clkdivider|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[1] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[1] .is_wysiwyg = "true";
defparam \clkdivider|counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~81 (
// Equation(s):
// \clkdivider|Add0~81_sumout  = SUM(( \clkdivider|counter [2] ) + ( GND ) + ( \clkdivider|Add0~86  ))
// \clkdivider|Add0~82  = CARRY(( \clkdivider|counter [2] ) + ( GND ) + ( \clkdivider|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~81_sumout ),
	.cout(\clkdivider|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~81 .extended_lut = "off";
defparam \clkdivider|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[2] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[2] .is_wysiwyg = "true";
defparam \clkdivider|counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~77 (
// Equation(s):
// \clkdivider|Add0~77_sumout  = SUM(( \clkdivider|counter [3] ) + ( GND ) + ( \clkdivider|Add0~82  ))
// \clkdivider|Add0~78  = CARRY(( \clkdivider|counter [3] ) + ( GND ) + ( \clkdivider|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~77_sumout ),
	.cout(\clkdivider|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~77 .extended_lut = "off";
defparam \clkdivider|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[3] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[3] .is_wysiwyg = "true";
defparam \clkdivider|counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~101 (
// Equation(s):
// \clkdivider|Add0~101_sumout  = SUM(( \clkdivider|counter [4] ) + ( GND ) + ( \clkdivider|Add0~78  ))
// \clkdivider|Add0~102  = CARRY(( \clkdivider|counter [4] ) + ( GND ) + ( \clkdivider|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~101_sumout ),
	.cout(\clkdivider|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~101 .extended_lut = "off";
defparam \clkdivider|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[4] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[4] .is_wysiwyg = "true";
defparam \clkdivider|counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~73 (
// Equation(s):
// \clkdivider|Add0~73_sumout  = SUM(( \clkdivider|counter [5] ) + ( GND ) + ( \clkdivider|Add0~102  ))
// \clkdivider|Add0~74  = CARRY(( \clkdivider|counter [5] ) + ( GND ) + ( \clkdivider|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~73_sumout ),
	.cout(\clkdivider|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~73 .extended_lut = "off";
defparam \clkdivider|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[5] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[5] .is_wysiwyg = "true";
defparam \clkdivider|counter[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~69 (
// Equation(s):
// \clkdivider|Add0~69_sumout  = SUM(( \clkdivider|counter [6] ) + ( GND ) + ( \clkdivider|Add0~74  ))
// \clkdivider|Add0~70  = CARRY(( \clkdivider|counter [6] ) + ( GND ) + ( \clkdivider|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~69_sumout ),
	.cout(\clkdivider|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~69 .extended_lut = "off";
defparam \clkdivider|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[6] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[6] .is_wysiwyg = "true";
defparam \clkdivider|counter[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~65 (
// Equation(s):
// \clkdivider|Add0~65_sumout  = SUM(( \clkdivider|counter [7] ) + ( GND ) + ( \clkdivider|Add0~70  ))
// \clkdivider|Add0~66  = CARRY(( \clkdivider|counter [7] ) + ( GND ) + ( \clkdivider|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~65_sumout ),
	.cout(\clkdivider|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~65 .extended_lut = "off";
defparam \clkdivider|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[7] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[7] .is_wysiwyg = "true";
defparam \clkdivider|counter[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~13 (
// Equation(s):
// \clkdivider|Add0~13_sumout  = SUM(( \clkdivider|counter [8] ) + ( GND ) + ( \clkdivider|Add0~66  ))
// \clkdivider|Add0~14  = CARRY(( \clkdivider|counter [8] ) + ( GND ) + ( \clkdivider|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~13_sumout ),
	.cout(\clkdivider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~13 .extended_lut = "off";
defparam \clkdivider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[8] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[8] .is_wysiwyg = "true";
defparam \clkdivider|counter[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~93 (
// Equation(s):
// \clkdivider|Add0~93_sumout  = SUM(( \clkdivider|counter [9] ) + ( GND ) + ( \clkdivider|Add0~14  ))
// \clkdivider|Add0~94  = CARRY(( \clkdivider|counter [9] ) + ( GND ) + ( \clkdivider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~93_sumout ),
	.cout(\clkdivider|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~93 .extended_lut = "off";
defparam \clkdivider|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[9] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[9] .is_wysiwyg = "true";
defparam \clkdivider|counter[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Add0~5 (
// Equation(s):
// \clkdivider|Add0~5_sumout  = SUM(( \clkdivider|counter [10] ) + ( GND ) + ( \clkdivider|Add0~94  ))
// \clkdivider|Add0~6  = CARRY(( \clkdivider|counter [10] ) + ( GND ) + ( \clkdivider|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkdivider|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkdivider|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkdivider|Add0~5_sumout ),
	.cout(\clkdivider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Add0~5 .extended_lut = "off";
defparam \clkdivider|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \clkdivider|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|counter[10] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[10] .is_wysiwyg = "true";
defparam \clkdivider|counter[10] .power_up = "low";
// synopsys translate_on

dffeas \clkdivider|counter[11] (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\clkdivider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|counter[11] .is_wysiwyg = "true";
defparam \clkdivider|counter[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|Equal0~0 (
// Equation(s):
// \clkdivider|Equal0~0_combout  = (!\clkdivider|counter [11] & (\clkdivider|counter [10] & (!\clkdivider|counter [19] & \clkdivider|counter [8])))

	.dataa(!\clkdivider|counter [11]),
	.datab(!\clkdivider|counter [10]),
	.datac(!\clkdivider|counter [19]),
	.datad(!\clkdivider|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|Equal0~0 .extended_lut = "off";
defparam \clkdivider|Equal0~0 .lut_mask = 64'h0020002000200020;
defparam \clkdivider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \clkdivider|out~0 (
// Equation(s):
// \clkdivider|out~0_combout  = ( \clkdivider|Equal0~3_combout  & ( \clkdivider|Equal0~4_combout  & ( !\clkdivider|out~q  $ (((!\clkdivider|Equal0~0_combout ) # ((!\clkdivider|Equal0~1_combout ) # (!\clkdivider|Equal0~2_combout )))) ) ) ) # ( 
// !\clkdivider|Equal0~3_combout  & ( \clkdivider|Equal0~4_combout  & ( \clkdivider|out~q  ) ) ) # ( \clkdivider|Equal0~3_combout  & ( !\clkdivider|Equal0~4_combout  & ( \clkdivider|out~q  ) ) ) # ( !\clkdivider|Equal0~3_combout  & ( 
// !\clkdivider|Equal0~4_combout  & ( \clkdivider|out~q  ) ) )

	.dataa(!\clkdivider|out~q ),
	.datab(!\clkdivider|Equal0~0_combout ),
	.datac(!\clkdivider|Equal0~1_combout ),
	.datad(!\clkdivider|Equal0~2_combout ),
	.datae(!\clkdivider|Equal0~3_combout ),
	.dataf(!\clkdivider|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkdivider|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkdivider|out~0 .extended_lut = "off";
defparam \clkdivider|out~0 .lut_mask = 64'h5555555555555556;
defparam \clkdivider|out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \clkdivider|out (
	.clk(\nesclk|altera_pll_i|outclk_wire [0]),
	.d(\clkdivider|out~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdivider|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkdivider|out .is_wysiwyg = "true";
defparam \clkdivider|out .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \debug_stopclock~input (
	.i(debug_stopclock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_stopclock~input_o ));
// synopsys translate_off
defparam \debug_stopclock~input .bus_hold = "false";
defparam \debug_stopclock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_manualclock~input (
	.i(debug_manualclock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_manualclock~input_o ));
// synopsys translate_off
defparam \debug_manualclock~input .bus_hold = "false";
defparam \debug_manualclock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = LCELL((!\debug_manualclock~input_o ) # ((\clkdivider|out~q  & \debug_stopclock~input_o )))

	.dataa(!\clkdivider|out~q ),
	.datab(!\debug_stopclock~input_o ),
	.datac(!\debug_manualclock~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hF1F1F1F1F1F1F1F1;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|DIV5~0 (
// Equation(s):
// \apu|MOD_CDIV|DIV5~0_combout  = !\apu|MOD_CDIV|DIV0~q 

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|DIV5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV5~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|DIV5~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_CDIV|DIV5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIV5 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIV5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIV5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV5 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIV5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|DIV4~0 (
// Equation(s):
// \apu|MOD_CDIV|DIV4~0_combout  = (\apu|MOD_CDIV|DIV5~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (\apu|MOD_CDIV|DIV1~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_CDIV|DIV1~q ),
	.datac(!\apu|MOD_CDIV|DIV5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|DIV4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV4~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|DIV4~0 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \apu|MOD_CDIV|DIV4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIV4 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIV4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIV4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV4 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIV4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|DIV3~0 (
// Equation(s):
// \apu|MOD_CDIV|DIV3~0_combout  = (\apu|MOD_CDIV|DIV4~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (\apu|MOD_CDIV|DIV1~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_CDIV|DIV1~q ),
	.datac(!\apu|MOD_CDIV|DIV4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|DIV3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV3~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|DIV3~0 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \apu|MOD_CDIV|DIV3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIV3 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIV3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIV3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV3 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIV3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|DIV2~0 (
// Equation(s):
// \apu|MOD_CDIV|DIV2~0_combout  = (\apu|MOD_CDIV|DIV3~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (\apu|MOD_CDIV|DIV1~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_CDIV|DIV1~q ),
	.datac(!\apu|MOD_CDIV|DIV3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|DIV2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV2~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|DIV2~0 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \apu|MOD_CDIV|DIV2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIV2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIV2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIV2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV2 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIV2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|DIVM2~0 (
// Equation(s):
// \apu|MOD_CDIV|DIVM2~0_combout  = (\apu|MOD_CDIV|DIV2~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (\apu|MOD_CDIV|DIV1~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_CDIV|DIV1~q ),
	.datac(!\apu|MOD_CDIV|DIV2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|DIVM2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|DIVM2~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|DIVM2~0 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \apu|MOD_CDIV|DIVM2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIV1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIVM2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIV1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV1 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIV1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIV0 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIV1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIV0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIV0 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIV0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|nACLK2~0 (
// Equation(s):
// \apu|MOD_CDIV|nACLK2~0_combout  = (\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q )

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|nACLK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|nACLK2~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|nACLK2~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_CDIV|nACLK2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIVACLK1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|nACLK2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIVACLK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIVACLK1 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIVACLK1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIVACLK2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIVACLK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIVACLK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIVACLK2 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIVACLK2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|ACLK1~0 (
// Equation(s):
// \apu|MOD_CDIV|ACLK1~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_CDIV|DIVACLK2~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|ACLK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|ACLK1~0 .extended_lut = "off";
defparam \apu|MOD_CDIV|ACLK1~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_CDIV|ACLK1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|RUNDMC (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|RUN_LATCH~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|RUNDMC .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|RUNDMC .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|always0~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|always0~0_combout  = (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q )

	.dataa(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datab(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|always0~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|always0~0 .lut_mask = 64'h2222222222222222;
defparam \apu|MOD_SPRITE_DMA|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1[0]~7 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1[0]~7_combout  = !\apu|MOD_SPRITE_DMA|SPRA [0]

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[0]~7 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1[0]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_SPRITE_DMA|SPRA1[0]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[0] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|always0~1 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|always0~1_combout  = ( \apu|MOD_CDIV|DIVACLK2~q  & ( (!\rstn~input_o ) # ((!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & (\apu|MOD_SPRITE_DMA|NO_SPR~q  & \apu|MOD_CDIV|DIV0~q ))) ) ) # ( !\apu|MOD_CDIV|DIVACLK2~q  & ( !\rstn~input_o  ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datab(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datac(!\apu|MOD_CDIV|DIV0~q ),
	.datad(!\rstn~input_o ),
	.datae(!\apu|MOD_CDIV|DIVACLK2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|always0~1 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|always0~1 .lut_mask = 64'hFF00FF02FF00FF02;
defparam \apu|MOD_SPRITE_DMA|always0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[0] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~0_combout  = !\apu|MOD_SPRITE_DMA|SPRA [0] $ (!\apu|MOD_SPRITE_DMA|SPRA [1])

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~0 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_SPRITE_DMA|SPRA1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[1] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[1] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~1 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~1_combout  = !\apu|MOD_SPRITE_DMA|SPRA [2] $ (((!\apu|MOD_SPRITE_DMA|SPRA [0]) # (!\apu|MOD_SPRITE_DMA|SPRA [1])))

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRA [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~1 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~1 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \apu|MOD_SPRITE_DMA|SPRA1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[2] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[2] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~2 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~2_combout  = !\apu|MOD_SPRITE_DMA|SPRA [3] $ (((!\apu|MOD_SPRITE_DMA|SPRA [0]) # ((!\apu|MOD_SPRITE_DMA|SPRA [1]) # (!\apu|MOD_SPRITE_DMA|SPRA [2]))))

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRA [2]),
	.datad(!\apu|MOD_SPRITE_DMA|SPRA [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~2 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~2 .lut_mask = 64'h01FE01FE01FE01FE;
defparam \apu|MOD_SPRITE_DMA|SPRA1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[3] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[3] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~3 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~3_combout  = ( \apu|MOD_SPRITE_DMA|SPRA [4] & ( (!\apu|MOD_SPRITE_DMA|SPRA [0]) # ((!\apu|MOD_SPRITE_DMA|SPRA [1]) # ((!\apu|MOD_SPRITE_DMA|SPRA [2]) # (!\apu|MOD_SPRITE_DMA|SPRA [3]))) ) ) # ( !\apu|MOD_SPRITE_DMA|SPRA [4] & ( 
// (\apu|MOD_SPRITE_DMA|SPRA [0] & (\apu|MOD_SPRITE_DMA|SPRA [1] & (\apu|MOD_SPRITE_DMA|SPRA [2] & \apu|MOD_SPRITE_DMA|SPRA [3]))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRA [2]),
	.datad(!\apu|MOD_SPRITE_DMA|SPRA [3]),
	.datae(!\apu|MOD_SPRITE_DMA|SPRA [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~3 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~3 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \apu|MOD_SPRITE_DMA|SPRA1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[4] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[4] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRACout[4] (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRACout [4] = ( \apu|MOD_SPRITE_DMA|SPRA [4] & ( (\apu|MOD_SPRITE_DMA|SPRA [0] & (\apu|MOD_SPRITE_DMA|SPRA [1] & (\apu|MOD_SPRITE_DMA|SPRA [2] & \apu|MOD_SPRITE_DMA|SPRA [3]))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRA [2]),
	.datad(!\apu|MOD_SPRITE_DMA|SPRA [3]),
	.datae(!\apu|MOD_SPRITE_DMA|SPRA [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRACout [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRACout[4] .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRACout[4] .lut_mask = 64'h0000000100000001;
defparam \apu|MOD_SPRITE_DMA|SPRACout[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~4 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~4_combout  = !\apu|MOD_SPRITE_DMA|SPRA [5] $ (!\apu|MOD_SPRITE_DMA|SPRACout [4])

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [5]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRACout [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~4 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~4 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_SPRITE_DMA|SPRA1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[5] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[5] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~5 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~5_combout  = !\apu|MOD_SPRITE_DMA|SPRA [6] $ (((!\apu|MOD_SPRITE_DMA|SPRA [5]) # (!\apu|MOD_SPRITE_DMA|SPRACout [4])))

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [5]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [6]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRACout [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~5 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~5 .lut_mask = 64'h3636363636363636;
defparam \apu|MOD_SPRITE_DMA|SPRA1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[6] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[6] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRA1~6 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRA1~6_combout  = !\apu|MOD_SPRITE_DMA|SPRA [7] $ (((!\apu|MOD_SPRITE_DMA|SPRA [5]) # ((!\apu|MOD_SPRITE_DMA|SPRA [6]) # (!\apu|MOD_SPRITE_DMA|SPRACout [4]))))

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [5]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [6]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRA [7]),
	.datad(!\apu|MOD_SPRITE_DMA|SPRACout [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRA1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1~6 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRA1~6 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \apu|MOD_SPRITE_DMA|SPRA1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA1[7] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA1[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRA[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRA1 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_SPRITE_DMA|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRA[7] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRA[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|SPRACout[7] (
// Equation(s):
// \apu|MOD_SPRITE_DMA|SPRACout [7] = (\apu|MOD_SPRITE_DMA|SPRA [5] & (\apu|MOD_SPRITE_DMA|SPRA [6] & (\apu|MOD_SPRITE_DMA|SPRA [7] & \apu|MOD_SPRITE_DMA|SPRACout [4])))

	.dataa(!\apu|MOD_SPRITE_DMA|SPRA [5]),
	.datab(!\apu|MOD_SPRITE_DMA|SPRA [6]),
	.datac(!\apu|MOD_SPRITE_DMA|SPRA [7]),
	.datad(!\apu|MOD_SPRITE_DMA|SPRACout [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|SPRACout [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRACout[7] .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|SPRACout[7] .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_SPRITE_DMA|SPRACout[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRE (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|SPRACout [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRE .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRE .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|RESPR1 (
	.clk(\comb~0_combout ),
	.d(\rstn~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|RESPR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|RESPR1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|RESPR1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|RESPR2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|RESPR1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|RESPR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|RESPR2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|RESPR2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0_combout  = !\apu|MOD_MOS6502_WBCD|RESPR2~q 

	.dataa(!\apu|MOD_MOS6502_WBCD|RESPR2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0_combout  = (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & ((!\apu|MOD_CDIV|DIV0~q ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))))

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_CDIV|DIV0~q ),
	.datac(!\rstn~input_o ),
	.datad(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0 .lut_mask = 64'h4544454445444544;
defparam \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\apu|MOD_CDIV|ACLK1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT~8_combout  = (!\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT~8 .lut_mask = 64'h2222222222222222;
defparam \apu|MOD_MOS6502_WBCD|DOUT~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[1] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[2] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[0] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[4] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[6] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0 .lut_mask = 64'h3F153F153F153F15;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0 .lut_mask = 64'h0202020202020202;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[0] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [0] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [0] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[0] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[0] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout  = (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0 .lut_mask = 64'h0404040404040404;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[7] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4 .lut_mask = 64'h0010001000100010;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7 .lut_mask = 64'hFEFEFEFEFEFEFEFE;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout  ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND .lut_mask = 64'hFFFFFFFF00000200;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0 .lut_mask = 64'h000ACFCF000ACFCF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1 .lut_mask = 64'h0008000800080008;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2 .lut_mask = 64'hEF000000EF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0 .lut_mask = 64'h0008000800080008;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1 .lut_mask = 64'h0404040404040404;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ) # ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR 
// [4] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2 .lut_mask = 64'hFFF4F0F0FFF4F0F0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_YR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1_combout  = (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1 .lut_mask = 64'h0404040404040404;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5 .lut_mask = 64'h4A0000004A000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]) # (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout  ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout  ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2 .lut_mask = 64'hCCCCCCCCCCCCCCC4;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1_combout ) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~1_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3 .lut_mask = 64'h0000FFE00000FFE0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]) # ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout  
// & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4 .lut_mask = 64'h0000FDCC0000FDCC;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ACR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [4] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [4])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [4] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [4])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8 .lut_mask = 64'h0000000400000004;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [1])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [2])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2 .lut_mask = 64'h2727272727272727;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [3])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [2]))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [3]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [3] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0])) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [3] & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0])))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 
// [0])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0 .lut_mask = 64'h00002E0C00002200;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] $ (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1 .lut_mask = 64'h17051200F7F5F2F0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0 .lut_mask = 64'h2323232323232323;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0 .lut_mask = 64'h0202020202020202;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T62~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T67~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0 .lut_mask = 64'h0008000800080008;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1 .lut_mask = 64'h0200020202000202;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26 .lut_mask = 64'h0002000000020000;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR~combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR .lut_mask = 64'h555D555555555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR~combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0 .lut_mask = 64'h8000800080008000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0 .lut_mask = 64'h8000000080000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0 .lut_mask = 64'h2000200020002000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout 
// ) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0_combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1 .lut_mask = 64'hDDD0DDD0DDD0DDD0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0 .lut_mask = 64'hF707F404F707F404;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout )) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1 .lut_mask = 64'h0011101044555454;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2 .lut_mask = 64'h0020002000200020;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3 .lut_mask = 64'h0100000001000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25 .lut_mask = 64'h0004000400040004;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14 .lut_mask = 64'h0000200000002000;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout ) 
// # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~25_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0 .lut_mask = 64'hC040C040C040C040;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_SR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0 .lut_mask = 64'h2020202020202020;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10 .lut_mask = 64'h0004000000040000;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout )) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0 .lut_mask = 64'hF700F700F700F700;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0 .lut_mask = 64'h4000400040004000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|nPRDYR1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|RDY~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|nPRDYR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|nPRDYR1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|nPRDYR1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|nPRDYR2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|nPRDYR1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|nPRDYR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|nPRDYR2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|nPRDYR2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout  & (\apu|MOD_MOS6502_WBCD|nPRDYR2~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|nPRDYR2~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1 .lut_mask = 64'h0002000200020002;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ) 
// # ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout )))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0 .lut_mask = 64'h1100515011005150;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( 
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1 .lut_mask = 64'h0889000108090001;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2_combout  = (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2 .lut_mask = 64'h0101010101010101;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout  ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ) # ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3 .lut_mask = 64'hFF01FF00FF01FF00;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] $ (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0 .lut_mask = 64'h0400040104000001;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9 .lut_mask = 64'h0040000000400000;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0 .lut_mask = 64'h0000F7570000F757;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ) # ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0 .lut_mask = 64'h0000B0A00000B0A0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [4]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8 .lut_mask = 64'hECA0ECA0ECA0ECA0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout  = ( \apu|MOD_MOS6502_WBCD|S_REG [4] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [4])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|S_REG [4] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [4])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|S_REG [4]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9 .lut_mask = 64'h0307337700000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13 .lut_mask = 64'h0808080808080808;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2~q ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BR2_LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0 .lut_mask = 64'hB380B380B380B380;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout 
//  & ( ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) # (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout  ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1 .lut_mask = 64'h3333000033370005;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0 .lut_mask = 64'h0000000100000001;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1_combout  = ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1_combout  & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1 .lut_mask = 64'hD555D555D555D555;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4 .lut_mask = 64'h8880888088808880;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout )))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~4_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1 .lut_mask = 64'h20202220F0F0F2F0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2 .lut_mask = 64'hA222A222A222A222;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~1_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3 .lut_mask = 64'hA200A200A200A200;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ))))) ) 
// )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~1_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout  = (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~q ))))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|DB_ADDR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0 .lut_mask = 64'h5554555455545554;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout  = (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24 .lut_mask = 64'h0101010101010101;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17 .lut_mask = 64'h2222222222222222;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]) # 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout )))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1 .lut_mask = 64'h0003222300032223;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2 .lut_mask = 64'h2000200020002000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~1_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3 .lut_mask = 64'h0020AAAA0020AAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [0])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [1])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0 .lut_mask = 64'h2727272727272727;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1])))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0] & ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1 .lut_mask = 64'h0C1D0C1D0C1D0C1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2 .lut_mask = 64'h0500070305000703;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3 .lut_mask = 64'h0001000000010000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3_combout  ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3_combout  & ( 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1_combout ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2_combout ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~1_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~2_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4 .lut_mask = 64'h10FFFFFF10FFFFFF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0 .lut_mask = 64'hFB000000FB000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~1_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~3_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4 .lut_mask = 64'h0000800000008000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1 .lut_mask = 64'h4040404040404040;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1])))) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout  )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2 .lut_mask = 64'hFFFFDDCFFFFFDDCF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~q 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18 .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]) 
// # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q )))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_D~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|D_LATCH2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0 .lut_mask = 64'h0ACEFACE0ACEFACE;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nD_OUT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7 .lut_mask = 64'hA0ECA0ECA0ECA0EC;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]))))) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]))))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datag(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3 .extended_lut = "on";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3 .lut_mask = 64'h0000001001010022;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_XR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [3] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [3])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [3] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [3])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [2] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [2])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [2] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [2])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [1] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [1])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [1] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [1])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [1]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout  = (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0 .lut_mask = 64'h0A0A00330A0A0033;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19 .lut_mask = 64'h0020002000200020;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]))))) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & ( 
// ((((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datag(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4 .extended_lut = "on";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4 .lut_mask = 64'h00000F0F80A0FFFF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q )))) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4_combout ))))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~4_combout ),
	.datag(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0 .extended_lut = "on";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0 .lut_mask = 64'h1300000013000F0F;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0_combout 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [7] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|Y_REG [7] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q )) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [7] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|Y_REG [7] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|Y_REG [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0 .lut_mask = 64'h5540404055404040;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0 .lut_mask = 64'h2222222222222222;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2~q ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH~q ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|MUX_LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR 
// [7] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|FFLATCH1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2 .lut_mask = 64'h0000000200000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2_combout  ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ) # 
// (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q )) # (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout )) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1 .lut_mask = 64'hFBFFFFFF00000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[7] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [7] = !\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[7] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[7] .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [6] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [6])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [6] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [6])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH .lut_mask = 64'h0800080008000800;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCH_PCH~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6 .lut_mask = 64'h01FE01FE01FE01FE;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout )) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & ( 
// (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0 .lut_mask = 64'hFFFFD5FF0000C000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2]))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1 .lut_mask = 64'h0000541000005410;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2 .lut_mask = 64'h00D000D000D000D0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout ) 
// # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3 .lut_mask = 64'h00FB00FB00FB00FB;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~1_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADDR~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4 .lut_mask = 64'h0004000400040004;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0 .lut_mask = 64'h0040004000400040;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout )))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~17_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0 .lut_mask = 64'hFAFAFAC8FAFAFAC8;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [5]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [5]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [5] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5])))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5] & (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q )) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH 
// [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14 .lut_mask = 64'h135F0000135F0000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [5] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [5])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [5] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [5])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[5] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [5] = !\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[5] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[5] .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|XORo[5] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|OR~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout  = (\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI 
// [6]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16 .lut_mask = 64'h00FE00FE00FE00FE;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo 
// [5] $ (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]))))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [5] $ (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]))))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout  ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17 .lut_mask = 64'hFFFFFFFF11141444;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STKOP~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0 .lut_mask = 64'h0400000004000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [5] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [5]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [5] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1 .lut_mask = 64'h0D0D0D0D0D0D0D0D;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|JB~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0 .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout  & (((\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0 .lut_mask = 64'h2AAA2AAA2AAA2AAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11 .lut_mask = 64'h0404040404040404;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0 .lut_mask = 64'hDF00DF00DF00DF00;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|DL_PCH~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1 .lut_mask = 64'h0202020202020202;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5] & ( (\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|DL_LATCH [5] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q )) ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ) ) ) ) # 
// ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5] & ( (\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|DL_LATCH [5] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6 .lut_mask = 64'h0001000F01010F0F;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [5]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [5])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [5]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10 .lut_mask = 64'hECA0ECA0ECA0ECA0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout  = ( \apu|MOD_MOS6502_WBCD|S_REG [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [5])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|S_REG [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [5])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|S_REG [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11 .lut_mask = 64'h001F1F1F00000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ))))) 
// ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[5] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5] & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4])))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] & (((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI 
// [5] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5] & (((\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[5] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[5] .lut_mask = 64'h1117177711171777;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19_combout  = (\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI 
// [7]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19 .lut_mask = 64'h00FE00FE00FE00FE;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6] 
// $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5])))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19_combout  )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20 .lut_mask = 64'hFFFF1441FFFF1441;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [6] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [6]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [6] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout  = ( \apu|MOD_MOS6502_WBCD|DL_LATCH [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) ) ) ) # ( \apu|MOD_MOS6502_WBCD|DL_LATCH [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6] & 
// ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|DL_LATCH [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7 .lut_mask = 64'h0003010300331133;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [6]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [6])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [6]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12 .lut_mask = 64'hECA0ECA0ECA0ECA0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout  = ( \apu|MOD_MOS6502_WBCD|S_REG [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [6])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|S_REG [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [6])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|S_REG [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13 .lut_mask = 64'h0307337700000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ))))) 
// ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo 
// [7] $ (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]))))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [7] $ (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]))))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout  ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|XORo [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1 .lut_mask = 64'hFFFFFFFF11121222;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout  = (!\apu|MOD_MOS6502_WBCD|S_REG [7] & (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~q  & !\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ))) # (\apu|MOD_MOS6502_WBCD|S_REG [7] & (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~q  & !\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|S_REG [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB7~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1 .lut_mask = 64'h2F222F222F222F22;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & ( \apu|MOD_MOS6502_WBCD|DL_LATCH [7] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & ( \apu|MOD_MOS6502_WBCD|DL_LATCH [7] & ( (\apu|MOD_CDIV|DIV0~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & ((\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q )))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q 
//  & ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [7] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & ((\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|DL_LATCH [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0 .lut_mask = 64'h0000033301110333;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [7]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [7])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|X_REG [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7 .lut_mask = 64'h51000000F3000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7])))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7] & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14 .lut_mask = 64'hF888F888F888F888;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [7])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14_combout  & ( (\apu|MOD_MOS6502_WBCD|S_REG [7] & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [7])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [7]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15 .lut_mask = 64'h010F11FF00000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ))))) 
// ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[7] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [7] = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7] & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6])))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & (((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI 
// [7] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & (((\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[7] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[7] .lut_mask = 64'h1117177711171777;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q  & 
// (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q  & !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q  & !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ))))) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q  & 
// (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH~q 
// ))))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]) # (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q  & !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ))))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_C~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|COUT_LATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_CR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ),
	.datag(!\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0 .extended_lut = "on";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0 .lut_mask = 64'hFFF4FF4EF4F4444E;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1 .lut_mask = 64'h0A020A020A020A02;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1_combout  & ( ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0_combout ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] 
// & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~16_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2 .lut_mask = 64'h040404FF040404FF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|BRX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0 .lut_mask = 64'h0400040004000400;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN4~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN3~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN2~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ACIN1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0 .lut_mask = 64'h8000800080008000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|Z_ADD~0_combout ),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AI[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q  $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI 
// [0]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2 .lut_mask = 64'h4114411441144114;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3_combout  & ( ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2_combout ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3_combout  )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~2_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4 .lut_mask = 64'hFFFF01FFFFFF01FF;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0] & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0]) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0] & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0 .lut_mask = 64'h002A2A2A002A2A2A;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [0])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0_combout  & ( (\apu|MOD_MOS6502_WBCD|S_REG [0] & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [0])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|S_REG [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1 .lut_mask = 64'h0000000000373737;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ))))) ) 
// )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[1] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1] = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1] $ (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0])))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1] $ (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[1] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[1] .lut_mask = 64'h6696969966969699;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout  & ( ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] 
// & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2])) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout  ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [1]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6 .lut_mask = 64'hFFFFFFFF00053337;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [1]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout  = ( \apu|MOD_MOS6502_WBCD|DL_LATCH [1] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [1] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) ) ) ) # ( \apu|MOD_MOS6502_WBCD|DL_LATCH [1] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [1] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1] & 
// ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|DL_LATCH [1]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2 .lut_mask = 64'h0003010300331133;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [1]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [1])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q  & 
// (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0 .lut_mask = 64'h7077707770777077;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1] & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~q  & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1]) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~q  & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1]) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|Z_ADL1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [1]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2 .lut_mask = 64'h103050F0103050F0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout  = ( \apu|MOD_MOS6502_WBCD|S_REG [1] & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [1])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|S_REG [1] & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [1])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [1]),
	.datae(!\apu|MOD_MOS6502_WBCD|S_REG [1]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3 .lut_mask = 64'h0000000003073377;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ))))) ) 
// )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[1] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1] = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0])))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]))) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q  & \apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0]))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1] & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q  & \apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nACIN~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[1] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[1] .lut_mask = 64'h1171717711717177;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7 .lut_mask = 64'h0101010101010101;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout  ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout  & ( 
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1])))) ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout  ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT~7_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9 .lut_mask = 64'hFFFFFFFF1441FFFF;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [2] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [2]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [2] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout  = ( \apu|MOD_MOS6502_WBCD|DL_LATCH [2] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [2] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) ) ) ) # ( \apu|MOD_MOS6502_WBCD|DL_LATCH [2] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [2] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2] & 
// ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3 .lut_mask = 64'h0003010300331133;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [2]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [2])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [2]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4 .lut_mask = 64'hECA0ECA0ECA0ECA0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout  = ( \apu|MOD_MOS6502_WBCD|S_REG [2] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [2])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|S_REG [2] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [2])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|S_REG [2]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5 .lut_mask = 64'h0307337700000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ))))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[3] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3] = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3] $ (((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2])))) ) ) 
// # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3] $ (((\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[3] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[3] .lut_mask = 64'h6669699966696999;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout  & ( ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI 
// [4] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3] & ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q  & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4])) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout  ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|SUMo [3]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11 .lut_mask = 64'hFFFFFFFF00053337;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_S~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG_LATCH1[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|S_REG[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|S_REG_LATCH1 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|S_REG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|S_REG[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|S_REG[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [3] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [3] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout  = ( \apu|MOD_MOS6502_WBCD|DL_LATCH [3] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [3] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) ) ) ) # ( \apu|MOD_MOS6502_WBCD|DL_LATCH [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3] & 
// ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4 .lut_mask = 64'h0003010300331133;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [3]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [3])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [3]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [3]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [3] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~7_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9 .lut_mask = 64'h7000700070007000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[3]~9_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  $ (((!\apu|MOD_CDIV|DIV0~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout )) # (\apu|MOD_CDIV|DIV0~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ))))) ) 
// )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|NDB_ADDR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADL_ADDR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4 .lut_mask = 64'h6627663366276633;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_ALU|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|BI[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[3] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3] = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3] & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2])))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] & (((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI 
// [3] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3] & (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3] & (((\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[3] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[3] .lut_mask = 64'h1117177711171777;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] 
// & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|EORS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ORS~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ANDS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12 .lut_mask = 64'hEBC0E8C0EBC0E8C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13_combout  = (\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5]) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI 
// [5]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SRS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13 .lut_mask = 64'h00FE00FE00FE00FE;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4] $ (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4] 
// $ (\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3])))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13_combout  )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SUMS~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14 .lut_mask = 64'hFFFF1441FFFF1441;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|RESULT[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ADD[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [4]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [4] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout  = ( \apu|MOD_MOS6502_WBCD|DL_LATCH [4] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [4] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) ) ) ) # ( \apu|MOD_MOS6502_WBCD|DL_LATCH [4] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [4] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4] & 
// ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5 .lut_mask = 64'h0003010300331133;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [4]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [4])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [4])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~10_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[4]~11_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [6])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~14_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[6]~15_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [7])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|X_REG [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[7]~1_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0 .lut_mask = 64'h00000000F7555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [7] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [7] ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [7] & ( (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4] & \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0 .lut_mask = 64'h00000001FFFFFFFE;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~3_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|nSBXY~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0 .lut_mask = 64'h0808080808080808;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20 .lut_mask = 64'h0000000000010000;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|ARC_CR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1 .lut_mask = 64'h0002000000020000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ) # (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR~q )) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_NR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|N_LATCH2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0 .lut_mask = 64'hA800ABFFA800ABFF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18 .lut_mask = 64'hA0ECA0ECA0ECA0EC;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [7]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [7]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [7] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [7]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~18_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20 .lut_mask = 64'h7000700070007000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[7]~20_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[7]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[7]~17 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [7] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [7])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [7] & ( 
// (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [7])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|SPRBUF [7]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[7]~17 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[7]~17 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[7]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0_combout  = (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|PGX~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0 .lut_mask = 64'hFF7FFF7FFF7FFF7F;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|always0~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|always0~1_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADL_ABLR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|always0~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|always0~1 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|always0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[0]~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[0]~0_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [0] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[0]~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[0]~0 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q  & ( \rstn~input_o  ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q  & ( (\rstn~input_o  
// & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( !\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q  & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_CDIV|DIV0~q  & \rstn~input_o )) ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( !\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q  & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_CDIV|DIV0~q  & \rstn~input_o )) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_CDIV|DIV0~q ),
	.datac(!\rstn~input_o ),
	.datad(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0 .lut_mask = 64'h080808080F0C0F0F;
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q 

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] $ (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1])

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0 .lut_mask = 64'h9999999999999999;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT~1_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [1] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~1 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|always0~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|always0~0_combout  = ( \apu|MOD_DPCM_CHANNEL|EN_LATCH1~q  & ( \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( (!\rstn~input_o ) # ((\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_CDIV|DIVACLK2~q  & !\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ))) ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q  & ( \apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( !\rstn~input_o  ) ) ) # ( \apu|MOD_DPCM_CHANNEL|EN_LATCH1~q  & ( !\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( (!\rstn~input_o ) # ((\apu|MOD_CDIV|DIV0~q  & 
// \apu|MOD_CDIV|DIVACLK2~q )) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q  & ( !\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q  & ( (!\rstn~input_o ) # ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_CDIV|DIVACLK2~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|always0~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|always0~0 .lut_mask = 64'hCDCDCDCDCCCCCDCC;
defparam \apu|MOD_DPCM_CHANNEL|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2] $ (((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1 .lut_mask = 64'h8787878787878787;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT~2_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [2] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~2 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3] $ ((((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2 .lut_mask = 64'h807F807F807F807F;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT~3 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT~3_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [3] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~3 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~3 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[0]~31 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[0]~31_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( \apu|MOD_SPRITE_DMA|SPRA [0] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [0]))) # 
// (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( \apu|MOD_SPRITE_DMA|SPRA [0] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [0]))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( !\apu|MOD_SPRITE_DMA|SPRA [0] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # 
// ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & \apu|MOD_MOS6502_WBCD|ABL_LATCH [0])) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( !\apu|MOD_SPRITE_DMA|SPRA [0] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// \apu|MOD_MOS6502_WBCD|ABL_LATCH [0])) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [0]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[0]~31 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[0]~31 .lut_mask = 64'h0050AAFA0151ABFB;
defparam \apu|MOD_SPRITE_DMA|ADR[0]~31 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~0_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] $ (!\apu|MOD_DPCM_CHANNEL|DMC_A [1])

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~0 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A~0_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A1 [1] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A1 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~0 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[1]~32 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[1]~32_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( \apu|MOD_SPRITE_DMA|SPRA [1] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [1]))) # 
// (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( \apu|MOD_SPRITE_DMA|SPRA [1] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [1]))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( !\apu|MOD_SPRITE_DMA|SPRA [1] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # 
// ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & \apu|MOD_MOS6502_WBCD|ABL_LATCH [1])) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( !\apu|MOD_SPRITE_DMA|SPRA [1] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// \apu|MOD_MOS6502_WBCD|ABL_LATCH [1])) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [1]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[1]~32 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[1]~32 .lut_mask = 64'h0050AAFA0151ABFB;
defparam \apu|MOD_SPRITE_DMA|ADR[1]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~1_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [2] $ (((!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]) # (!\apu|MOD_DPCM_CHANNEL|DMC_A [1])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~1 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A~1_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A1 [2] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A1 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~1 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[2]~33 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[2]~33_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( \apu|MOD_SPRITE_DMA|SPRA [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|always0~0_combout  & !\apu|MOD_MOS6502_WBCD|ABL_LATCH [2])) ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( \apu|MOD_SPRITE_DMA|SPRA [2] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & !\apu|MOD_MOS6502_WBCD|ABL_LATCH [2])) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( 
// !\apu|MOD_SPRITE_DMA|SPRA [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((!\apu|MOD_MOS6502_WBCD|ABL_LATCH [2]))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))) ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( !\apu|MOD_SPRITE_DMA|SPRA [2] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((!\apu|MOD_MOS6502_WBCD|ABL_LATCH [2]))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [2]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[2]~33 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[2]~33 .lut_mask = 64'hFBAB5101FAAA5000;
defparam \apu|MOD_SPRITE_DMA|ADR[2]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~2_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [3] $ (((!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [1]) # (!\apu|MOD_DPCM_CHANNEL|DMC_A [2]))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~2 .lut_mask = 64'h01FE01FE01FE01FE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A~2_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A1 [3] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~2 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[3]~34 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[3]~34_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( \apu|MOD_SPRITE_DMA|SPRA [3] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [3]))) # 
// (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( \apu|MOD_SPRITE_DMA|SPRA [3] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [3]))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( !\apu|MOD_SPRITE_DMA|SPRA [3] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # 
// ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & \apu|MOD_MOS6502_WBCD|ABL_LATCH [3])) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( !\apu|MOD_SPRITE_DMA|SPRA [3] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// \apu|MOD_MOS6502_WBCD|ABL_LATCH [3])) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[3]~34 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[3]~34 .lut_mask = 64'h0050AAFA0151ABFB;
defparam \apu|MOD_SPRITE_DMA|ADR[3]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~3 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~3_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [1]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [2]) # (!\apu|MOD_DPCM_CHANNEL|DMC_A [3]))) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & (\apu|MOD_DPCM_CHANNEL|DMC_A [1] & (\apu|MOD_DPCM_CHANNEL|DMC_A [2] & \apu|MOD_DPCM_CHANNEL|DMC_A [3]))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~3 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~3 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A~3 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A~3_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A1 [4] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A1 [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~3 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~3 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[4]~35 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( \apu|MOD_SPRITE_DMA|SPRA [4] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [4]))) # 
// (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( \apu|MOD_SPRITE_DMA|SPRA [4] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// ((\apu|MOD_MOS6502_WBCD|ABL_LATCH [4]))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( !\apu|MOD_SPRITE_DMA|SPRA [4] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # 
// ((!\apu|MOD_SPRITE_DMA|always0~0_combout  & \apu|MOD_MOS6502_WBCD|ABL_LATCH [4])) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( !\apu|MOD_SPRITE_DMA|SPRA [4] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|always0~0_combout  & 
// \apu|MOD_MOS6502_WBCD|ABL_LATCH [4])) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [4]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [4]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[4]~35 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[4]~35 .lut_mask = 64'h0050AAFA0151ABFB;
defparam \apu|MOD_SPRITE_DMA|ADR[4]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q  & ( (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0 .lut_mask = 64'h0000011100000111;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~9_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|a~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0 .lut_mask = 64'hAAAAAAAAAAAAAA8A;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q  & ((\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q  
// & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL_LATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL_LATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL_LATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL_LATCH1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL_LATCH1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout  & ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  & (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q )) # (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1 .lut_mask = 64'hAAAA22222AAA2222;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|always0~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|always0~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|ADH_ABHR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|always0~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|always0~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [2])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~6_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[2]~7_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [3])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~8_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[3]~9_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|nR4015~0 (
// Equation(s):
// \apu|MOD_REG_SEL|nR4015~0_combout  = ( !\apu|MOD_MOS6502_WBCD|ABH_LATCH [4] & ( (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [0] & (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [1] & (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [2] & !\apu|MOD_MOS6502_WBCD|ABH_LATCH [3]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|nR4015~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|nR4015~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|nR4015~0 .lut_mask = 64'h8000000080000000;
defparam \apu|MOD_REG_SEL|nR4015~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|nR4015~1 (
// Equation(s):
// \apu|MOD_REG_SEL|nR4015~1_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [6] & ( (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [7] & (!\apu|MOD_MOS6502_WBCD|ABL_LATCH [5] & (!\apu|MOD_MOS6502_WBCD|ABL_LATCH [6] & !\apu|MOD_MOS6502_WBCD|ABL_LATCH [7]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [7]),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|nR4015~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|nR4015~1 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|nR4015~1 .lut_mask = 64'h0000800000008000;
defparam \apu|MOD_REG_SEL|nR4015~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4012~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4012~0_combout  = (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5] & (\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (\apu|MOD_REG_SEL|nR4015~0_combout  & \apu|MOD_REG_SEL|nR4015~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datac(!\apu|MOD_REG_SEL|nR4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4012~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4012~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4012~0 .lut_mask = 64'h0002000200020002;
defparam \apu|MOD_REG_SEL|W4012~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4013~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4013~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[0]~31_combout  & (\apu|MOD_SPRITE_DMA|ADR[1]~32_combout  & (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & 
// !\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4013~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4013~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4013~0 .lut_mask = 64'h0000000000000100;
defparam \apu|MOD_REG_SEL|W4013~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [4] & ( (((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2] & !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3 .lut_mask = 64'h80007FFF80007FFF;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DSLOAD~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout  = (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DSLOAD~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DSLOAD~1 .lut_mask = 64'hFFBAFFBAFFBAFFBA;
defparam \apu|MOD_DPCM_CHANNEL|DSLOAD~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [0]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [4] & ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [5] ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4] & ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [5] & ( (((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]) # 
// (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4] & ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [5] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & 
// (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2] & !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]))) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4 .lut_mask = 64'h800000007FFFFFFF;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [1]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCout[5] (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCout [5] = ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4] & ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [5] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2] & 
// !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]))) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [4]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[5] .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[5] .lut_mask = 64'h8000000000000000;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[5] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCout [5] $ (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6])

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [2]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPRBUF[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPRBUF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPRBUF[3] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPRBUF[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[3]~13 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [3] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [3])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [3] & ( 
// (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [3])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|SPRBUF [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[3]~13 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[3]~13 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[3]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7] $ (((!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6 .lut_mask = 64'h4B4B4B4B4B4B4B4B;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [3]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8] $ (((!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]) # ((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7 .lut_mask = 64'h40BF40BF40BF40BF;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[8] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[8] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [4]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[8] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCout[8] (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCout [8] = (\apu|MOD_DPCM_CHANNEL|DMCSLCout [5] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7] & !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCout [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[8] .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[8] .lut_mask = 64'h4000400040004000;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[8] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [9] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]) # (((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6])) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9] & ( (\apu|MOD_DPCM_CHANNEL|DMCSLCout [5] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7] & !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8 .lut_mask = 64'h4000BFFF4000BFFF;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[9] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[9] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[9] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[9] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [5]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[9] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[9] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [9] & ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [10] ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9] & ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [10] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]) # 
// (((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7])) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6])) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9] & ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10] & ( (\apu|MOD_DPCM_CHANNEL|DMCSLCout [5] & 
// (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7] & !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]))) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [8]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9 .lut_mask = 64'h40000000BFFFFFFF;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[10] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[10] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[10] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[10] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [6]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[10] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[10] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_LEN[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4013~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_LEN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_LEN[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [11] $ (((!\apu|MOD_DPCM_CHANNEL|DMCSLCout [8]) # ((\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10]) # (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9]))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [8]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10 .lut_mask = 64'h40BF40BF40BF40BF;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[11] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[11] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT1[11] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[11] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_LEN [7]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[11] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCout[11] (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCout [11] = (\apu|MOD_DPCM_CHANNEL|DMCSLCout [8] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9] & (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10] & !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [11])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCout [8]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [9]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [10]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCout [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[11] .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[11] .lut_mask = 64'h4000400040004000;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCout[11] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|SOUT_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCout [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|SOUT_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|SOUT_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4010~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4010~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout  & (!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout  & (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & 
// !\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4010~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4010~0 .lut_mask = 64'h0000000000000800;
defparam \apu|MOD_REG_SEL|W4010~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|LOOP (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4010~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|LOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|LOOP .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|LOOP .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|ED1~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|ED1~0_combout  = (\apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q  & !\apu|MOD_DPCM_CHANNEL|LOOP~q )

	.dataa(!\apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q ),
	.datab(!\apu|MOD_DPCM_CHANNEL|LOOP~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|ED1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|ED1~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|ED1~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_DPCM_CHANNEL|ED1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_EN~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_EN~0_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_EN~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ) # ((!\apu|MOD_REG_SEL|W4012~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ))) ) ) # 
// ( !\apu|MOD_DPCM_CHANNEL|DMC_EN~q  & ( (\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & (\apu|MOD_REG_SEL|W4012~2_combout  & (\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout  & \apu|MOD_REG_SEL|W4015~0_combout ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.datab(!\apu|MOD_REG_SEL|W4012~2_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.datad(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_EN~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN~0 .lut_mask = 64'h0001FFEF0001FFEF;
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_EN~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_EN~1_combout  = ( \apu|MOD_DPCM_CHANNEL|ED1~0_combout  & ( \apu|MOD_DPCM_CHANNEL|DMC_EN~0_combout  & ( (\rstn~input_o  & ((!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_CDIV|DIVACLK2~q ) # (\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q )))) ) ) 
// ) # ( !\apu|MOD_DPCM_CHANNEL|ED1~0_combout  & ( \apu|MOD_DPCM_CHANNEL|DMC_EN~0_combout  & ( \rstn~input_o  ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|ED1~0_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_EN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN~1 .lut_mask = 64'h0000000033333233;
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_EN (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_EN~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_EN .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|EN_LATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_EN~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|EN_LATCH2~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|EN_LATCH2~0_combout  = !\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q 

	.dataa(!\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|EN_LATCH2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH2~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|nACLK2 (
// Equation(s):
// \apu|MOD_CDIV|nACLK2~combout  = (\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|nACLK2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|nACLK2 .extended_lut = "off";
defparam \apu|MOD_CDIV|nACLK2 .lut_mask = 64'h4545454545454545;
defparam \apu|MOD_CDIV|nACLK2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|EN_LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|EN_LATCH2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|EN_LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|EN_LATCH3~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|EN_LATCH3~0_combout  = !\apu|MOD_DPCM_CHANNEL|EN_LATCH2~q 

	.dataa(!\apu|MOD_DPCM_CHANNEL|EN_LATCH2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|EN_LATCH3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH3~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH3~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|EN_LATCH3 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|EN_LATCH3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH3 .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|EN_LATCH3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DSLOAD~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout  = (!\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q  & (((\apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q  & !\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q )) # (\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q ))) # (\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q  & 
// (((\apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q  & !\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ),
	.datab(!\apu|MOD_DPCM_CHANNEL|EN_LATCH1~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|SOUT_LATCH~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DSLOAD~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DSLOAD~0 .lut_mask = 64'h2F222F222F222F22;
defparam \apu|MOD_DPCM_CHANNEL|DSLOAD~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSLCNT~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSLCNT~0_combout  = ( \apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout  & ( (\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [0] & ((!\apu|MOD_CDIV|DIV0~q ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q )))) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout  
// & ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [0] ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT1 [0]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~0 .lut_mask = 64'h00FF00BA00FF00BA;
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSLCNT[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSLCNT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSLCNT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[0]~1 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[0]~1_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( \apu|MOD_SPRITE_DMA|SPRA [0] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( \apu|MOD_SPRITE_DMA|SPRA [0] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & ( !\apu|MOD_SPRITE_DMA|SPRA [0] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[0]~1 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[0]~1 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[1]~2 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[1]~2_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [1] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[1]~2 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[1]~2 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[1]~3 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[1]~3_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( \apu|MOD_SPRITE_DMA|SPRA [1] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( \apu|MOD_SPRITE_DMA|SPRA [1] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( 
// \apu|MOD_DPCM_CHANNEL|DMC_A [1] & ( !\apu|MOD_SPRITE_DMA|SPRA [1] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[1]~3 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[1]~3 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[2]~4 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[2]~4_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( \apu|MOD_SPRITE_DMA|SPRA [2] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( \apu|MOD_SPRITE_DMA|SPRA [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( 
// \apu|MOD_DPCM_CHANNEL|DMC_A [2] & ( !\apu|MOD_SPRITE_DMA|SPRA [2] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[2]~4 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[2]~4 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[2]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[2]~5 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[2]~5_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) # ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q )))) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|ABL_LATCH [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[2]~5 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[2]~5 .lut_mask = 64'h0040554500405545;
defparam \apu|MOD_SPRITE_DMA|ADR[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4015~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4015~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[2]~4_combout  & ( \apu|MOD_SPRITE_DMA|ADR[2]~5_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout  & (!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout  & ((\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ) # 
// (\apu|MOD_SPRITE_DMA|ADR[0]~0_combout )))) ) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[2]~4_combout  & ( \apu|MOD_SPRITE_DMA|ADR[2]~5_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout  & (!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout  & 
// ((\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ) # (\apu|MOD_SPRITE_DMA|ADR[0]~0_combout )))) ) ) ) # ( \apu|MOD_SPRITE_DMA|ADR[2]~4_combout  & ( !\apu|MOD_SPRITE_DMA|ADR[2]~5_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout  & ((\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ) # (\apu|MOD_SPRITE_DMA|ADR[0]~0_combout )))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~0_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4015~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4015~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4015~0 .lut_mask = 64'h0000700070007000;
defparam \apu|MOD_REG_SEL|W4015~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[5]~8 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[5]~8_combout  = (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) # ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[5]~8 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[5]~8 .lut_mask = 64'h5545554555455545;
defparam \apu|MOD_SPRITE_DMA|ADR[5]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[3]~7 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[3]~7_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( \apu|MOD_SPRITE_DMA|SPRA [3] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( \apu|MOD_SPRITE_DMA|SPRA [3] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( 
// \apu|MOD_DPCM_CHANNEL|DMC_A [3] & ( !\apu|MOD_SPRITE_DMA|SPRA [3] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[3]~7 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[3]~7 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[3]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[4]~9 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[4]~9_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [4] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[4]~9 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[4]~9 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[4]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[4]~10 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[4]~10_combout  = ( \apu|MOD_SPRITE_DMA|SPRA [4] & ( ((\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) # (\apu|MOD_DPCM_CHANNEL|DMC_A [4]) ) ) # ( !\apu|MOD_SPRITE_DMA|SPRA [4] 
// & ( (\apu|MOD_DPCM_CHANNEL|DMC_A [4] & ((!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q )))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datac(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [4]),
	.datae(!\apu|MOD_SPRITE_DMA|SPRA [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[4]~10 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[4]~10 .lut_mask = 64'h00FB04FF00FB04FF;
defparam \apu|MOD_SPRITE_DMA|ADR[4]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|nR4015~3 (
// Equation(s):
// \apu|MOD_REG_SEL|nR4015~3_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout  & (!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout  & 
// ((!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ) # (\apu|MOD_SPRITE_DMA|ADR[4]~9_combout )))) ) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout  & \apu|MOD_SPRITE_DMA|ADR[4]~9_combout )) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~10_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|nR4015~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|nR4015~3 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|nR4015~3 .lut_mask = 64'h00C080C000000000;
defparam \apu|MOD_REG_SEL|nR4015~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|ENIRQ (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4010~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|ENIRQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|ENIRQ .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|ENIRQ .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0_combout  = ( !\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q  & ( \apu|MOD_DPCM_CHANNEL|ED1~0_combout  & ( (!\apu|MOD_CDIV|DIV0~q ) # (((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q )) # (\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q )) ) ) ) 
// # ( !\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q  & ( !\apu|MOD_DPCM_CHANNEL|ED1~0_combout  ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_PCM_LATCH~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|ED1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0 .lut_mask = 64'hFFFF0000BAFF0000;
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1_combout  = ( \apu|MOD_DPCM_CHANNEL|ENIRQ~q  & ( !\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0_combout  & ( (\rstn~input_o  & ((!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ) # ((!\apu|MOD_REG_SEL|W4012~2_combout ) # 
// (!\apu|MOD_REG_SEL|W4015~0_combout )))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_REG_SEL|W4012~2_combout ),
	.datad(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|ENIRQ~q ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1 .lut_mask = 64'h0000333200000000;
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_INT_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[7]~0 (
// Equation(s):
// \apu|DBIN[7]~0_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q  & ( (\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.datab(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[7]~0 .extended_lut = "off";
defparam \apu|DBIN[7]~0 .lut_mask = 64'h5554555755545557;
defparam \apu|DBIN[7]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[7] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[7] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [7] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [7] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[7] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[7] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout  = (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5])))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6 .lut_mask = 64'h0010001000100010;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0 .lut_mask = 64'h0400000004000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) 
// # (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~6_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1 .lut_mask = 64'hFFFDDDDDFFFDDDDD;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21 .lut_mask = 64'h0002000200020002;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR 
// [5]) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q )))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|IR5_I~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0 .lut_mask = 64'h0ACEFACE0ACEFACE;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0 .lut_mask = 64'h3131313131313131;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1 .lut_mask = 64'hD0D0D0D0D0D0D0D0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0_combout ) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nI_OUT~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0 .lut_mask = 64'hEA00EA00EA00EA00;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BLATCH2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0 .lut_mask = 64'h0080C0C00080C0C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1 .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & !\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI 
// [7]))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]) # ((\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6])))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5] & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & (((!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]) # (!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6])) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]))) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7] & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]) # 
// ((\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6] & \apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|BI [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AI [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|COUT [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0 .lut_mask = 64'hEEE7E777EEE7E777;
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|AVR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23 .lut_mask = 64'h0004000400040004;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH~q  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout 
// )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2~q ))))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V~q ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH~q  & ( (((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout  
// & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V~q )) # (\apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~q ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR2~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_VR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|AVR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_V~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|AVR_LATCH~q ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ),
	.datag(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|V_LATCH2~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0 .extended_lut = "on";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0 .lut_mask = 64'hEFFFEFFF01FF0FFF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout )))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout 
//  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout )))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DB_P~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|Z_LATCH2~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1 .lut_mask = 64'hB181310131013101;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout  & !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[7]~7_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  & (((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout ))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout  ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q  ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~1_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0 .lut_mask = 64'hFFFFAAAAFFFF2AAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q  ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q  ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q  ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nN_OUT~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0 .lut_mask = 64'h555533330F0F00FF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]) # (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1 .lut_mask = 64'h0000302000003020;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] $ 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout )) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] $ (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2 .lut_mask = 64'h00DEDEDE00DEDEDE;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0_combout ) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [2])) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [0]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0 .lut_mask = 64'hF0700000F0700000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2~combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q  $ (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_ALU|LATCH_C7~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|BRFW~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2 .lut_mask = 64'h0909090909090909;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0] $ (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0 .lut_mask = 64'h5666566656665666;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0]) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q  & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0]) # 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ) # (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1 .lut_mask = 64'h5556565655565656;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[1]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q  & ( (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q 
// )) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q  & ( (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC3~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|IPC2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0 .lut_mask = 64'h0001010100010101;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3 .lut_mask = 64'h5656565656565656;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [4] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4 .lut_mask = 64'h5556555655565556;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[4]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [4] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2] & \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5] $ (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[5]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6 .lut_mask = 64'h5656565656565656;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[6]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [7] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7 .lut_mask = 64'h5556555655565556;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[7]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[7] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [7] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5] & \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [2] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3 .lut_mask = 64'h5556555655565556;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[2]~3_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [2] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0] & \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3] $ (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[3]~4_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6] & ( (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3] & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4] & 
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_03~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [6]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nV_OUT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15 .lut_mask = 64'hA0ECA0ECA0ECA0EC;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [6]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [6]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [6] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [6]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~15_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17 .lut_mask = 64'h7000700070007000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[6]~17_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[6]~16 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [6] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [6])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [6] & ( 
// (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [6])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|SPRBUF [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[6]~16 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[6]~16 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[6]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|nR4015~4 (
// Equation(s):
// \apu|MOD_REG_SEL|nR4015~4_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( (\apu|MOD_SPRITE_DMA|ADR[0]~31_combout  & (!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & !\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|nR4015~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|nR4015~4 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|nR4015~4 .lut_mask = 64'h0000400000000000;
defparam \apu|MOD_REG_SEL|nR4015~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4017~1 (
// Equation(s):
// \apu|MOD_REG_SEL|W4017~1_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[0]~31_combout  & (\apu|MOD_SPRITE_DMA|ADR[1]~32_combout  & (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & 
// !\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4017~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4017~1 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4017~1 .lut_mask = 64'h0000000000001000;
defparam \apu|MOD_REG_SEL|W4017~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|IRQDIS (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4017~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|IRQDIS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|IRQDIS .is_wysiwyg = "true";
defparam \apu|MOD_LFO|IRQDIS .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|CLEAR_FF~0 (
// Equation(s):
// \apu|MOD_LFO|CLEAR_FF~0_combout  = ( \apu|MOD_LFO|CLEAR_FF~q  & ( \apu|MOD_REG_SEL|W4017~1_combout  ) ) # ( !\apu|MOD_LFO|CLEAR_FF~q  & ( \apu|MOD_REG_SEL|W4017~1_combout  ) ) # ( \apu|MOD_LFO|CLEAR_FF~q  & ( !\apu|MOD_REG_SEL|W4017~1_combout  & ( 
// (!\apu|MOD_CDIV|DIV0~q ) # ((!\rstn~input_o ) # ((!\apu|MOD_CDIV|DIVACLK2~q ) # (\apu|MOD_LFO|CLEAR_LATCH~q ))) ) ) ) # ( !\apu|MOD_LFO|CLEAR_FF~q  & ( !\apu|MOD_REG_SEL|W4017~1_combout  & ( !\rstn~input_o  ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datae(!\apu|MOD_LFO|CLEAR_FF~q ),
	.dataf(!\apu|MOD_REG_SEL|W4017~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|CLEAR_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|CLEAR_FF~0 .extended_lut = "off";
defparam \apu|MOD_LFO|CLEAR_FF~0 .lut_mask = 64'hCCCCFEFFFFFFFFFF;
defparam \apu|MOD_LFO|CLEAR_FF~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|CLEAR_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|CLEAR_FF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|CLEAR_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|CLEAR_FF .is_wysiwyg = "true";
defparam \apu|MOD_LFO|CLEAR_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|CLEAR_LATCH~0 (
// Equation(s):
// \apu|MOD_LFO|CLEAR_LATCH~0_combout  = !\apu|MOD_LFO|CLEAR_FF~q 

	.dataa(!\apu|MOD_LFO|CLEAR_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|CLEAR_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|CLEAR_LATCH~0 .extended_lut = "off";
defparam \apu|MOD_LFO|CLEAR_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_LFO|CLEAR_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|CLEAR_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|CLEAR_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|CLEAR_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|CLEAR_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_LFO|CLEAR_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~2 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~2_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [10] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [10]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [10]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [10]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [10]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~2 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~2 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[11] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[11] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[11] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[11] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[11] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~4 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~4_combout  = ( !\apu|MOD_LFO|SOUT [6] & ( (!\apu|MOD_LFO|SOUT [3] & (!\apu|MOD_LFO|SOUT [4] & (!\apu|MOD_LFO|SOUT [11] & !\apu|MOD_LFO|SOUT [5]))) ) )

	.dataa(!\apu|MOD_LFO|SOUT [3]),
	.datab(!\apu|MOD_LFO|SOUT [4]),
	.datac(!\apu|MOD_LFO|SOUT [11]),
	.datad(!\apu|MOD_LFO|SOUT [5]),
	.datae(!\apu|MOD_LFO|SOUT [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~4 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~4 .lut_mask = 64'h8000000080000000;
defparam \apu|MOD_LFO|NTSC_PLA~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~0 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~0_combout  = (!\apu|MOD_LFO|SOUT [10] & (!\apu|MOD_LFO|SOUT [1] & (!\apu|MOD_LFO|SOUT [9] & \apu|MOD_LFO|NTSC_PLA~4_combout )))

	.dataa(!\apu|MOD_LFO|SOUT [10]),
	.datab(!\apu|MOD_LFO|SOUT [1]),
	.datac(!\apu|MOD_LFO|SOUT [9]),
	.datad(!\apu|MOD_LFO|NTSC_PLA~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~0 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~0 .lut_mask = 64'h0080008000800080;
defparam \apu|MOD_LFO|LFSR1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~3 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~3_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [11] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [11]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [11]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [11]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [11]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~3 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~3 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[12] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[12] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[12] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[12] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[12] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~4 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~4_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [12] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [12]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [12]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [12]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [12]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~4 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~4 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[13] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[13] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[13] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[13] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[13] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~12 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~12_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [13] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [13]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [13]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [13]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [13]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~12 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~12 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[14] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[14] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[14] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[14] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[14] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~5 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~5_combout  = (\apu|MOD_LFO|SOUT [2] & (\apu|MOD_LFO|SOUT [0] & (\apu|MOD_LFO|SOUT [7] & \apu|MOD_LFO|SOUT [8])))

	.dataa(!\apu|MOD_LFO|SOUT [2]),
	.datab(!\apu|MOD_LFO|SOUT [0]),
	.datac(!\apu|MOD_LFO|SOUT [7]),
	.datad(!\apu|MOD_LFO|SOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~5 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~5 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_LFO|NTSC_PLA~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~6 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~6_combout  = (\apu|MOD_LFO|SOUT [12] & (\apu|MOD_LFO|SOUT [13] & (\apu|MOD_LFO|SOUT [14] & \apu|MOD_LFO|NTSC_PLA~5_combout )))

	.dataa(!\apu|MOD_LFO|SOUT [12]),
	.datab(!\apu|MOD_LFO|SOUT [13]),
	.datac(!\apu|MOD_LFO|SOUT [14]),
	.datad(!\apu|MOD_LFO|NTSC_PLA~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~6 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~6 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_LFO|NTSC_PLA~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|nLFO1~0 (
// Equation(s):
// \apu|MOD_LFO|nLFO1~0_combout  = (!\apu|MOD_LFO|NTSC_PLA~3_combout  & ((!\apu|MOD_LFO|LFSR1~0_combout ) # (!\apu|MOD_LFO|NTSC_PLA~6_combout )))

	.dataa(!\apu|MOD_LFO|NTSC_PLA~3_combout ),
	.datab(!\apu|MOD_LFO|LFSR1~0_combout ),
	.datac(!\apu|MOD_LFO|NTSC_PLA~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|nLFO1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|nLFO1~0 .extended_lut = "off";
defparam \apu|MOD_LFO|nLFO1~0 .lut_mask = 64'hA8A8A8A8A8A8A8A8;
defparam \apu|MOD_LFO|nLFO1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~7 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~7_combout  = ( !\apu|MOD_LFO|SOUT [8] & ( (!\apu|MOD_LFO|SOUT [2] & (!\apu|MOD_LFO|SOUT [12] & (!\apu|MOD_LFO|SOUT [0] & !\apu|MOD_LFO|SOUT [7]))) ) )

	.dataa(!\apu|MOD_LFO|SOUT [2]),
	.datab(!\apu|MOD_LFO|SOUT [12]),
	.datac(!\apu|MOD_LFO|SOUT [0]),
	.datad(!\apu|MOD_LFO|SOUT [7]),
	.datae(!\apu|MOD_LFO|SOUT [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~7 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~7 .lut_mask = 64'h8000000080000000;
defparam \apu|MOD_LFO|LFSR1~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~8 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~8_combout  = (!\apu|MOD_LFO|SOUT [13] & (!\apu|MOD_LFO|SOUT [14] & ((!\apu|MOD_LFO|LFSR1~0_combout ) # (!\apu|MOD_LFO|LFSR1~7_combout )))) # (\apu|MOD_LFO|SOUT [13] & (\apu|MOD_LFO|SOUT [14]))

	.dataa(!\apu|MOD_LFO|SOUT [13]),
	.datab(!\apu|MOD_LFO|SOUT [14]),
	.datac(!\apu|MOD_LFO|LFSR1~0_combout ),
	.datad(!\apu|MOD_LFO|LFSR1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~8 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~8 .lut_mask = 64'h9991999199919991;
defparam \apu|MOD_LFO|LFSR1~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~9 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~9_combout  = ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|LFSR1~8_combout  & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_LFO|nLFO1~0_combout  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) ) ) ) # ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( 
// \apu|MOD_LFO|LFSR1~8_combout  & ( (\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q ))) ) ) ) # ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( !\apu|MOD_LFO|LFSR1~8_combout  ) ) # ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( !\apu|MOD_LFO|LFSR1~8_combout  
// ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|nLFO1~0_combout ),
	.datae(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.dataf(!\apu|MOD_LFO|LFSR1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~9 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~9 .lut_mask = 64'hFFFFFFFF45454500;
defparam \apu|MOD_LFO|LFSR1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[0] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[0] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~10 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~10_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [0] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [0]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [0]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [0]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [0]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~10 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~10 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[1] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[1] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~15 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~15_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [1] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [1]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [1]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [1]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [1]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~15 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~15 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~15 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[2] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[2] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~16 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~16_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [2] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [2]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [2]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [2]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [2]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~16 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~16 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~16 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[3] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[3] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~17 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~17_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [3] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [3]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [3]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [3]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [3]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~17 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~17 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[4] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[4] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~5 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~5_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [4] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [4]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [4]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [4]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [4]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~5 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~5 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[5] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[5] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~6 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~6_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [5] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [5]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [5]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [5]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [5]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~6 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~6 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[6] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[6] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~13 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~13_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [6] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [6]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [6]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [6]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [6]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~13 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~13 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[7] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[7] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~14 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~14_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [7] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [7]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [7]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [7]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [7]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~14 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~14 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~14 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[8] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[8] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[8] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~11 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~11_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [8] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [8]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [8]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [8]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [8]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~11 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~11 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~11 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[9] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[9] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[9] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[9] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[9] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|LFSR1~1 (
// Equation(s):
// \apu|MOD_LFO|LFSR1~1_combout  = ( \apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( \apu|MOD_LFO|SOUT [9] ) ) ) # ( !\apu|MOD_LFO|nLFO1~0_combout  & ( \apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # 
// (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [9]) ) ) ) # ( \apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [9]) ) ) ) # ( 
// !\apu|MOD_LFO|nLFO1~0_combout  & ( !\apu|MOD_LFO|CLEAR_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_LFO|SOUT [9]) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|SOUT [9]),
	.datae(!\apu|MOD_LFO|nLFO1~0_combout ),
	.dataf(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|LFSR1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1~1 .extended_lut = "off";
defparam \apu|MOD_LFO|LFSR1~1 .lut_mask = 64'h45FF45FF45FF00FF;
defparam \apu|MOD_LFO|LFSR1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|LFSR1[10] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|LFSR1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|LFSR1[10] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|LFSR1[10] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|SOUT[10] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|LFSR1 [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|SOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|SOUT[10] .is_wysiwyg = "true";
defparam \apu|MOD_LFO|SOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~0 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~0_combout  = (!\apu|MOD_LFO|SOUT [12] & (!\apu|MOD_LFO|SOUT [13] & (!\apu|MOD_LFO|SOUT [5] & !\apu|MOD_LFO|SOUT [6])))

	.dataa(!\apu|MOD_LFO|SOUT [12]),
	.datab(!\apu|MOD_LFO|SOUT [13]),
	.datac(!\apu|MOD_LFO|SOUT [5]),
	.datad(!\apu|MOD_LFO|SOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~0 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~0 .lut_mask = 64'h8000800080008000;
defparam \apu|MOD_LFO|NTSC_PLA~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~1 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~1_combout  = ( !\apu|MOD_LFO|SOUT [7] & ( !\apu|MOD_LFO|SOUT [8] & ( (\apu|MOD_LFO|SOUT [0] & (\apu|MOD_LFO|SOUT [1] & (\apu|MOD_LFO|SOUT [9] & !\apu|MOD_LFO|SOUT [14]))) ) ) )

	.dataa(!\apu|MOD_LFO|SOUT [0]),
	.datab(!\apu|MOD_LFO|SOUT [1]),
	.datac(!\apu|MOD_LFO|SOUT [9]),
	.datad(!\apu|MOD_LFO|SOUT [14]),
	.datae(!\apu|MOD_LFO|SOUT [7]),
	.dataf(!\apu|MOD_LFO|SOUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~1 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~1 .lut_mask = 64'h0100000000000000;
defparam \apu|MOD_LFO|NTSC_PLA~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|MODE5 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4017~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|MODE5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|MODE5 .is_wysiwyg = "true";
defparam \apu|MOD_LFO|MODE5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|MODE_LATCH~0 (
// Equation(s):
// \apu|MOD_LFO|MODE_LATCH~0_combout  = !\apu|MOD_LFO|MODE5~q 

	.dataa(!\apu|MOD_LFO|MODE5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|MODE_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|MODE_LATCH~0 .extended_lut = "off";
defparam \apu|MOD_LFO|MODE_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_LFO|MODE_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|MODE_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|MODE_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|MODE_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|MODE_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_LFO|MODE_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~2 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~2_combout  = (\apu|MOD_LFO|MODE_LATCH~q  & (\apu|MOD_LFO|SOUT [2] & (\apu|MOD_LFO|SOUT [3] & \apu|MOD_LFO|SOUT [4])))

	.dataa(!\apu|MOD_LFO|MODE_LATCH~q ),
	.datab(!\apu|MOD_LFO|SOUT [2]),
	.datac(!\apu|MOD_LFO|SOUT [3]),
	.datad(!\apu|MOD_LFO|SOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~2 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~2 .lut_mask = 64'h0001000100010001;
defparam \apu|MOD_LFO|NTSC_PLA~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~3 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~3_combout  = ( \apu|MOD_LFO|NTSC_PLA~2_combout  & ( (!\apu|MOD_LFO|SOUT [10] & (\apu|MOD_LFO|SOUT [11] & (\apu|MOD_LFO|NTSC_PLA~0_combout  & \apu|MOD_LFO|NTSC_PLA~1_combout ))) ) )

	.dataa(!\apu|MOD_LFO|SOUT [10]),
	.datab(!\apu|MOD_LFO|SOUT [11]),
	.datac(!\apu|MOD_LFO|NTSC_PLA~0_combout ),
	.datad(!\apu|MOD_LFO|NTSC_PLA~1_combout ),
	.datae(!\apu|MOD_LFO|NTSC_PLA~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~3 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~3 .lut_mask = 64'h0000000200000002;
defparam \apu|MOD_LFO|NTSC_PLA~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|INT_FLAG_FF~0 (
// Equation(s):
// \apu|MOD_LFO|INT_FLAG_FF~0_combout  = (!\apu|MOD_LFO|INT_FLAG_FF~q  & ((!\apu|MOD_LFO|NTSC_PLA~3_combout ) # (\apu|MOD_LFO|MODE5~q )))

	.dataa(!\apu|MOD_LFO|NTSC_PLA~3_combout ),
	.datab(!\apu|MOD_LFO|INT_FLAG_FF~q ),
	.datac(!\apu|MOD_LFO|MODE5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|INT_FLAG_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|INT_FLAG_FF~0 .extended_lut = "off";
defparam \apu|MOD_LFO|INT_FLAG_FF~0 .lut_mask = 64'h8C8C8C8C8C8C8C8C;
defparam \apu|MOD_LFO|INT_FLAG_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|INT_FLAG_FF~1 (
// Equation(s):
// \apu|MOD_LFO|INT_FLAG_FF~1_combout  = ( !\apu|MOD_LFO|IRQDIS~q  & ( !\apu|MOD_LFO|INT_FLAG_FF~0_combout  & ( (\rstn~input_o  & (((!\apu|MOD_REG_SEL|nR4015~2_combout ) # (!\apu|MOD_REG_SEL|nR4015~4_combout )) # (\apu|MOD_CDIV|DIV0~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~4_combout ),
	.datae(!\apu|MOD_LFO|IRQDIS~q ),
	.dataf(!\apu|MOD_LFO|INT_FLAG_FF~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|INT_FLAG_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|INT_FLAG_FF~1 .extended_lut = "off";
defparam \apu|MOD_LFO|INT_FLAG_FF~1 .lut_mask = 64'h3331000000000000;
defparam \apu|MOD_LFO|INT_FLAG_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_LFO|INT_FLAG_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|INT_FLAG_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|INT_FLAG_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|INT_FLAG_FF .is_wysiwyg = "true";
defparam \apu|MOD_LFO|INT_FLAG_FF .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_LFO|INT_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LFO|INT_FLAG_FF~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_LFO|INT_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_LFO|INT_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_LFO|INT_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[6]~6 (
// Equation(s):
// \apu|DBIN[6]~6_combout  = ( \apu|MOD_LFO|INT_LATCH~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ) ) ) # ( !\apu|MOD_LFO|INT_LATCH~q  & 
// ( (\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|MOD_LFO|INT_LATCH~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[6]~6 .extended_lut = "off";
defparam \apu|DBIN[6]~6 .lut_mask = 64'h3332333733323337;
defparam \apu|DBIN[6]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[6] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[6] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [6] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [6] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [6]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[6] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[6] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[6] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[6] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ((\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout  )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0 .lut_mask = 64'hFFFF1FDFFFFF1FDF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4] & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10 .lut_mask = 64'hECA0ECA0ECA0ECA0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [4]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [4]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [4] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [4]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|B_OUT~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~10_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12 .lut_mask = 64'h7000700070007000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[4]~12_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[4]~14 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [4] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [4])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [4] & ( 
// (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [4])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|SPRBUF [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[4]~14 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[4]~14 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[4]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[4]~5 (
// Equation(s):
// \apu|DBIN[4]~5_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_EN~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_EN~q  & ( (\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_EN~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[4]~5 .extended_lut = "off";
defparam \apu|DBIN[4]~5 .lut_mask = 64'h3332333733323337;
defparam \apu|DBIN[4]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[4] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[4] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [4] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [4] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[4] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[4] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[4] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[4] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) ) ) 
// # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0 .lut_mask = 64'h00080A0A00080A0A;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0 .lut_mask = 64'h0010001000100010;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]) ) ) # 
// ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1 .lut_mask = 64'h0010505000105050;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2 .lut_mask = 64'hEFEFEFEFEFEFEFEF;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & ((!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0])))))) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & ( ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datag(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3 .extended_lut = "on";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3 .lut_mask = 64'h0000300031203000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout )))) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ) # 
// (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~1_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2 .lut_mask = 64'hFC00A800FC00A800;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|Y_REG[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|Y_REG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|Y_REG[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|Y_REG[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [0] & ( (\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [0])) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [0] & ( (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q  & !\apu|MOD_MOS6502_WBCD|Y_REG [0])))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|Y_SBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_SBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|Y_REG [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2 .lut_mask = 64'h5450440054504400;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & (!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q )))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q  & ((!\apu|MOD_MOS6502_WBCD|S_REG [0]) # ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_SB~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|S_REG [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_SB06R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3 .lut_mask = 64'hDC50DC50DC50DC50;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout  = ( \apu|MOD_MOS6502_WBCD|DL_LATCH [0] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [0] & ( \apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( \apu|MOD_MOS6502_WBCD|DL_LATCH [0] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0] & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ) # (\apu|MOD_CDIV|DIV0~q )))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DL_LATCH [0] & ( !\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0] 
// & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q )) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_ADHR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_ADHR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1 .lut_mask = 64'h00030013000F005F;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [0]))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # (\apu|MOD_MOS6502_WBCD|X_REG [0])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0 .lut_mask = 64'h45000000CF000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9 .lut_mask = 64'h0707070707070707;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|X_REG[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|SB_X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|X_REG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|X_REG[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|X_REG[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [0])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~2_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[0]~3_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[0]~1_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0] $ (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nC_OUT~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0 .lut_mask = 64'hAE0CAE0CAE0CAE0C;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [0]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [0]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [0] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2 .lut_mask = 64'h7000700070007000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[0]~2_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[0]~9 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout  = ( \apu|MOD_MOS6502_WBCD|DOUT~8_combout  & ( (\apu|MOD_MOS6502_WBCD|DOR_LATCH [0] & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [0])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) ) # 
// ( !\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [0])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|SPRBUF [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [0]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[0]~9 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[0]~9 .lut_mask = 64'hDFDF00DFDFDF00DF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[0]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout  = (!\rstn~input_o ) # ((\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & (\apu|MOD_REG_SEL|W4012~2_combout  & \apu|MOD_REG_SEL|W4015~0_combout )))

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_REG_SEL|W4012~2_combout ),
	.datad(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2 .lut_mask = 64'hCCCDCCCDCCCDCCCD;
defparam \apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|ENABLE_REG1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|ENABLE_REG1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG1 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0_combout  = !\apu|LENGTH_COUNTER_SQA|ENABLE_REG1~q 

	.dataa(!\apu|LENGTH_COUNTER_SQA|ENABLE_REG1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|ENABLE_REG2 (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|ENABLE_REG2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|ENABLE_REG2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG2 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_REG2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|STEP_LATCH~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|STEP_LATCH~0_combout  = !\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q 

	.dataa(!\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|STEP_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|STEP_LATCH~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|STEP_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_SQA|STEP_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|STEP_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|STEP_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|STEP_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|STEP_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|STEP_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4004~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4004~0_combout  = (!\apu|MOD_SPRITE_DMA|ADR[0]~0_combout  & (!\apu|MOD_SPRITE_DMA|ADR[0]~1_combout  & (!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout  & !\apu|MOD_SPRITE_DMA|ADR[1]~3_combout )))

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~0_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4004~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4004~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4004~0 .lut_mask = 64'h8000800080008000;
defparam \apu|MOD_REG_SEL|W4004~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0 (
// Equation(s):
// \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0_combout  = ( \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  & ( \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q  ) ) # ( !\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  & ( 
// \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ) # (((!\apu|MOD_REG_SEL|W4012~2_combout ) # (!\apu|MOD_REG_SEL|W4004~0_combout )) # (\apu|MOD_SPRITE_DMA|ADR[4]~35_combout )) ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  & ( !\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q  & ( (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & (!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & (\apu|MOD_REG_SEL|W4012~2_combout  & 
// \apu|MOD_REG_SEL|W4004~0_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.datac(!\apu|MOD_REG_SEL|W4012~2_combout ),
	.datad(!\apu|MOD_REG_SEL|W4004~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.dataf(!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0 .extended_lut = "off";
defparam \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0 .lut_mask = 64'h00000004FFFBFFFF;
defparam \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC .is_wysiwyg = "true";
defparam \apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~0_combout  = !\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q  $ (\apu|LENGTH_COUNTER_SQA|LCNT1 [0])

	.dataa(!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~0 .lut_mask = 64'h9999999999999999;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[0] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4003~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4003~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ) # 
// ((!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ) # ((!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ) # (\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) ) # ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4003~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4003~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4003~0 .lut_mask = 64'hFFFFFFFFFEFFFFFF;
defparam \apu|MOD_REG_SEL|W4003~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|NTSC_PLA~7 (
// Equation(s):
// \apu|MOD_LFO|NTSC_PLA~7_combout  = (!\apu|MOD_LFO|SOUT [2] & (\apu|MOD_LFO|SOUT [10] & (\apu|MOD_LFO|SOUT [12] & \apu|MOD_LFO|SOUT [13])))

	.dataa(!\apu|MOD_LFO|SOUT [2]),
	.datab(!\apu|MOD_LFO|SOUT [10]),
	.datac(!\apu|MOD_LFO|SOUT [12]),
	.datad(!\apu|MOD_LFO|SOUT [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|NTSC_PLA~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|NTSC_PLA~7 .extended_lut = "off";
defparam \apu|MOD_LFO|NTSC_PLA~7 .lut_mask = 64'h0002000200020002;
defparam \apu|MOD_LFO|NTSC_PLA~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|nLFO2~0 (
// Equation(s):
// \apu|MOD_LFO|nLFO2~0_combout  = ( \apu|MOD_LFO|NTSC_PLA~7_combout  & ( (!\apu|MOD_LFO|MODE_LATCH~q  & ((!\apu|MOD_LFO|CLEAR_LATCH~q ) # ((\apu|MOD_LFO|NTSC_PLA~1_combout  & \apu|MOD_LFO|NTSC_PLA~4_combout )))) # (\apu|MOD_LFO|MODE_LATCH~q  & 
// (\apu|MOD_LFO|NTSC_PLA~1_combout  & (\apu|MOD_LFO|NTSC_PLA~4_combout ))) ) ) # ( !\apu|MOD_LFO|NTSC_PLA~7_combout  & ( (!\apu|MOD_LFO|MODE_LATCH~q  & !\apu|MOD_LFO|CLEAR_LATCH~q ) ) )

	.dataa(!\apu|MOD_LFO|MODE_LATCH~q ),
	.datab(!\apu|MOD_LFO|NTSC_PLA~1_combout ),
	.datac(!\apu|MOD_LFO|NTSC_PLA~4_combout ),
	.datad(!\apu|MOD_LFO|CLEAR_LATCH~q ),
	.datae(!\apu|MOD_LFO|NTSC_PLA~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|nLFO2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|nLFO2~0 .extended_lut = "off";
defparam \apu|MOD_LFO|nLFO2~0 .lut_mask = 64'hAA00AB03AA00AB03;
defparam \apu|MOD_LFO|nLFO2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_LFO|nLFO2~1 (
// Equation(s):
// \apu|MOD_LFO|nLFO2~1_combout  = (!\apu|MOD_LFO|NTSC_PLA~3_combout  & (!\apu|MOD_LFO|nLFO2~0_combout  & ((!\apu|MOD_LFO|LFSR1~0_combout ) # (!\apu|MOD_LFO|NTSC_PLA~6_combout ))))

	.dataa(!\apu|MOD_LFO|NTSC_PLA~3_combout ),
	.datab(!\apu|MOD_LFO|LFSR1~0_combout ),
	.datac(!\apu|MOD_LFO|NTSC_PLA~6_combout ),
	.datad(!\apu|MOD_LFO|nLFO2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_LFO|nLFO2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_LFO|nLFO2~1 .extended_lut = "off";
defparam \apu|MOD_LFO|nLFO2~1 .lut_mask = 64'hA800A800A800A800;
defparam \apu|MOD_LFO|nLFO2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|always0~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|always0~0_combout  = ( \apu|MOD_LFO|nLFO2~1_combout  & ( \apu|MOD_REG_SEL|W4003~0_combout  & ( !\rstn~input_o  ) ) ) # ( !\apu|MOD_LFO|nLFO2~1_combout  & ( \apu|MOD_REG_SEL|W4003~0_combout  & ( (!\rstn~input_o ) # 
// ((\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_CDIV|DIVACLK2~q  & !\apu|LENGTH_COUNTER_SQA|STEP_LATCH~q ))) ) ) ) # ( \apu|MOD_LFO|nLFO2~1_combout  & ( !\apu|MOD_REG_SEL|W4003~0_combout  ) ) # ( !\apu|MOD_LFO|nLFO2~1_combout  & ( !\apu|MOD_REG_SEL|W4003~0_combout  ) 
// )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|LENGTH_COUNTER_SQA|STEP_LATCH~q ),
	.datae(!\apu|MOD_LFO|nLFO2~1_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4003~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|always0~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|always0~0 .lut_mask = 64'hFFFFFFFFCDCCCCCC;
defparam \apu|LENGTH_COUNTER_SQA|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "77772774";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~1_combout  = !\apu|LENGTH_COUNTER_SQA|LCNT1 [1] $ (((\apu|LENGTH_COUNTER_SQA|LCNT1 [0]) # (\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q )))

	.dataa(!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~1 .lut_mask = 64'h8787878787878787;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[1] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "D7D693D2";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~2 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~2_combout  = !\apu|LENGTH_COUNTER_SQA|LCNT1 [2] $ ((((\apu|LENGTH_COUNTER_SQA|LCNT1 [1]) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [0])) # (\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q )))

	.dataa(!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_SQA|LCNT1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~2 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~2 .lut_mask = 64'h807F807F807F807F;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[2] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "F953FD43";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~3 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~3_combout  = ( \apu|LENGTH_COUNTER_SQA|LCNT1 [3] & ( (((\apu|LENGTH_COUNTER_SQA|LCNT1 [2]) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [1])) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [0])) # (\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ) 
// ) ) # ( !\apu|LENGTH_COUNTER_SQA|LCNT1 [3] & ( (!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q  & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [0] & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [1] & !\apu|LENGTH_COUNTER_SQA|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_SQA|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_SQA|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~3 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~3 .lut_mask = 64'h80007FFF80007FFF;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[3] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCCout[3] (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCCout [3] = ( !\apu|LENGTH_COUNTER_SQA|LCNT1 [3] & ( (!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q  & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [0] & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [1] & !\apu|LENGTH_COUNTER_SQA|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_SQUARE_CHANNEL_A|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_SQA|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_SQA|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCCout [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCCout[3] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCCout[3] .lut_mask = 64'h8000000080000000;
defparam \apu|LENGTH_COUNTER_SQA|LCCout[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "EBEC4506";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~4 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~4_combout  = !\apu|LENGTH_COUNTER_SQA|LCCout [3] $ (!\apu|LENGTH_COUNTER_SQA|LCNT1 [4])

	.dataa(!\apu|LENGTH_COUNTER_SQA|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~4 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~4 .lut_mask = 64'h6666666666666666;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[4] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "01100412";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~5 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~5_combout  = !\apu|LENGTH_COUNTER_SQA|LCNT1 [5] $ (((!\apu|LENGTH_COUNTER_SQA|LCCout [3]) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [4])))

	.dataa(!\apu|LENGTH_COUNTER_SQA|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~5 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~5 .lut_mask = 64'h4B4B4B4B4B4B4B4B;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[5] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "04400042";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~6 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~6_combout  = !\apu|LENGTH_COUNTER_SQA|LCNT1 [6] $ (((!\apu|LENGTH_COUNTER_SQA|LCCout [3]) # ((\apu|LENGTH_COUNTER_SQA|LCNT1 [5]) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [4]))))

	.dataa(!\apu|LENGTH_COUNTER_SQA|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_SQA|LCNT1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~6 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~6 .lut_mask = 64'h40BF40BF40BF40BF;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[6] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ,\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ,\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ,\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ,\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .init_file = "LENGTH_TABLE.mif";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "01000102";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCNT2~7 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCNT2~7_combout  = ( \apu|LENGTH_COUNTER_SQA|LCNT1 [7] & ( (!\apu|LENGTH_COUNTER_SQA|LCCout [3]) # (((\apu|LENGTH_COUNTER_SQA|LCNT1 [6]) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [5])) # (\apu|LENGTH_COUNTER_SQA|LCNT1 [4])) ) ) # ( 
// !\apu|LENGTH_COUNTER_SQA|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_SQA|LCCout [3] & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [4] & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [5] & !\apu|LENGTH_COUNTER_SQA|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_SQA|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_SQA|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_SQA|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCNT2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~7 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~7 .lut_mask = 64'h4000BFFF4000BFFF;
defparam \apu|LENGTH_COUNTER_SQA|LCNT2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT2[7] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCNT2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT2[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|LCNT1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\apu|LENGTH_COUNTER_SQA|LCNT2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4003~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQA|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|LCNT1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|LCNT1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|LCCout[7] (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|LCCout [7] = ( !\apu|LENGTH_COUNTER_SQA|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_SQA|LCCout [3] & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [4] & (!\apu|LENGTH_COUNTER_SQA|LCNT1 [5] & !\apu|LENGTH_COUNTER_SQA|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_SQA|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQA|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQA|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_SQA|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_SQA|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|LCCout [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|LCCout[7] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|LCCout[7] .lut_mask = 64'h4000000040000000;
defparam \apu|LENGTH_COUNTER_SQA|LCCout[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|CARRY_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|LCCout [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|CARRY_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|CARRY_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|CARRY_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout  = (!\apu|LENGTH_COUNTER_SQA|ENABLE_REG2~q  & (((!\apu|LENGTH_COUNTER_SQA|CARRY_LATCH~q ) # (\apu|MOD_LFO|nLFO2~1_combout )) # (\apu|LENGTH_COUNTER_SQA|STEP_LATCH~q )))

	.dataa(!\apu|LENGTH_COUNTER_SQA|ENABLE_REG2~q ),
	.datab(!\apu|LENGTH_COUNTER_SQA|STEP_LATCH~q ),
	.datac(!\apu|LENGTH_COUNTER_SQA|CARRY_LATCH~q ),
	.datad(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0 .lut_mask = 64'hA2AAA2AAA2AAA2AA;
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQA|ENABLE_FF~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQA|ENABLE_FF~1_combout  = ( \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout  & ( \apu|MOD_REG_SEL|W4003~0_combout  & ( (\rstn~input_o  & \apu|LENGTH_COUNTER_SQA|ENABLE_FF~q ) ) ) ) # ( !\apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout  & ( 
// \apu|MOD_REG_SEL|W4003~0_combout  & ( (\rstn~input_o  & (\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q )))) ) ) ) # ( \apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W4003~0_combout  & ( 
// \rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W4003~0_combout  & ( (\rstn~input_o  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q ),
	.datae(!\apu|LENGTH_COUNTER_SQA|ENABLE_FF~0_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4003~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQA|ENABLE_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF~1 .lut_mask = 64'h3232333300320033;
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQA|ENABLE_FF (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQA|ENABLE_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQA|ENABLE_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[0]~1 (
// Equation(s):
// \apu|DBIN[0]~1_combout  = ( \apu|LENGTH_COUNTER_SQA|ENABLE_FF~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ) ) ) # ( 
// !\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q  & ( (\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|LENGTH_COUNTER_SQA|ENABLE_FF~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[0]~1 .extended_lut = "off";
defparam \apu|DBIN[0]~1 .lut_mask = 64'h3332333733323337;
defparam \apu|DBIN[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[0] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout  = (!\apu|MOD_MOS6502_WBCD|DL_LATCH [4] & (!\apu|MOD_MOS6502_WBCD|DL_LATCH [7] & ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [1]) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH [3])))) # (\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [4] & (((!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0 .lut_mask = 64'hA8F0A8F0A8F0A8F0;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]) # 
// (((!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [4])) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [2])) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout  & ( 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout  ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout  & ( ((\apu|MOD_MOS6502_WBCD|DL_LATCH [0] & 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [4])))) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [2]) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout  ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [4]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1 .lut_mask = 64'hFFFF7377FFFFFBFF;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|nTWOCYCLE~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & 
// (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ))) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1XLATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|COMPLATCH2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0 .lut_mask = 64'hC0FFC0EAC0FFC0EA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nPCL_ADL~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0 .lut_mask = 64'h008C0000008C0000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|nADL_PCL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADL_PCLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCLS[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2] $ (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCLS [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCL[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [2]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [2]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [2] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|I_LATCH1~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22 .lut_mask = 64'h0A020A020A020A02;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2])))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2] & 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~21_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6 .lut_mask = 64'h0777000000000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[2]~6_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[2]~12 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [2] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [2])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [2] & ( 
// (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [2])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|SPRBUF [2]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[2]~12 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[2]~12 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[2]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|ENABLE_REG1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|ENABLE_REG1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG1 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0_combout  = !\apu|LENGTH_COUNTER_TRI|ENABLE_REG1~q 

	.dataa(!\apu|LENGTH_COUNTER_TRI|ENABLE_REG1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|ENABLE_REG2 (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|ENABLE_REG2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|ENABLE_REG2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG2 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_REG2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|STEP_LATCH~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|STEP_LATCH~0_combout  = !\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q 

	.dataa(!\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|STEP_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|STEP_LATCH~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|STEP_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_TRI|STEP_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|STEP_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|STEP_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|STEP_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|STEP_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|STEP_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W400C~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W400C~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[5]~8_combout  & (!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & ((\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ) # (\apu|MOD_SPRITE_DMA|ADR[3]~6_combout )))) ) ) # 
// ( !\apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & ((\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ) # (\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W400C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W400C~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W400C~0 .lut_mask = 64'h3F0015003F001500;
defparam \apu|MOD_REG_SEL|W400C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_TRIANGLE_CHANNEL|TRILC~0 (
// Equation(s):
// \apu|MOD_TRIANGLE_CHANNEL|TRILC~0_combout  = ( \apu|MOD_REG_SEL|W400C~0_combout  & ( \apu|MOD_TRIANGLE_CHANNEL|TRILC~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ) # (((!\apu|MOD_REG_SEL|W4012~0_combout ) # (!\apu|MOD_REG_SEL|W4004~0_combout )) # 
// (\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout )) ) ) ) # ( !\apu|MOD_REG_SEL|W400C~0_combout  & ( \apu|MOD_TRIANGLE_CHANNEL|TRILC~q  ) ) # ( \apu|MOD_REG_SEL|W400C~0_combout  & ( !\apu|MOD_TRIANGLE_CHANNEL|TRILC~q  & ( (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  
// & (\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout  & (\apu|MOD_REG_SEL|W4012~0_combout  & \apu|MOD_REG_SEL|W4004~0_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.datac(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datad(!\apu|MOD_REG_SEL|W4004~0_combout ),
	.datae(!\apu|MOD_REG_SEL|W400C~0_combout ),
	.dataf(!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_TRIANGLE_CHANNEL|TRILC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_TRIANGLE_CHANNEL|TRILC~0 .extended_lut = "off";
defparam \apu|MOD_TRIANGLE_CHANNEL|TRILC~0 .lut_mask = 64'h00000001FFFFFFFB;
defparam \apu|MOD_TRIANGLE_CHANNEL|TRILC~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_TRIANGLE_CHANNEL|TRILC (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_TRIANGLE_CHANNEL|TRILC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_TRIANGLE_CHANNEL|TRILC .is_wysiwyg = "true";
defparam \apu|MOD_TRIANGLE_CHANNEL|TRILC .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~0_combout  = !\apu|MOD_TRIANGLE_CHANNEL|TRILC~q  $ (\apu|LENGTH_COUNTER_TRI|LCNT1 [0])

	.dataa(!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~0 .lut_mask = 64'h9999999999999999;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[0] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W400B~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W400B~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ) # 
// ((!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ) # ((!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ) # (!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) ) # ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W400B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W400B~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W400B~0 .lut_mask = 64'hFFFFFFFFFFFEFFFF;
defparam \apu|MOD_REG_SEL|W400B~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|always0~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|always0~0_combout  = ( \apu|LENGTH_COUNTER_TRI|STEP_LATCH~q  & ( \apu|MOD_REG_SEL|W400B~0_combout  & ( !\rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_TRI|STEP_LATCH~q  & ( \apu|MOD_REG_SEL|W400B~0_combout  & ( (!\rstn~input_o ) # 
// ((\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_CDIV|DIVACLK2~q  & !\apu|MOD_LFO|nLFO2~1_combout ))) ) ) ) # ( \apu|LENGTH_COUNTER_TRI|STEP_LATCH~q  & ( !\apu|MOD_REG_SEL|W400B~0_combout  ) ) # ( !\apu|LENGTH_COUNTER_TRI|STEP_LATCH~q  & ( 
// !\apu|MOD_REG_SEL|W400B~0_combout  ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datae(!\apu|LENGTH_COUNTER_TRI|STEP_LATCH~q ),
	.dataf(!\apu|MOD_REG_SEL|W400B~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|always0~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|always0~0 .lut_mask = 64'hFFFFFFFFCDCCCCCC;
defparam \apu|LENGTH_COUNTER_TRI|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~1_combout  = !\apu|LENGTH_COUNTER_TRI|LCNT1 [1] $ (((\apu|LENGTH_COUNTER_TRI|LCNT1 [0]) # (\apu|MOD_TRIANGLE_CHANNEL|TRILC~q )))

	.dataa(!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~1 .lut_mask = 64'h8787878787878787;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[1] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~2 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~2_combout  = !\apu|LENGTH_COUNTER_TRI|LCNT1 [2] $ ((((\apu|LENGTH_COUNTER_TRI|LCNT1 [1]) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [0])) # (\apu|MOD_TRIANGLE_CHANNEL|TRILC~q )))

	.dataa(!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_TRI|LCNT1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~2 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~2 .lut_mask = 64'h807F807F807F807F;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[2] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~3 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~3_combout  = ( \apu|LENGTH_COUNTER_TRI|LCNT1 [3] & ( (((\apu|LENGTH_COUNTER_TRI|LCNT1 [2]) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [1])) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [0])) # (\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ) ) ) # ( 
// !\apu|LENGTH_COUNTER_TRI|LCNT1 [3] & ( (!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q  & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [0] & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [1] & !\apu|LENGTH_COUNTER_TRI|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_TRI|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_TRI|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~3 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~3 .lut_mask = 64'h80007FFF80007FFF;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[3] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCCout[3] (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCCout [3] = ( !\apu|LENGTH_COUNTER_TRI|LCNT1 [3] & ( (!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q  & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [0] & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [1] & !\apu|LENGTH_COUNTER_TRI|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_TRIANGLE_CHANNEL|TRILC~q ),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_TRI|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_TRI|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCCout [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCCout[3] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCCout[3] .lut_mask = 64'h8000000080000000;
defparam \apu|LENGTH_COUNTER_TRI|LCCout[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~4 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~4_combout  = !\apu|LENGTH_COUNTER_TRI|LCCout [3] $ (!\apu|LENGTH_COUNTER_TRI|LCNT1 [4])

	.dataa(!\apu|LENGTH_COUNTER_TRI|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~4 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~4 .lut_mask = 64'h6666666666666666;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[4] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~5 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~5_combout  = !\apu|LENGTH_COUNTER_TRI|LCNT1 [5] $ (((!\apu|LENGTH_COUNTER_TRI|LCCout [3]) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [4])))

	.dataa(!\apu|LENGTH_COUNTER_TRI|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~5 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~5 .lut_mask = 64'h4B4B4B4B4B4B4B4B;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[5] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~6 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~6_combout  = !\apu|LENGTH_COUNTER_TRI|LCNT1 [6] $ (((!\apu|LENGTH_COUNTER_TRI|LCCout [3]) # ((\apu|LENGTH_COUNTER_TRI|LCNT1 [5]) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [4]))))

	.dataa(!\apu|LENGTH_COUNTER_TRI|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_TRI|LCNT1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~6 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~6 .lut_mask = 64'h40BF40BF40BF40BF;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[6] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCNT2~7 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCNT2~7_combout  = ( \apu|LENGTH_COUNTER_TRI|LCNT1 [7] & ( (!\apu|LENGTH_COUNTER_TRI|LCCout [3]) # (((\apu|LENGTH_COUNTER_TRI|LCNT1 [6]) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [5])) # (\apu|LENGTH_COUNTER_TRI|LCNT1 [4])) ) ) # ( 
// !\apu|LENGTH_COUNTER_TRI|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_TRI|LCCout [3] & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [4] & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [5] & !\apu|LENGTH_COUNTER_TRI|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_TRI|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_TRI|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_TRI|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCNT2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~7 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~7 .lut_mask = 64'h4000BFFF4000BFFF;
defparam \apu|LENGTH_COUNTER_TRI|LCNT2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT2[7] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCNT2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT2[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|LCNT1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\apu|LENGTH_COUNTER_TRI|LCNT2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400B~0_combout ),
	.ena(\apu|LENGTH_COUNTER_TRI|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|LCNT1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|LCNT1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|LCCout[7] (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|LCCout [7] = ( !\apu|LENGTH_COUNTER_TRI|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_TRI|LCCout [3] & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [4] & (!\apu|LENGTH_COUNTER_TRI|LCNT1 [5] & !\apu|LENGTH_COUNTER_TRI|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_TRI|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_TRI|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_TRI|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_TRI|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_TRI|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|LCCout [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|LCCout[7] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|LCCout[7] .lut_mask = 64'h4000000040000000;
defparam \apu|LENGTH_COUNTER_TRI|LCCout[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|CARRY_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|LCCout [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|CARRY_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|CARRY_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|CARRY_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout  = (!\apu|LENGTH_COUNTER_TRI|ENABLE_REG2~q  & (((!\apu|LENGTH_COUNTER_TRI|CARRY_LATCH~q ) # (\apu|LENGTH_COUNTER_TRI|STEP_LATCH~q )) # (\apu|MOD_LFO|nLFO2~1_combout )))

	.dataa(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datab(!\apu|LENGTH_COUNTER_TRI|ENABLE_REG2~q ),
	.datac(!\apu|LENGTH_COUNTER_TRI|STEP_LATCH~q ),
	.datad(!\apu|LENGTH_COUNTER_TRI|CARRY_LATCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0 .lut_mask = 64'hCC4CCC4CCC4CCC4C;
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_TRI|ENABLE_FF~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_TRI|ENABLE_FF~1_combout  = ( \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout  & ( \apu|MOD_REG_SEL|W400B~0_combout  & ( (\rstn~input_o  & \apu|LENGTH_COUNTER_TRI|ENABLE_FF~q ) ) ) ) # ( !\apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout  & ( 
// \apu|MOD_REG_SEL|W400B~0_combout  & ( (\rstn~input_o  & (\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q )))) ) ) ) # ( \apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W400B~0_combout  & ( 
// \rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W400B~0_combout  & ( (\rstn~input_o  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q ),
	.datae(!\apu|LENGTH_COUNTER_TRI|ENABLE_FF~0_combout ),
	.dataf(!\apu|MOD_REG_SEL|W400B~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_TRI|ENABLE_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF~1 .lut_mask = 64'h3232333300320033;
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_TRI|ENABLE_FF (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_TRI|ENABLE_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_TRI|ENABLE_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[2]~3 (
// Equation(s):
// \apu|DBIN[2]~3_combout  = ( \apu|LENGTH_COUNTER_TRI|ENABLE_FF~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ) ) ) # ( 
// !\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q  & ( (\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|LENGTH_COUNTER_TRI|ENABLE_FF~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[2]~3 .extended_lut = "off";
defparam \apu|DBIN[2]~3 .lut_mask = 64'h3332333733323337;
defparam \apu|DBIN[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[2] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[2] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [2] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [2] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[2] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[2] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[2] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[2] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2])))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|INC_SB~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0 .lut_mask = 64'h0088028A0088028A;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1 .lut_mask = 64'h000AC0C0000AC0C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4] & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2 .lut_mask = 64'h0000000200000002;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2])))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~3_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3 .lut_mask = 64'hFDCC000000000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout  = (\apu|MOD_CDIV|DIV0~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~q )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SBR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0 .lut_mask = 64'h4444444444444444;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [1])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~4_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[1]~5_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2_combout ))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q  & 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[1]~2_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|ADH_PCHR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2 .lut_mask = 64'h3535353535353535;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCHS[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2_combout  = !\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1] $ (((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]) # (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCHS [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH_IN~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2 .lut_mask = 64'h5656565656565656;
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PC|PCH[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1] & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1] & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|P_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|nZ_OUT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3 .lut_mask = 64'hA0ECA0ECA0ECA0EC;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_MOS6502_WBCD|DL_LATCH 
// [1]))) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) # (\apu|MOD_CDIV|DIV0~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [1]) # 
// ((!\apu|MOD_MOS6502_WBCD|DL_LATCH [1] & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|DL_LATCH [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ACC [1]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|DL_DBR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|AC_DBR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4 .lut_mask = 64'hFE50EE00FE50EE00;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3_combout  & (!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCH [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCH_DBR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~3_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5 .lut_mask = 64'h7000700070007000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[1]~5_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[1]~11 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [1] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [1])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [1] & ( 
// (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_SPRITE_DMA|SPRBUF [1])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|SPRBUF [1]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[1]~11 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[1]~11 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[1]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|ENABLE_REG1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|ENABLE_REG1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG1 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0_combout  = !\apu|LENGTH_COUNTER_SQB|ENABLE_REG1~q 

	.dataa(!\apu|LENGTH_COUNTER_SQB|ENABLE_REG1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|ENABLE_REG2 (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|ENABLE_REG2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|ENABLE_REG2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG2 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_REG2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|STEP_LATCH~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|STEP_LATCH~0_combout  = !\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q 

	.dataa(!\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|STEP_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|STEP_LATCH~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|STEP_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_SQB|STEP_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|STEP_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|STEP_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|STEP_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|STEP_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|STEP_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0 (
// Equation(s):
// \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0_combout  = ( \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  & ( \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q  ) ) # ( !\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  & ( 
// \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q  & ( (((!\apu|MOD_REG_SEL|W4012~2_combout ) # (!\apu|MOD_REG_SEL|W4004~0_combout )) # (\apu|MOD_SPRITE_DMA|ADR[4]~35_combout )) # (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ) ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  & ( !\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & (!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & (\apu|MOD_REG_SEL|W4012~2_combout  & 
// \apu|MOD_REG_SEL|W4004~0_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.datac(!\apu|MOD_REG_SEL|W4012~2_combout ),
	.datad(!\apu|MOD_REG_SEL|W4004~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.dataf(!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0 .extended_lut = "off";
defparam \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0 .lut_mask = 64'h00000008FFF7FFFF;
defparam \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC .is_wysiwyg = "true";
defparam \apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~0_combout  = !\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q  $ (\apu|LENGTH_COUNTER_SQB|LCNT1 [0])

	.dataa(!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~0 .lut_mask = 64'h9999999999999999;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[0] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4007~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4007~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ) # 
// ((!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ) # ((\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ) # (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ))) ) ) ) # ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4007~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4007~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4007~0 .lut_mask = 64'hFFFFFFFFEFFFFFFF;
defparam \apu|MOD_REG_SEL|W4007~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|always0~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|always0~0_combout  = ( \apu|LENGTH_COUNTER_SQB|STEP_LATCH~q  & ( \apu|MOD_REG_SEL|W4007~0_combout  & ( !\rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_SQB|STEP_LATCH~q  & ( \apu|MOD_REG_SEL|W4007~0_combout  & ( (!\rstn~input_o ) # 
// ((\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_CDIV|DIVACLK2~q  & !\apu|MOD_LFO|nLFO2~1_combout ))) ) ) ) # ( \apu|LENGTH_COUNTER_SQB|STEP_LATCH~q  & ( !\apu|MOD_REG_SEL|W4007~0_combout  ) ) # ( !\apu|LENGTH_COUNTER_SQB|STEP_LATCH~q  & ( 
// !\apu|MOD_REG_SEL|W4007~0_combout  ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datae(!\apu|LENGTH_COUNTER_SQB|STEP_LATCH~q ),
	.dataf(!\apu|MOD_REG_SEL|W4007~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|always0~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|always0~0 .lut_mask = 64'hFFFFFFFFCDCCCCCC;
defparam \apu|LENGTH_COUNTER_SQB|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~1_combout  = !\apu|LENGTH_COUNTER_SQB|LCNT1 [1] $ (((\apu|LENGTH_COUNTER_SQB|LCNT1 [0]) # (\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q )))

	.dataa(!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~1 .lut_mask = 64'h8787878787878787;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[1] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~2 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~2_combout  = !\apu|LENGTH_COUNTER_SQB|LCNT1 [2] $ ((((\apu|LENGTH_COUNTER_SQB|LCNT1 [1]) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [0])) # (\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q )))

	.dataa(!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_SQB|LCNT1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~2 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~2 .lut_mask = 64'h807F807F807F807F;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[2] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~3 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~3_combout  = ( \apu|LENGTH_COUNTER_SQB|LCNT1 [3] & ( (((\apu|LENGTH_COUNTER_SQB|LCNT1 [2]) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [1])) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [0])) # (\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ) 
// ) ) # ( !\apu|LENGTH_COUNTER_SQB|LCNT1 [3] & ( (!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q  & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [0] & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [1] & !\apu|LENGTH_COUNTER_SQB|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_SQB|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_SQB|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~3 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~3 .lut_mask = 64'h80007FFF80007FFF;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[3] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCCout[3] (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCCout [3] = ( !\apu|LENGTH_COUNTER_SQB|LCNT1 [3] & ( (!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q  & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [0] & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [1] & !\apu|LENGTH_COUNTER_SQB|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_SQUARE_CHANNEL_B|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_SQB|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_SQB|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCCout [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCCout[3] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCCout[3] .lut_mask = 64'h8000000080000000;
defparam \apu|LENGTH_COUNTER_SQB|LCCout[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~4 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~4_combout  = !\apu|LENGTH_COUNTER_SQB|LCCout [3] $ (!\apu|LENGTH_COUNTER_SQB|LCNT1 [4])

	.dataa(!\apu|LENGTH_COUNTER_SQB|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~4 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~4 .lut_mask = 64'h6666666666666666;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[4] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~5 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~5_combout  = !\apu|LENGTH_COUNTER_SQB|LCNT1 [5] $ (((!\apu|LENGTH_COUNTER_SQB|LCCout [3]) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [4])))

	.dataa(!\apu|LENGTH_COUNTER_SQB|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~5 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~5 .lut_mask = 64'h4B4B4B4B4B4B4B4B;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[5] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~6 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~6_combout  = !\apu|LENGTH_COUNTER_SQB|LCNT1 [6] $ (((!\apu|LENGTH_COUNTER_SQB|LCCout [3]) # ((\apu|LENGTH_COUNTER_SQB|LCNT1 [5]) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [4]))))

	.dataa(!\apu|LENGTH_COUNTER_SQB|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_SQB|LCNT1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~6 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~6 .lut_mask = 64'h40BF40BF40BF40BF;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[6] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCNT2~7 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCNT2~7_combout  = ( \apu|LENGTH_COUNTER_SQB|LCNT1 [7] & ( (!\apu|LENGTH_COUNTER_SQB|LCCout [3]) # (((\apu|LENGTH_COUNTER_SQB|LCNT1 [6]) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [5])) # (\apu|LENGTH_COUNTER_SQB|LCNT1 [4])) ) ) # ( 
// !\apu|LENGTH_COUNTER_SQB|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_SQB|LCCout [3] & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [4] & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [5] & !\apu|LENGTH_COUNTER_SQB|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_SQB|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_SQB|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_SQB|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCNT2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~7 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~7 .lut_mask = 64'h4000BFFF4000BFFF;
defparam \apu|LENGTH_COUNTER_SQB|LCNT2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT2[7] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCNT2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT2[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|LCNT1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\apu|LENGTH_COUNTER_SQB|LCNT2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W4007~0_combout ),
	.ena(\apu|LENGTH_COUNTER_SQB|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|LCNT1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|LCNT1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|LCCout[7] (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|LCCout [7] = ( !\apu|LENGTH_COUNTER_SQB|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_SQB|LCCout [3] & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [4] & (!\apu|LENGTH_COUNTER_SQB|LCNT1 [5] & !\apu|LENGTH_COUNTER_SQB|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_SQB|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_SQB|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_SQB|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_SQB|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_SQB|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|LCCout [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|LCCout[7] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|LCCout[7] .lut_mask = 64'h4000000040000000;
defparam \apu|LENGTH_COUNTER_SQB|LCCout[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|CARRY_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|LCCout [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|CARRY_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|CARRY_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|CARRY_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout  = (!\apu|LENGTH_COUNTER_SQB|ENABLE_REG2~q  & (((!\apu|LENGTH_COUNTER_SQB|CARRY_LATCH~q ) # (\apu|LENGTH_COUNTER_SQB|STEP_LATCH~q )) # (\apu|MOD_LFO|nLFO2~1_combout )))

	.dataa(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datab(!\apu|LENGTH_COUNTER_SQB|ENABLE_REG2~q ),
	.datac(!\apu|LENGTH_COUNTER_SQB|STEP_LATCH~q ),
	.datad(!\apu|LENGTH_COUNTER_SQB|CARRY_LATCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0 .lut_mask = 64'hCC4CCC4CCC4CCC4C;
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_SQB|ENABLE_FF~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_SQB|ENABLE_FF~1_combout  = ( \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout  & ( \apu|MOD_REG_SEL|W4007~0_combout  & ( (\rstn~input_o  & \apu|LENGTH_COUNTER_SQB|ENABLE_FF~q ) ) ) ) # ( !\apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout  & ( 
// \apu|MOD_REG_SEL|W4007~0_combout  & ( (\rstn~input_o  & (\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q )))) ) ) ) # ( \apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W4007~0_combout  & ( 
// \rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W4007~0_combout  & ( (\rstn~input_o  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q ),
	.datae(!\apu|LENGTH_COUNTER_SQB|ENABLE_FF~0_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4007~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_SQB|ENABLE_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF~1 .lut_mask = 64'h3232333300320033;
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_SQB|ENABLE_FF (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_SQB|ENABLE_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_SQB|ENABLE_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[1]~2 (
// Equation(s):
// \apu|DBIN[1]~2_combout  = ( \apu|LENGTH_COUNTER_SQB|ENABLE_FF~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ) ) ) # ( 
// !\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q  & ( (\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|LENGTH_COUNTER_SQB|ENABLE_FF~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[1]~2 .extended_lut = "off";
defparam \apu|DBIN[1]~2 .lut_mask = 64'h3332333733323337;
defparam \apu|DBIN[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[1] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[1] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [1] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [1] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[1] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[1] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[1] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[1] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout  & 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0 .lut_mask = 64'h70F0505070F05050;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q  & (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5])))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q  & !\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~13_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|STXY~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1 .lut_mask = 64'h3300230000000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1_combout  & ( 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1] & 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|AND~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|nSB_AC~4_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|DBZ_ZR~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2 .lut_mask = 64'h00000000222A333F;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout  = (\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout  & ((\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_DBR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DBT[5]~14_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SB[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5 .lut_mask = 64'h1313131313131313;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DOR_LATCH[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|DB[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DOR_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DOR_LATCH[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[5]~15 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout  = ( \apu|MOD_MOS6502_WBCD|DOR_LATCH [5] & ( ((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [5])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) ) ) # ( !\apu|MOD_MOS6502_WBCD|DOR_LATCH [5] 
// & ( (!\apu|MOD_MOS6502_WBCD|DOUT~8_combout  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout ) # (\apu|MOD_MOS6502_WBCD|DL_LATCH [5])) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|DOR_LATCH [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[5]~15 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[5]~15 .lut_mask = 64'hD0F0DDFFD0F0DDFF;
defparam \apu|MOD_MOS6502_WBCD|DOUT[5]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[5] (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [5] = (\apu|MOD_MOS6502_WBCD|DL_LATCH [5] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [5]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[5] .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[5] .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[5] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  
// & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0 .lut_mask = 64'h0080008000800080;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK5LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0 .lut_mask = 64'h8A8A8A8A8A8A8A8A;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & 
// !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout )) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout )) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0 .lut_mask = 64'h88BBC0F388AAC0C0;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & 
// ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6])))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT5~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1 .lut_mask = 64'h0888000008880000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout  & 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~5_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2 .lut_mask = 64'h0001111100011111;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ) # (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout )))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|nADL_ADD~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~24_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nMEMOP~1_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nSHIFT~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3 .lut_mask = 64'h00FE000000FE0000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q )) # (\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ))) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~2_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDX~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0 .lut_mask = 64'h2AAAAAAA2AAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1_combout  = (\apu|MOD_MOS6502_WBCD|RESPR2~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0_combout  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|RESPR2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1 .lut_mask = 64'h1300130013001300;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]) # ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]) # 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [4]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0 .lut_mask = 64'hEF00EF00EF00EF00;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7] & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & ((\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [7]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [1]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0 .lut_mask = 64'h8CDC8CDC8CDC8CDC;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout  & ( 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q  & 
// (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))) ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q  & 
// ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout  & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|BRK6LATCH2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH2~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRESXLATCH1~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ACRL1~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1 .lut_mask = 64'h0D0D0D0D050D0D0D;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nTRESX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT3~combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0 .lut_mask = 64'h0808080808080808;
defparam \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout  & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~0_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1 .lut_mask = 64'h2222222222222222;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SBA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q  ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout  & ( ((!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|X_REG [5])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|SB_ADHR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|X_SB~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|X_REG [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~12_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|SBT[5]~13_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADHT[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6 .lut_mask = 64'h00000000DF555555;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABH_LATCH[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADH[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABH_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[5] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABH_LATCH[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|nR4015~2 (
// Equation(s):
// \apu|MOD_REG_SEL|nR4015~2_combout  = (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5] & (\apu|MOD_REG_SEL|nR4015~0_combout  & \apu|MOD_REG_SEL|nR4015~1_combout ))

	.dataa(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5]),
	.datab(!\apu|MOD_REG_SEL|nR4015~0_combout ),
	.datac(!\apu|MOD_REG_SEL|nR4015~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|nR4015~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|nR4015~2 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|nR4015~2 .lut_mask = 64'h0202020202020202;
defparam \apu|MOD_REG_SEL|nR4015~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|ENABLE_REG1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DMC_INT_FF~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|ENABLE_REG1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG1 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|ENABLE_REG2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|ENABLE_REG2~0_combout  = !\apu|LENGTH_COUNTER_RND|ENABLE_REG1~q 

	.dataa(!\apu|LENGTH_COUNTER_RND|ENABLE_REG1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|ENABLE_REG2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|ENABLE_REG2 (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|ENABLE_REG2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|ENABLE_REG2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG2 .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|ENABLE_REG2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|STEP_LATCH~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|STEP_LATCH~0_combout  = !\apu|LENGTH_COUNTER_RND|ENABLE_FF~q 

	.dataa(!\apu|LENGTH_COUNTER_RND|ENABLE_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|STEP_LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|STEP_LATCH~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|STEP_LATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|LENGTH_COUNTER_RND|STEP_LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|STEP_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|STEP_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|STEP_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|STEP_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|STEP_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0 (
// Equation(s):
// \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0_combout  = ( \apu|MOD_REG_SEL|W400C~0_combout  & ( \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q  & ( ((!\apu|MOD_REG_SEL|W4012~0_combout ) # ((!\apu|MOD_REG_SEL|W4004~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ))) # (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ) ) ) ) # ( !\apu|MOD_REG_SEL|W400C~0_combout  & ( \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q  ) ) # ( \apu|MOD_REG_SEL|W400C~0_combout  & ( 
// !\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q  & ( (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & (\apu|MOD_REG_SEL|W4012~0_combout  & (\apu|MOD_REG_SEL|W4004~0_combout  & \apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datab(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datac(!\apu|MOD_REG_SEL|W4004~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.datae(!\apu|MOD_REG_SEL|W400C~0_combout ),
	.dataf(!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0 .extended_lut = "off";
defparam \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0 .lut_mask = 64'h00000002FFFFFDFF;
defparam \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC .is_wysiwyg = "true";
defparam \apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~0_combout  = !\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q  $ (\apu|LENGTH_COUNTER_RND|LCNT1 [0])

	.dataa(!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~0 .lut_mask = 64'h9999999999999999;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[0] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W400F~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W400F~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ) # 
// ((!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ) # ((!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ) # (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ))) ) ) ) # ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( !\apu|MOD_REG_SEL|W4012~0_combout  ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W400F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W400F~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W400F~0 .lut_mask = 64'hFFFFFFFFFFEFFFFF;
defparam \apu|MOD_REG_SEL|W400F~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|always0~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|always0~0_combout  = ( \apu|LENGTH_COUNTER_RND|STEP_LATCH~q  & ( \apu|MOD_REG_SEL|W400F~0_combout  & ( !\rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_RND|STEP_LATCH~q  & ( \apu|MOD_REG_SEL|W400F~0_combout  & ( (!\rstn~input_o ) # 
// ((\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_CDIV|DIVACLK2~q  & !\apu|MOD_LFO|nLFO2~1_combout ))) ) ) ) # ( \apu|LENGTH_COUNTER_RND|STEP_LATCH~q  & ( !\apu|MOD_REG_SEL|W400F~0_combout  ) ) # ( !\apu|LENGTH_COUNTER_RND|STEP_LATCH~q  & ( 
// !\apu|MOD_REG_SEL|W400F~0_combout  ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datae(!\apu|LENGTH_COUNTER_RND|STEP_LATCH~q ),
	.dataf(!\apu|MOD_REG_SEL|W400F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|always0~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|always0~0 .lut_mask = 64'hFFFFFFFFCDCCCCCC;
defparam \apu|LENGTH_COUNTER_RND|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[0] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~1_combout  = !\apu|LENGTH_COUNTER_RND|LCNT1 [1] $ (((\apu|LENGTH_COUNTER_RND|LCNT1 [0]) # (\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q )))

	.dataa(!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~1 .lut_mask = 64'h8787878787878787;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[1] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[1] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~2 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~2_combout  = !\apu|LENGTH_COUNTER_RND|LCNT1 [2] $ ((((\apu|LENGTH_COUNTER_RND|LCNT1 [1]) # (\apu|LENGTH_COUNTER_RND|LCNT1 [0])) # (\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q )))

	.dataa(!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_RND|LCNT1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~2 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~2 .lut_mask = 64'h807F807F807F807F;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[2] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[2] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~3 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~3_combout  = ( \apu|LENGTH_COUNTER_RND|LCNT1 [3] & ( (((\apu|LENGTH_COUNTER_RND|LCNT1 [2]) # (\apu|LENGTH_COUNTER_RND|LCNT1 [1])) # (\apu|LENGTH_COUNTER_RND|LCNT1 [0])) # (\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ) ) ) 
// # ( !\apu|LENGTH_COUNTER_RND|LCNT1 [3] & ( (!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q  & (!\apu|LENGTH_COUNTER_RND|LCNT1 [0] & (!\apu|LENGTH_COUNTER_RND|LCNT1 [1] & !\apu|LENGTH_COUNTER_RND|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_RND|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_RND|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~3 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~3 .lut_mask = 64'h80007FFF80007FFF;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[3] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[3] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCCout[3] (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCCout [3] = ( !\apu|LENGTH_COUNTER_RND|LCNT1 [3] & ( (!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q  & (!\apu|LENGTH_COUNTER_RND|LCNT1 [0] & (!\apu|LENGTH_COUNTER_RND|LCNT1 [1] & !\apu|LENGTH_COUNTER_RND|LCNT1 [2]))) ) )

	.dataa(!\apu|MOD_NOISE_CHANNEL|MOD_ENVELOPE_GEN|CH_LC~q ),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [0]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [1]),
	.datad(!\apu|LENGTH_COUNTER_RND|LCNT1 [2]),
	.datae(!\apu|LENGTH_COUNTER_RND|LCNT1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCCout [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCCout[3] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCCout[3] .lut_mask = 64'h8000000080000000;
defparam \apu|LENGTH_COUNTER_RND|LCCout[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~4 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~4_combout  = !\apu|LENGTH_COUNTER_RND|LCCout [3] $ (!\apu|LENGTH_COUNTER_RND|LCNT1 [4])

	.dataa(!\apu|LENGTH_COUNTER_RND|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~4 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~4 .lut_mask = 64'h6666666666666666;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[4] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[4] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~5 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~5_combout  = !\apu|LENGTH_COUNTER_RND|LCNT1 [5] $ (((!\apu|LENGTH_COUNTER_RND|LCCout [3]) # (\apu|LENGTH_COUNTER_RND|LCNT1 [4])))

	.dataa(!\apu|LENGTH_COUNTER_RND|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~5 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~5 .lut_mask = 64'h4B4B4B4B4B4B4B4B;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[5] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[5] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~6 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~6_combout  = !\apu|LENGTH_COUNTER_RND|LCNT1 [6] $ (((!\apu|LENGTH_COUNTER_RND|LCCout [3]) # ((\apu|LENGTH_COUNTER_RND|LCNT1 [5]) # (\apu|LENGTH_COUNTER_RND|LCNT1 [4]))))

	.dataa(!\apu|LENGTH_COUNTER_RND|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_RND|LCNT1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~6 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~6 .lut_mask = 64'h40BF40BF40BF40BF;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[6] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[6] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCNT2~7 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCNT2~7_combout  = ( \apu|LENGTH_COUNTER_RND|LCNT1 [7] & ( (!\apu|LENGTH_COUNTER_RND|LCCout [3]) # (((\apu|LENGTH_COUNTER_RND|LCNT1 [6]) # (\apu|LENGTH_COUNTER_RND|LCNT1 [5])) # (\apu|LENGTH_COUNTER_RND|LCNT1 [4])) ) ) # ( 
// !\apu|LENGTH_COUNTER_RND|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_RND|LCCout [3] & (!\apu|LENGTH_COUNTER_RND|LCNT1 [4] & (!\apu|LENGTH_COUNTER_RND|LCNT1 [5] & !\apu|LENGTH_COUNTER_RND|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_RND|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_RND|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_RND|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCNT2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2~7 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCNT2~7 .lut_mask = 64'h4000BFFF4000BFFF;
defparam \apu|LENGTH_COUNTER_RND|LCNT2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT2[7] (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCNT2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT2[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT2[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|LCNT1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_LENGTH_TABLE|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\apu|LENGTH_COUNTER_RND|LCNT2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_REG_SEL|W400F~0_combout ),
	.ena(\apu|LENGTH_COUNTER_RND|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|LCNT1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCNT1[7] .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|LCNT1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|LCCout[7] (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|LCCout [7] = ( !\apu|LENGTH_COUNTER_RND|LCNT1 [7] & ( (\apu|LENGTH_COUNTER_RND|LCCout [3] & (!\apu|LENGTH_COUNTER_RND|LCNT1 [4] & (!\apu|LENGTH_COUNTER_RND|LCNT1 [5] & !\apu|LENGTH_COUNTER_RND|LCNT1 [6]))) ) )

	.dataa(!\apu|LENGTH_COUNTER_RND|LCCout [3]),
	.datab(!\apu|LENGTH_COUNTER_RND|LCNT1 [4]),
	.datac(!\apu|LENGTH_COUNTER_RND|LCNT1 [5]),
	.datad(!\apu|LENGTH_COUNTER_RND|LCNT1 [6]),
	.datae(!\apu|LENGTH_COUNTER_RND|LCNT1 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|LCCout [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|LCCout[7] .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|LCCout[7] .lut_mask = 64'h4000000040000000;
defparam \apu|LENGTH_COUNTER_RND|LCCout[7] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|CARRY_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|LCCout [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|CARRY_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|CARRY_LATCH .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|CARRY_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|ENABLE_FF~0 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout  = (!\apu|LENGTH_COUNTER_RND|ENABLE_REG2~q  & (((!\apu|LENGTH_COUNTER_RND|CARRY_LATCH~q ) # (\apu|LENGTH_COUNTER_RND|STEP_LATCH~q )) # (\apu|MOD_LFO|nLFO2~1_combout )))

	.dataa(!\apu|MOD_LFO|nLFO2~1_combout ),
	.datab(!\apu|LENGTH_COUNTER_RND|ENABLE_REG2~q ),
	.datac(!\apu|LENGTH_COUNTER_RND|STEP_LATCH~q ),
	.datad(!\apu|LENGTH_COUNTER_RND|CARRY_LATCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF~0 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF~0 .lut_mask = 64'hCC4CCC4CCC4CCC4C;
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|LENGTH_COUNTER_RND|ENABLE_FF~1 (
// Equation(s):
// \apu|LENGTH_COUNTER_RND|ENABLE_FF~1_combout  = ( \apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout  & ( \apu|MOD_REG_SEL|W400F~0_combout  & ( (\rstn~input_o  & \apu|LENGTH_COUNTER_RND|ENABLE_FF~q ) ) ) ) # ( !\apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout  & ( 
// \apu|MOD_REG_SEL|W400F~0_combout  & ( (\rstn~input_o  & (\apu|LENGTH_COUNTER_RND|ENABLE_FF~q  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q )))) ) ) ) # ( \apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W400F~0_combout  & ( 
// \rstn~input_o  ) ) ) # ( !\apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout  & ( !\apu|MOD_REG_SEL|W400F~0_combout  & ( (\rstn~input_o  & ((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVACLK2~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|LENGTH_COUNTER_RND|ENABLE_FF~q ),
	.datae(!\apu|LENGTH_COUNTER_RND|ENABLE_FF~0_combout ),
	.dataf(!\apu|MOD_REG_SEL|W400F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|LENGTH_COUNTER_RND|ENABLE_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF~1 .extended_lut = "off";
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF~1 .lut_mask = 64'h3232333300320033;
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|LENGTH_COUNTER_RND|ENABLE_FF (
	.clk(\comb~0_combout ),
	.d(\apu|LENGTH_COUNTER_RND|ENABLE_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|LENGTH_COUNTER_RND|ENABLE_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF .is_wysiwyg = "true";
defparam \apu|LENGTH_COUNTER_RND|ENABLE_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|DBIN[3]~4 (
// Equation(s):
// \apu|DBIN[3]~4_combout  = ( \apu|LENGTH_COUNTER_RND|ENABLE_FF~q  & ( ((\apu|MOD_REG_SEL|nR4015~2_combout  & (\apu|MOD_REG_SEL|W4015~0_combout  & \apu|MOD_REG_SEL|nR4015~3_combout ))) # (\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ) ) ) # ( 
// !\apu|LENGTH_COUNTER_RND|ENABLE_FF~q  & ( (\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout  & ((!\apu|MOD_REG_SEL|nR4015~2_combout ) # ((!\apu|MOD_REG_SEL|W4015~0_combout ) # (!\apu|MOD_REG_SEL|nR4015~3_combout )))) ) )

	.dataa(!\apu|MOD_REG_SEL|nR4015~2_combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.datac(!\apu|MOD_REG_SEL|W4015~0_combout ),
	.datad(!\apu|MOD_REG_SEL|nR4015~3_combout ),
	.datae(!\apu|LENGTH_COUNTER_RND|ENABLE_FF~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|DBIN[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|DBIN[3]~4 .extended_lut = "off";
defparam \apu|DBIN[3]~4 .lut_mask = 64'h3332333733323337;
defparam \apu|DBIN[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|DL_LATCH[3] (
	.clk(\comb~0_combout ),
	.d(\apu|DBIN[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|DL_LATCH[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0_combout  = (\apu|MOD_MOS6502_WBCD|DL_LATCH [3] & \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|Z_IR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0 .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|PD[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout 
// ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  ) ) ) # ( 
// \apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout  & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  ) ) ) # ( !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5] & ( 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout  & (((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ) # 
// (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|BRLATCH1~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T0~0_combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [5]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_FLAGS|FLAG_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0 .lut_mask = 64'hF700FF00FF00F700;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~0_combout ),
	.asdata(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q  & (\apu|MOD_MOS6502_WBCD|RESPR2~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2~q ))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|RDYDELAY1~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|RESPR2~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0 .lut_mask = 64'h1010101010101010;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2~combout  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|i2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STEPLATCH1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0_combout  & 
// ((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q )))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (((\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q )) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS1LATCH~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1 .lut_mask = 64'h153F153F153F153F;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T1LATCH~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ))) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [0]))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH2 [0]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|FETCHLATCH~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3 .lut_mask = 64'hB1B1B1B1B1B1B1B1;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[0] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ) # (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0])

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|LATCH1 [0]),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|TRES2LATCH~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0_combout  = (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2] & !\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0])) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [2]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [0]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0 .lut_mask = 64'hD5FFD5FFD5FFD5FF;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH17R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [3]) # ((!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3])))) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q  & ((!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3]))))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_ALU_SETUP|ADD_ADLR~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_ADLR~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_ALU|ADD [3]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_PC|PCL [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6 .lut_mask = 64'hECA0ECA0ECA0ECA0;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout  = ( \apu|MOD_MOS6502_WBCD|S_REG [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6_combout  & ( ((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [3])) # 
// (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|S_REG [3] & ( !\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6_combout  & ( (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q  & 
// (((\apu|MOD_CDIV|DIV0~q  & \apu|MOD_MOS6502_WBCD|DL_LATCH [3])) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_BUS_CONTROL|Z_ADH0R~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_REGS_CONTROL|S_ADLR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|DL_LATCH [3]),
	.datae(!\apu|MOD_MOS6502_WBCD|S_REG [3]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7 .lut_mask = 64'h0307337700000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|ABL_LATCH[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_BUS_MUX|ADL[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_MOS6502_WBCD|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|ABL_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[3] .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|ABL_LATCH[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[3]~6 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[3]~6_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [3] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[3]~6 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[3]~6 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4012~2 (
// Equation(s):
// \apu|MOD_REG_SEL|W4012~2_combout  = ( \apu|MOD_REG_SEL|nR4015~0_combout  & ( \apu|MOD_REG_SEL|nR4015~1_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout  & (!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout  & (!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5] & 
// \apu|MOD_MOS6502_WBCD|DOUT~8_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5]),
	.datad(!\apu|MOD_MOS6502_WBCD|DOUT~8_combout ),
	.datae(!\apu|MOD_REG_SEL|nR4015~0_combout ),
	.dataf(!\apu|MOD_REG_SEL|nR4015~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4012~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4012~2 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4012~2 .lut_mask = 64'h0000000000000080;
defparam \apu|MOD_REG_SEL|W4012~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4017~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4017~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout  & (((\apu|MOD_SPRITE_DMA|ADR[2]~5_combout )) # (\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ))) # (\apu|MOD_SPRITE_DMA|ADR[5]~8_combout  & 
// (\apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & ((\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ) # (\apu|MOD_SPRITE_DMA|ADR[2]~4_combout )))) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & 
// ((\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ) # (\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ))) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4017~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4017~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4017~0 .lut_mask = 64'h003F2A3F003F2A3F;
defparam \apu|MOD_REG_SEL|W4017~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|START_DMA_FF~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|START_DMA_FF~0_combout  = ( \apu|MOD_REG_SEL|W4017~0_combout  & ( \apu|MOD_SPRITE_DMA|START_DMA_FF~q  & ( (!\apu|MOD_SPRITE_DMA|NO_SPR~q  & \rstn~input_o ) ) ) ) # ( !\apu|MOD_REG_SEL|W4017~0_combout  & ( 
// \apu|MOD_SPRITE_DMA|START_DMA_FF~q  & ( (!\apu|MOD_SPRITE_DMA|NO_SPR~q  & \rstn~input_o ) ) ) ) # ( \apu|MOD_REG_SEL|W4017~0_combout  & ( !\apu|MOD_SPRITE_DMA|START_DMA_FF~q  & ( (!\apu|MOD_SPRITE_DMA|NO_SPR~q  & (\rstn~input_o  & 
// (\apu|MOD_REG_SEL|W4012~2_combout  & \apu|MOD_REG_SEL|W4004~0_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_REG_SEL|W4012~2_combout ),
	.datad(!\apu|MOD_REG_SEL|W4004~0_combout ),
	.datae(!\apu|MOD_REG_SEL|W4017~0_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|START_DMA_FF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|START_DMA_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|START_DMA_FF~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|START_DMA_FF~0 .lut_mask = 64'h0000000222222222;
defparam \apu|MOD_SPRITE_DMA|START_DMA_FF~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|START_DMA_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|START_DMA_FF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|START_DMA_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|START_DMA_FF .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|START_DMA_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|DO_SPR~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|DO_SPR~0_combout  = !\apu|MOD_SPRITE_DMA|START_DMA_FF~q 

	.dataa(!\apu|MOD_SPRITE_DMA|START_DMA_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|DO_SPR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|DO_SPR~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|DO_SPR~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_SPRITE_DMA|DO_SPR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|DO_SPR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|DO_SPR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|DO_SPR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|DO_SPR .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|DO_SPR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout  = (\apu|MOD_SPRITE_DMA|STOP_DMA_FF~q  & (((\apu|MOD_SPRITE_DMA|DO_SPR~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q )) # (\apu|MOD_CDIV|DIV0~q )))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datac(!\apu|MOD_SPRITE_DMA|STOP_DMA_FF~q ),
	.datad(!\apu|MOD_SPRITE_DMA|DO_SPR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0 .lut_mask = 64'h070F070F070F070F;
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|STOP_DMA_FF~1 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|STOP_DMA_FF~1_combout  = ( \apu|MOD_SPRITE_DMA|SPRE~q  & ( \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout  ) ) # ( !\apu|MOD_SPRITE_DMA|SPRE~q  & ( \apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout  ) ) # ( \apu|MOD_SPRITE_DMA|SPRE~q  & ( 
// !\apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout  & ( (!\rstn~input_o ) # ((\apu|MOD_SPRITE_DMA|always0~0_combout  & (\apu|MOD_CDIV|DIV0~q  & \apu|MOD_CDIV|DIVACLK2~q ))) ) ) ) # ( !\apu|MOD_SPRITE_DMA|SPRE~q  & ( !\apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout  & ( 
// !\rstn~input_o  ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datab(!\apu|MOD_CDIV|DIV0~q ),
	.datac(!\rstn~input_o ),
	.datad(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datae(!\apu|MOD_SPRITE_DMA|SPRE~q ),
	.dataf(!\apu|MOD_SPRITE_DMA|STOP_DMA_FF~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|STOP_DMA_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF~1 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF~1 .lut_mask = 64'hF0F0F0F1FFFFFFFF;
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|STOP_DMA_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|STOP_DMA_FF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|STOP_DMA_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|STOP_DMA_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|NO_SPR~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|NO_SPR~0_combout  = !\apu|MOD_SPRITE_DMA|STOP_DMA_FF~q 

	.dataa(!\apu|MOD_SPRITE_DMA|STOP_DMA_FF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|NO_SPR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|NO_SPR~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|NO_SPR~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_SPRITE_DMA|NO_SPR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|NO_SPR (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_SPRITE_DMA|NO_SPR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|NO_SPR .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|NO_SPR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|RDY (
// Equation(s):
// \apu|MOD_SPRITE_DMA|RDY~combout  = (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|NO_SPR~q  & (!\apu|MOD_DPCM_CHANNEL|DMC_START_FF~q  & !\apu|MOD_SPRITE_DMA|START_DMA_FF~q )))

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_START_FF~q ),
	.datad(!\apu|MOD_SPRITE_DMA|START_DMA_FF~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|RDY~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|RDY .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|RDY .lut_mask = 64'h4000400040004000;
defparam \apu|MOD_SPRITE_DMA|RDY .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & !\apu|MOD_SPRITE_DMA|RDY~combout )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datab(!\apu|MOD_SPRITE_DMA|RDY~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0 .lut_mask = 64'h8888888888888888;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0_combout  = (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ) # (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0 .lut_mask = 64'h7777777777777777;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0_combout  = !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~q 

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T71~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout  & ( (!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (((!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6] & 
// !\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout )))) # (\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3] & (!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout )) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT2~combout ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [3]),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_PREDECODE_IR|IR [6]),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_EXTRA_COUNTER|nT4~combout ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_DECODER|X~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0 .lut_mask = 64'h0000E2220000E222;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1_combout  = ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0_combout  & ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2_combout  & ( 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout  & (\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q  & 
// !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~q ))) ) ) )

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T7~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|STOR~0_combout ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|T61~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PCL_DBR1~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~0_combout ),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_PC_SETUP|PC_DB~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1 .lut_mask = 64'h0000000008000000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q  & 
// (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q  & !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q )))

	.dataa(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|WRLATCH~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY~q ),
	.datac(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_INT_RESET_CONTROL|RESLATCH2~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|ENDS2LATCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0 .lut_mask = 64'h8000800080008000;
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2 (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|DIV0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2 .is_wysiwyg = "true";
defparam \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~6 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  = ( !\apu|MOD_DPCM_CHANNEL|DLFSROUT [4] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [8] & ( (\rstn~input_o  & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6] & !\apu|MOD_DPCM_CHANNEL|DLFSROUT 
// [7]))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~6 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~6 .lut_mask = 64'h0000000040000000;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|FS[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4010~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|FS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|FS[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|FS[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|FS[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4010~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|FS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|FS[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|FS[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|FS[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4010~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|FS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|FS[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|FS[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|FS[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4010~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|FS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|FS[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|FS[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "8EDD";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~14 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~14_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [2] & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [2] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [1] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [2] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [1] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [2] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [1] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~14 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~14 .lut_mask = 64'h0F0F0F0F0F0F8F0F;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~14 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "7E9A";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~13 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~13_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [1] & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [1] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [0] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [1] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [0] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [1] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [0] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~13 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~13 .lut_mask = 64'h333333333333B333;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  = ( !\apu|MOD_DPCM_CHANNEL|DLFSROUT [1] & ( !\apu|MOD_DPCM_CHANNEL|DLFSROUT [2] & ( (\rstn~input_o  & (\apu|MOD_DPCM_CHANNEL|DLFSROUT [8] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3] & !\apu|MOD_DPCM_CHANNEL|DLFSROUT 
// [0]))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~1 .lut_mask = 64'h1000000000000000;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "C03F";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~5 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~5_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [7] & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [7] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [6] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [7] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [6] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [7] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [6] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~5 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~5 .lut_mask = 64'h333333333333B333;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "D270";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~4 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~4_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [6] & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [6] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [5] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [6] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [5] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [6] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [5] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~4 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~4 .lut_mask = 64'h555555555555D555;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "3DED";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~8 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~8_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [8] & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [8] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [7] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [8] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [7] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [8] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [7] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~8 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~8 .lut_mask = 64'h0F0F0F0F0F0F8F0F;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[8] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[8] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[8] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout  = (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1] & !\apu|MOD_DPCM_CHANNEL|DLFSROUT [2])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~2 .lut_mask = 64'h8000800080008000;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~10 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout  = (\rstn~input_o  & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4] & (\apu|MOD_DPCM_CHANNEL|DLFSROUT [8] & \apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout )))

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~10 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~10 .lut_mask = 64'h0004000400040004;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "E095";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~11 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout  = (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [8] & ((!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ) # (!\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout )))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [4] & 
// (((\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~11 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~11 .lut_mask = 64'hC383C383C383C383;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~12 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~12_combout  = ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [0] & ( \apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout  & ( (\apu|MOD_CDIV|nACLK2~combout  & (\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout  & 
// \apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout )) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [0] & ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout  & ( ((\apu|MOD_CDIV|nACLK2~combout  & 
// (\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout  & \apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout ))) # (\rstn~input_o ) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [0] & ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout  & ( 
// (\rstn~input_o  & ((!\apu|MOD_CDIV|nACLK2~combout ) # ((!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ) # (!\apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout )))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_CDIV|nACLK2~combout ),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSR1~10_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DLFSR1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~12 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~12 .lut_mask = 64'h5554555700000003;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[0] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0C71";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~9 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~9_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [3] & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [3] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [2] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [3] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [2] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [3] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [2] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~9 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~9 .lut_mask = 64'h00FF00FF00FF80FF;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[3] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "8EE9";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~7 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~7_combout  = ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [4] & ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( ((!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1] & 
// !\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [4] & ( \apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [3] ) 
// ) ) # ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [4] & ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [3] ) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [4] & ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout  & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [3] ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [3]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [1]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [2]),
	.datae(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DLFSR1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~7 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~7 .lut_mask = 64'h555555555555D555;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[4] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\apu|MOD_DPCM_CHANNEL|FS [3],\apu|MOD_DPCM_CHANNEL|FS [2],\apu|MOD_DPCM_CHANNEL|FS [1],\apu|MOD_DPCM_CHANNEL|FS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .init_file = "DPCM_TABLE.mif";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "7B7A";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~3 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~3_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [5] & ( ((\rstn~input_o  & (\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout  & 
// \apu|MOD_DPCM_CHANNEL|DLFSROUT [8]))) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout  & ( \apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [5] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [4] ) ) 
// ) # ( \apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout  & ( !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [5] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [4] ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout  & ( 
// !\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [5] & ( \apu|MOD_DPCM_CHANNEL|DLFSROUT [4] ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [8]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~2_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|MOD_DPCM_TABLE|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~3 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~3 .lut_mask = 64'h0F0F0F0F0F0F0F1F;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSR1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1[5] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DLFSROUT[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DLFSR1 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DLFSROUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout  = (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5] & (!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6] & !\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [5]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [6]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~0 .lut_mask = 64'h8080808080808080;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0]

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DLFSR1~15 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DLFSR1~15_combout  = ( \apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( (!\rstn~input_o ) # ((\apu|MOD_CDIV|nACLK2~combout  & (\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout  & !\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]))) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout  & ( !\rstn~input_o  ) )

	.dataa(!\rstn~input_o ),
	.datab(!\apu|MOD_CDIV|nACLK2~combout ),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DLFSR1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~15 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~15 .lut_mask = 64'hAAAAABAAAAAAABAA;
defparam \apu|MOD_DPCM_CHANNEL|DLFSR1~15 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSBCNT[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DLFSR1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1] $ (!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0])

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[1] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSBCNT[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DLFSR1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1_combout  = !\apu|MOD_DPCM_CHANNEL|DMCSBCNT [2] $ (((!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1]) # (!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT1[2] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMCSBCNT[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCNT1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|DLFSR1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMCSBCNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCNT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCSBCout[2] (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCSBCout [2] = (\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1] & (\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0] & \apu|MOD_DPCM_CHANNEL|DMCSBCNT [2]))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [1]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [0]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCSBCNT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCSBCout [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCout[2] .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCout[2] .lut_mask = 64'h0101010101010101;
defparam \apu|MOD_DPCM_CHANNEL|DMCSBCout[2] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|NOUT_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMCSBCout [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|NOUT_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|NOUT_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|NOUT_LATCH .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0_combout  = (\apu|MOD_DPCM_CHANNEL|NOUT_LATCH~q  & \apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH~q )

	.dataa(!\apu|MOD_DPCM_CHANNEL|NOUT_LATCH~q ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_STOP_LATCH~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0 .lut_mask = 64'h1111111111111111;
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1_combout  = (\rstn~input_o  & (((!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & !\apu|MOD_CDIV|DIV0~q )) # (\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q )))

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_CDIV|DIV0~q ),
	.datac(!\rstn~input_o ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1 .lut_mask = 64'h080F080F080F080F;
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0_combout  & ( \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1_combout  & ( (!\apu|MOD_CDIV|nACLK2~combout ) # ((!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ) # 
// ((!\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ) # (\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0_combout  & ( \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1_combout  ) )

	.dataa(!\apu|MOD_CDIV|nACLK2~combout ),
	.datab(!\apu|MOD_DPCM_CHANNEL|DLFSR1~0_combout ),
	.datac(!\apu|MOD_DPCM_CHANNEL|DLFSROUT [4]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DLFSR1~1_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~0_combout ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2 .lut_mask = 64'h00000000FFFFFFEF;
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_STOP_FF .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_START_FF~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_START_FF~0_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_START_FF~q  & ( !\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q  & ( (\rstn~input_o  & \apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_START_FF~q  & ( 
// !\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & (\rstn~input_o  & \apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ))) ) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datac(!\rstn~input_o ),
	.datad(!\apu|MOD_DPCM_CHANNEL|EN_LATCH3~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_START_FF~q ),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_STOP_FF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_START_FF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_START_FF~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_START_FF~0 .lut_mask = 64'h0008000F00000000;
defparam \apu|MOD_DPCM_CHANNEL|DMC_START_FF~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_START_FF (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_START_FF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_START_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_START_FF .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_START_FF .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|RUN_LATCH (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_START_FF~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|nACLK2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|RUN_LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|RUN_LATCH .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|RUN_LATCH .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|nDMC_AB~0 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|nDMC_AB~0_combout  = ( \apu|MOD_DPCM_CHANNEL|RUN_LATCH~q  & ( (!\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q )) # (\apu|MOD_CDIV|DIV0~q  & (((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|RUN_LATCH~q  & ( ((\apu|MOD_CDIV|DIV0~q  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) # (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_CDIV|DIV0~q ),
	.datac(!\rstn~input_o ),
	.datad(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|RUN_LATCH~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|nDMC_AB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|nDMC_AB~0 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|nDMC_AB~0 .lut_mask = 64'h7577747775777477;
defparam \apu|MOD_DPCM_CHANNEL|nDMC_AB~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|nDMC_AB (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|nDMC_AB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|nDMC_AB .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|nDMC_AB .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4014~0 (
// Equation(s):
// \apu|MOD_REG_SEL|W4014~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout  & (!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout  & (!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & 
// !\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4014~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4014~0 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4014~0 .lut_mask = 64'h0000000000008000;
defparam \apu|MOD_REG_SEL|W4014~0 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[7] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[0]~16 (
// Equation(s):
// \debug_addressoutput[0]~16_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [7] & ( \apu|MOD_SPRITE_DMA|SPR_AD [7] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_MOS6502_WBCD|ABH_LATCH [7] & ( \apu|MOD_SPRITE_DMA|SPR_AD [7] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) # ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # 
// (\apu|MOD_DPCM_CHANNEL|RUNDMC~q )))) ) ) ) # ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [7] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [7] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q )) ) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|ABH_LATCH [7] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [7] & ( \apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [7]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[0]~16 .extended_lut = "off";
defparam \debug_addressoutput[0]~16 .lut_mask = 64'h5555005055450040;
defparam \debug_addressoutput[0]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \debug_addresselect[0]~input (
	.i(debug_addresselect[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addresselect[0]~input_o ));
// synopsys translate_off
defparam \debug_addresselect[0]~input .bus_hold = "false";
defparam \debug_addresselect[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[0]~17 (
// Equation(s):
// \debug_addressoutput[0]~17_combout  = ( \apu|MOD_SPRITE_DMA|ADR[0]~1_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[0]~1_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[0]~0_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[0]~0_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[0]~17 .extended_lut = "off";
defparam \debug_addressoutput[0]~17 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[0]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[15]~18 (
// Equation(s):
// \debug_addressoutput[15]~18_combout  = (!\debug_addresselect[1]~input_o ) # (!\debug_addresselect[0]~input_o )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addresselect[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[15]~18 .extended_lut = "off";
defparam \debug_addressoutput[15]~18 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \debug_addressoutput[15]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[1]~19 (
// Equation(s):
// \debug_addressoutput[1]~19_combout  = ( \apu|MOD_SPRITE_DMA|ADR[1]~3_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[1]~3_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[1]~2_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[1]~19 .extended_lut = "off";
defparam \debug_addressoutput[1]~19 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[1]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[2]~20 (
// Equation(s):
// \debug_addressoutput[2]~20_combout  = ( \apu|MOD_SPRITE_DMA|ADR[2]~5_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[2]~5_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[2]~4_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[2]~20 .extended_lut = "off";
defparam \debug_addressoutput[2]~20 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[2]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[3]~21 (
// Equation(s):
// \debug_addressoutput[3]~21_combout  = ( \apu|MOD_SPRITE_DMA|ADR[3]~7_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[3]~7_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[3]~6_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[3]~21 .extended_lut = "off";
defparam \debug_addressoutput[3]~21 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[3]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[4]~22 (
// Equation(s):
// \debug_addressoutput[4]~22_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & ( \apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & 
// (!\debug_addressoutput[0]~16_combout )) ) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & ( \apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # 
// (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) ) ) # ( \apu|MOD_SPRITE_DMA|ADR[4]~9_combout  & ( !\apu|MOD_SPRITE_DMA|ADR[4]~10_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # 
// (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|ADR[4]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[4]~22 .extended_lut = "off";
defparam \debug_addressoutput[4]~22 .lut_mask = 64'h0000E4E4E400E4E4;
defparam \debug_addressoutput[4]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[5]~11 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[5]~11_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [5] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[5]~11 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[5]~11 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[5]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~4 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~4_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( \apu|MOD_DPCM_CHANNEL|DMC_A [5] & ( (!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [1]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [2]) # 
// (!\apu|MOD_DPCM_CHANNEL|DMC_A [3]))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( \apu|MOD_DPCM_CHANNEL|DMC_A [5] ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( !\apu|MOD_DPCM_CHANNEL|DMC_A [5] & ( (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & 
// (\apu|MOD_DPCM_CHANNEL|DMC_A [1] & (\apu|MOD_DPCM_CHANNEL|DMC_A [2] & \apu|MOD_DPCM_CHANNEL|DMC_A [3]))) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [4]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_A [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~4 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~4 .lut_mask = 64'h00000001FFFFFFFE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A~4 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A~4_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A1 [5] & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ) # ((\rstn~input_o  & !\apu|MOD_CDIV|DIVACLK2~q ))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A1 [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~4 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~4 .lut_mask = 64'h0000FFBA0000FFBA;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~4 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[5]~12 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[5]~12_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [5] & ( \apu|MOD_SPRITE_DMA|SPRA [5] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [5] & ( \apu|MOD_SPRITE_DMA|SPRA [5] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( 
// \apu|MOD_DPCM_CHANNEL|DMC_A [5] & ( !\apu|MOD_SPRITE_DMA|SPRA [5] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [5]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[5]~12 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[5]~12 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[5]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[5]~23 (
// Equation(s):
// \debug_addressoutput[5]~23_combout  = ( \apu|MOD_SPRITE_DMA|ADR[5]~12_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[5]~12_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[5]~11_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[5]~11_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[5]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[5]~23 .extended_lut = "off";
defparam \debug_addressoutput[5]~23 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[5]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[6]~13 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[6]~13_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [6] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[6]~13 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[6]~13 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[6]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_REG_SEL|W4012~1 (
// Equation(s):
// \apu|MOD_REG_SEL|W4012~1_combout  = ( \apu|MOD_SPRITE_DMA|ADR[4]~35_combout  & ( \apu|MOD_REG_SEL|W4012~0_combout  & ( (!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout  & (\apu|MOD_SPRITE_DMA|ADR[1]~32_combout  & (\apu|MOD_SPRITE_DMA|ADR[2]~33_combout  & 
// !\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ))) ) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|ADR[0]~31_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~32_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~33_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[3]~34_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[4]~35_combout ),
	.dataf(!\apu|MOD_REG_SEL|W4012~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_REG_SEL|W4012~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_REG_SEL|W4012~1 .extended_lut = "off";
defparam \apu|MOD_REG_SEL|W4012~1 .lut_mask = 64'h0000000000000200;
defparam \apu|MOD_REG_SEL|W4012~1 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[0] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCACout[5] (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCACout [5] = ( \apu|MOD_DPCM_CHANNEL|DMC_A [4] & ( \apu|MOD_DPCM_CHANNEL|DMC_A [5] & ( (\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0] & (\apu|MOD_DPCM_CHANNEL|DMC_A [1] & (\apu|MOD_DPCM_CHANNEL|DMC_A [2] & \apu|MOD_DPCM_CHANNEL|DMC_A [3]))) ) 
// ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMCSLCNT [0]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [1]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [2]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [3]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [4]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMC_A [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCACout[5] .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCACout[5] .lut_mask = 64'h0000000000000001;
defparam \apu|MOD_DPCM_CHANNEL|DMCACout[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~5 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~5_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [6] $ (!\apu|MOD_DPCM_CHANNEL|DMCACout [5])

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~5 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~5 .lut_mask = 64'h6666666666666666;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[6] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [0]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[6]~14 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[6]~14_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [6] & ( \apu|MOD_SPRITE_DMA|SPRA [6] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [6] & ( \apu|MOD_SPRITE_DMA|SPRA [6] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( 
// \apu|MOD_DPCM_CHANNEL|DMC_A [6] & ( !\apu|MOD_SPRITE_DMA|SPRA [6] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[6]~14 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[6]~14 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[6]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[6]~24 (
// Equation(s):
// \debug_addressoutput[6]~24_combout  = ( \apu|MOD_SPRITE_DMA|ADR[6]~14_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[6]~14_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[6]~13_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[6]~13_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[6]~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[6]~24 .extended_lut = "off";
defparam \debug_addressoutput[6]~24 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[6]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[7]~15 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[7]~15_combout  = ( \apu|MOD_MOS6502_WBCD|ABL_LATCH [7] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABL_LATCH [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[7]~15 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[7]~15 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[7]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[1] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~6 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~6_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [7] $ (((!\apu|MOD_DPCM_CHANNEL|DMC_A [6]) # (!\apu|MOD_DPCM_CHANNEL|DMCACout [5])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~6 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~6 .lut_mask = 64'h3636363636363636;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[7] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [1]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[7]~16 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[7]~16_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [7] & ( \apu|MOD_SPRITE_DMA|SPRA [7] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [7] & ( \apu|MOD_SPRITE_DMA|SPRA [7] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( 
// \apu|MOD_DPCM_CHANNEL|DMC_A [7] & ( !\apu|MOD_SPRITE_DMA|SPRA [7] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPRA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[7]~16 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[7]~16 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[7]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[7]~25 (
// Equation(s):
// \debug_addressoutput[7]~25_combout  = ( \apu|MOD_SPRITE_DMA|ADR[7]~16_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[7]~16_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[7]~15_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[7]~15_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[7]~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[7]~25 .extended_lut = "off";
defparam \debug_addressoutput[7]~25 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[7]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[8]~17 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[8]~17_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [0] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[8]~17 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[8]~17 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[8]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[2] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~7 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~7_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [8] $ (((!\apu|MOD_DPCM_CHANNEL|DMC_A [6]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [7]) # (!\apu|MOD_DPCM_CHANNEL|DMCACout [5]))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [8]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~7 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~7 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[8] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[8] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[8] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [2]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[8] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[8] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[0] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[0] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[8]~18 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[8]~18_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [8] & ( \apu|MOD_SPRITE_DMA|SPR_AD [0] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [8] & ( \apu|MOD_SPRITE_DMA|SPR_AD [0] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [8] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [0] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [8]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[8]~18 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[8]~18 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[8]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[8]~26 (
// Equation(s):
// \debug_addressoutput[8]~26_combout  = ( \apu|MOD_SPRITE_DMA|ADR[8]~18_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[8]~18_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[8]~17_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[8]~17_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[8]~18_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[8]~26 .extended_lut = "off";
defparam \debug_addressoutput[8]~26 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[8]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[9]~19 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[9]~19_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [1] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[9]~19 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[9]~19 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[9]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[3] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~8 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~8_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCACout [5] & ( !\apu|MOD_DPCM_CHANNEL|DMC_A [9] $ (((!\apu|MOD_DPCM_CHANNEL|DMC_A [6]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [7]) # (!\apu|MOD_DPCM_CHANNEL|DMC_A [8])))) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMCACout [5] & ( \apu|MOD_DPCM_CHANNEL|DMC_A [9] ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [8]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [9]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~8 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~8 .lut_mask = 64'h00FF01FE00FF01FE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[9] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[9] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[9] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[9] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [3]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[9] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[9] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[1] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[1] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[9]~20 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[9]~20_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [9] & ( \apu|MOD_SPRITE_DMA|SPR_AD [1] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [9] & ( \apu|MOD_SPRITE_DMA|SPR_AD [1] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q 
// ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [9] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [1] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [9]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[9]~20 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[9]~20 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[9]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[9]~27 (
// Equation(s):
// \debug_addressoutput[9]~27_combout  = ( \apu|MOD_SPRITE_DMA|ADR[9]~20_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[9]~20_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[9]~19_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[9]~19_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[9]~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[9]~27 .extended_lut = "off";
defparam \debug_addressoutput[9]~27 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[9]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[10]~21 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[10]~21_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[10]~21 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[10]~21 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[10]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[4] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~9 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~9_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [10] & ( \apu|MOD_DPCM_CHANNEL|DMCACout [5] & ( (!\apu|MOD_DPCM_CHANNEL|DMC_A [6]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [7]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [8]) # 
// (!\apu|MOD_DPCM_CHANNEL|DMC_A [9]))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [10] & ( \apu|MOD_DPCM_CHANNEL|DMCACout [5] & ( (\apu|MOD_DPCM_CHANNEL|DMC_A [6] & (\apu|MOD_DPCM_CHANNEL|DMC_A [7] & (\apu|MOD_DPCM_CHANNEL|DMC_A [8] & 
// \apu|MOD_DPCM_CHANNEL|DMC_A [9]))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [10] & ( !\apu|MOD_DPCM_CHANNEL|DMCACout [5] ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [8]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [9]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~9 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~9 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[10] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[10] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[10] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[10] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [4]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[10] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[10] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[2] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[2] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[10]~22 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[10]~22_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [10] & ( \apu|MOD_SPRITE_DMA|SPR_AD [2] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [10] & ( \apu|MOD_SPRITE_DMA|SPR_AD [2] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [10] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [2] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[10]~22 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[10]~22 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[10]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[10]~28 (
// Equation(s):
// \debug_addressoutput[10]~28_combout  = ( \apu|MOD_SPRITE_DMA|ADR[10]~22_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[10]~22_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[10]~21_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[10]~21_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[10]~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[10]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[10]~28 .extended_lut = "off";
defparam \debug_addressoutput[10]~28 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[10]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[11]~23 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[11]~23_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [3] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[11]~23 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[11]~23 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[11]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[5] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMCACout[9] (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMCACout [9] = ( \apu|MOD_DPCM_CHANNEL|DMCACout [5] & ( (\apu|MOD_DPCM_CHANNEL|DMC_A [6] & (\apu|MOD_DPCM_CHANNEL|DMC_A [7] & (\apu|MOD_DPCM_CHANNEL|DMC_A [8] & \apu|MOD_DPCM_CHANNEL|DMC_A [9]))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [6]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [7]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [8]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [9]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCACout [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMCACout [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMCACout[9] .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMCACout[9] .lut_mask = 64'h0000000100000001;
defparam \apu|MOD_DPCM_CHANNEL|DMCACout[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~10 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~10_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [11] $ (((!\apu|MOD_DPCM_CHANNEL|DMC_A [10]) # (!\apu|MOD_DPCM_CHANNEL|DMCACout [9])))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [11]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMCACout [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~10 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~10 .lut_mask = 64'h3636363636363636;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[11] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[11] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[11] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[11] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [5]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[11] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[11] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[3] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[3] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[11]~24 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[11]~24_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [11] & ( \apu|MOD_SPRITE_DMA|SPR_AD [3] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [11] & ( \apu|MOD_SPRITE_DMA|SPR_AD [3] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [11] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [3] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [11]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[11]~24 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[11]~24 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[11]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[11]~29 (
// Equation(s):
// \debug_addressoutput[11]~29_combout  = ( \apu|MOD_SPRITE_DMA|ADR[11]~24_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[11]~24_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[11]~23_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[11]~23_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[11]~24_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[11]~29 .extended_lut = "off";
defparam \debug_addressoutput[11]~29 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[11]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[12]~25 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[12]~25_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [4] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[12]~25 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[12]~25 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[12]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[6] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~11 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~11_combout  = !\apu|MOD_DPCM_CHANNEL|DMC_A [12] $ (((!\apu|MOD_DPCM_CHANNEL|DMC_A [10]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [11]) # (!\apu|MOD_DPCM_CHANNEL|DMCACout [9]))))

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [11]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [12]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMCACout [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~11 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~11 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~11 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[12] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[12] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[12] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[12] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [6]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[12] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[12] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[4] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[4] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[12]~26 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[12]~26_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [12] & ( \apu|MOD_SPRITE_DMA|SPR_AD [4] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [12] & ( \apu|MOD_SPRITE_DMA|SPR_AD [4] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [12] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [4] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [12]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[12]~26 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[12]~26 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[12]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[12]~30 (
// Equation(s):
// \debug_addressoutput[12]~30_combout  = ( \apu|MOD_SPRITE_DMA|ADR[12]~26_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[12]~26_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[12]~25_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[12]~25_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[12]~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[12]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[12]~30 .extended_lut = "off";
defparam \debug_addressoutput[12]~30 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[12]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_ADR[7] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4012~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_ADR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[7] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_ADR[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~12 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~12_combout  = ( \apu|MOD_DPCM_CHANNEL|DMCACout [9] & ( !\apu|MOD_DPCM_CHANNEL|DMC_A [13] $ (((!\apu|MOD_DPCM_CHANNEL|DMC_A [10]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [11]) # (!\apu|MOD_DPCM_CHANNEL|DMC_A [12])))) ) ) # ( 
// !\apu|MOD_DPCM_CHANNEL|DMCACout [9] & ( \apu|MOD_DPCM_CHANNEL|DMC_A [13] ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [11]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [12]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [13]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMCACout [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~12 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~12 .lut_mask = 64'h00FF01FE00FF01FE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[13] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[13] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[13] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[13] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_ADR [7]),
	.asdata(\apu|MOD_DPCM_CHANNEL|DMC_A1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(\apu|MOD_DPCM_CHANNEL|DSLOAD~1_combout ),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[13] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[13] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[5] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[5] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[13]~27 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[13]~27_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [13] & ( \apu|MOD_SPRITE_DMA|SPR_AD [5] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [13] & ( \apu|MOD_SPRITE_DMA|SPR_AD [5] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [13] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [5] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [13]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[13]~27 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[13]~27 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[13]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[13]~28 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[13]~28_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [5] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ) # ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q )))) ) ) # ( 
// !\apu|MOD_MOS6502_WBCD|ABH_LATCH [5] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[13]~28 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[13]~28 .lut_mask = 64'h0040554500405545;
defparam \apu|MOD_SPRITE_DMA|ADR[13]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[13]~31 (
// Equation(s):
// \debug_addressoutput[13]~31_combout  = ( \apu|MOD_SPRITE_DMA|ADR[13]~28_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[13]~28_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[13]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[13]~31 .extended_lut = "off";
defparam \debug_addressoutput[13]~31 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[13]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[14]~29 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[14]~29_combout  = ( \apu|MOD_MOS6502_WBCD|ABH_LATCH [6] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & ((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q ))) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(gnd),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[14]~29 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[14]~29 .lut_mask = 64'h0000550500005505;
defparam \apu|MOD_SPRITE_DMA|ADR[14]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A1~13 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A1~13_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [14] & ( \apu|MOD_DPCM_CHANNEL|DMCACout [9] & ( (!\apu|MOD_DPCM_CHANNEL|DMC_A [10]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [11]) # ((!\apu|MOD_DPCM_CHANNEL|DMC_A [12]) # 
// (!\apu|MOD_DPCM_CHANNEL|DMC_A [13]))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [14] & ( \apu|MOD_DPCM_CHANNEL|DMCACout [9] & ( (\apu|MOD_DPCM_CHANNEL|DMC_A [10] & (\apu|MOD_DPCM_CHANNEL|DMC_A [11] & (\apu|MOD_DPCM_CHANNEL|DMC_A [12] & 
// \apu|MOD_DPCM_CHANNEL|DMC_A [13]))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [14] & ( !\apu|MOD_DPCM_CHANNEL|DMCACout [9] ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|DMC_A [10]),
	.datab(!\apu|MOD_DPCM_CHANNEL|DMC_A [11]),
	.datac(!\apu|MOD_DPCM_CHANNEL|DMC_A [12]),
	.datad(!\apu|MOD_DPCM_CHANNEL|DMC_A [13]),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [14]),
	.dataf(!\apu|MOD_DPCM_CHANNEL|DMCACout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~13 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~13 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A1[14] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_CDIV|ACLK1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[14] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_DPCM_CHANNEL|DMC_A~5 (
// Equation(s):
// \apu|MOD_DPCM_CHANNEL|DMC_A~5_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A1 [14] ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A1 [14] & ( (\apu|MOD_CDIV|DIV0~q  & (\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout  & ((!\rstn~input_o ) # (\apu|MOD_CDIV|DIVACLK2~q )))) ) )

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\rstn~input_o ),
	.datac(!\apu|MOD_CDIV|DIVACLK2~q ),
	.datad(!\apu|MOD_DPCM_CHANNEL|DSLOAD~0_combout ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A1 [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_DPCM_CHANNEL|DMC_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~5 .extended_lut = "off";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~5 .lut_mask = 64'h0045FFFF0045FFFF;
defparam \apu|MOD_DPCM_CHANNEL|DMC_A~5 .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_DPCM_CHANNEL|DMC_A[14] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_DPCM_CHANNEL|DMC_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\apu|MOD_DPCM_CHANNEL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_DPCM_CHANNEL|DMC_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[14] .is_wysiwyg = "true";
defparam \apu|MOD_DPCM_CHANNEL|DMC_A[14] .power_up = "low";
// synopsys translate_on

dffeas \apu|MOD_SPRITE_DMA|SPR_AD[6] (
	.clk(\comb~0_combout ),
	.d(\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\apu|MOD_REG_SEL|W4014~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_SPRITE_DMA|SPR_AD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|SPR_AD[6] .is_wysiwyg = "true";
defparam \apu|MOD_SPRITE_DMA|SPR_AD[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|ADR[14]~30 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|ADR[14]~30_combout  = ( \apu|MOD_DPCM_CHANNEL|DMC_A [14] & ( \apu|MOD_SPRITE_DMA|SPR_AD [6] & ( (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # ((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( !\apu|MOD_DPCM_CHANNEL|DMC_A [14] & ( \apu|MOD_SPRITE_DMA|SPR_AD [6] & ( (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & 
// \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) ) # ( \apu|MOD_DPCM_CHANNEL|DMC_A [14] & ( !\apu|MOD_SPRITE_DMA|SPR_AD [6] & ( !\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datad(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datae(!\apu|MOD_DPCM_CHANNEL|DMC_A [14]),
	.dataf(!\apu|MOD_SPRITE_DMA|SPR_AD [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|ADR[14]~30 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|ADR[14]~30 .lut_mask = 64'h0000AAAA0010AABA;
defparam \apu|MOD_SPRITE_DMA|ADR[14]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[14]~32 (
// Equation(s):
// \debug_addressoutput[14]~32_combout  = ( \apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )) ) ) # ( 
// !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (\apu|MOD_SPRITE_DMA|ADR[14]~29_combout  & ((!\debug_addresselect[1]~input_o  & ((!\debug_addresselect[0]~input_o ))) # (\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout )))) ) )

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[14]~32 .extended_lut = "off";
defparam \debug_addressoutput[14]~32 .lut_mask = 64'h00E4E4E400E4E4E4;
defparam \debug_addressoutput[14]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \debug_addressoutput[15]~33 (
// Equation(s):
// \debug_addressoutput[15]~33_combout  = (!\debug_addresselect[1]~input_o  & (!\debug_addressoutput[0]~16_combout  & !\debug_addresselect[0]~input_o ))

	.dataa(!\debug_addresselect[1]~input_o ),
	.datab(!\debug_addressoutput[0]~16_combout ),
	.datac(!\debug_addresselect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_addressoutput[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_addressoutput[15]~33 .extended_lut = "off";
defparam \debug_addressoutput[15]~33 .lut_mask = 64'h8080808080808080;
defparam \debug_addressoutput[15]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_MOS6502_WBCD|DOUT[0]~10 (
// Equation(s):
// \apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout  = ( \apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( (!\apu|MOD_CDIV|DIV0~q ) # ((!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q ))) ) ) 
// # ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( (!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q  & (!\apu|MOD_DPCM_CHANNEL|RUNDMC~q  & \apu|MOD_SPRITE_DMA|NO_SPR~q )) ) )

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datac(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datad(!\apu|MOD_CDIV|DIV0~q ),
	.datae(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_MOS6502_WBCD|DOUT[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_MOS6502_WBCD|DOUT[0]~10 .extended_lut = "off";
defparam \apu|MOD_MOS6502_WBCD|DOUT[0]~10 .lut_mask = 64'h0808FF080808FF08;
defparam \apu|MOD_MOS6502_WBCD|DOUT[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h6666666666666666;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5656565656565656;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBAAABAAABAAABAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hBFFFBFFFBFFFBFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1555155515551555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000000080000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0111011101110111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF4000C5FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h00FF00FF00004040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h0000EEFF1000FEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0101001101010011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000011100000111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h013301FB013301FB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01FB01FB01FB01FB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h40404C4040404C40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0004000400040004;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 .lut_mask = 64'h0000007000000070;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 64'h0EF00EF00EF00EF0;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 64'h3236323632363236;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h545A545A545A545A;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0004000400040004;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.dataf(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .lut_mask = 64'h0004FFFFFFFFFFFF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0010001000100010;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h0415041504041515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h0400040004000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h00EA04EE00EA04EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h4444444444444444;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0F0F0F0F00007700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0537053705370537;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hDDDDDDDD77777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hD7D7D7D75F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hD57FD57F55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hD5557FFF5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000100000001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hEB03EB03EB03EB03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0808080808080808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h30004B4030004B40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hA7005D40A7005D40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h0000790000005700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000040000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h4474FFFF4777FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h0020CCEC0323CFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h0020FFFF0020FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h1111111113111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hCCCCCCC8CCCCCCC8;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|r_en~0 (
// Equation(s):
// \memory_controller|r_en~0_combout  = ( \apu|MOD_SPRITE_DMA|SPR_AD [7] & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( (!\apu|MOD_SPRITE_DMA|always0~0_combout  & ((!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ) # 
// ((\apu|MOD_MOS6502_WBCD|ABH_LATCH [7])))) # (\apu|MOD_SPRITE_DMA|always0~0_combout  & (((\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))) ) ) ) # ( !\apu|MOD_SPRITE_DMA|SPR_AD [7] & ( !\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & ( 
// (!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout )) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ))) # (\apu|MOD_DPCM_CHANNEL|nDMC_AB~q  & (((!\apu|MOD_SPRITE_DMA|always0~0_combout  & \apu|MOD_MOS6502_WBCD|ABH_LATCH [7])))) ) ) )

	.dataa(!\apu|MOD_DPCM_CHANNEL|nDMC_AB~q ),
	.datab(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datac(!\apu|MOD_SPRITE_DMA|always0~0_combout ),
	.datad(!\apu|MOD_MOS6502_WBCD|ABH_LATCH [7]),
	.datae(!\apu|MOD_SPRITE_DMA|SPR_AD [7]),
	.dataf(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|r_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|r_en~0 .extended_lut = "off";
defparam \memory_controller|r_en~0 .lut_mask = 64'hA2F2A3F300000000;
defparam \memory_controller|r_en~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3] = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w[3] .lut_mask = 64'h0040004000400040;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \apu|MOD_CDIV|DIVM2 (
	.clk(!\comb~0_combout ),
	.d(\apu|MOD_CDIV|DIVM2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\apu|MOD_CDIV|DIVM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \apu|MOD_CDIV|DIVM2 .is_wysiwyg = "true";
defparam \apu|MOD_CDIV|DIVM2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_CDIV|M2 (
// Equation(s):
// \apu|MOD_CDIV|M2~combout  = LCELL((!\apu|MOD_CDIV|DIV0~q ) # (!\apu|MOD_CDIV|DIVM2~q ))

	.dataa(!\apu|MOD_CDIV|DIV0~q ),
	.datab(!\apu|MOD_CDIV|DIVM2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_CDIV|M2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_CDIV|M2 .extended_lut = "off";
defparam \apu|MOD_CDIV|M2 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \apu|MOD_CDIV|M2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout  = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[0]~0 (
// Equation(s):
// \memory_controller|address_out[0]~0_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ) # (\apu|MOD_SPRITE_DMA|ADR[0]~0_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[0]~0_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[0]~0 .extended_lut = "off";
defparam \memory_controller|address_out[0]~0 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[1]~1 (
// Equation(s):
// \memory_controller|address_out[1]~1_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[1]~3_combout ) # (\apu|MOD_SPRITE_DMA|ADR[1]~2_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[1]~2_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[1]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[1]~1 .extended_lut = "off";
defparam \memory_controller|address_out[1]~1 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[2]~2 (
// Equation(s):
// \memory_controller|address_out[2]~2_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ) # (\apu|MOD_SPRITE_DMA|ADR[2]~4_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[2]~4_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[2]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[2]~2 .extended_lut = "off";
defparam \memory_controller|address_out[2]~2 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[3]~3 (
// Equation(s):
// \memory_controller|address_out[3]~3_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ) # (\apu|MOD_SPRITE_DMA|ADR[3]~6_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[3]~6_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[3]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[3]~3 .extended_lut = "off";
defparam \memory_controller|address_out[3]~3 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[4]~4 (
// Equation(s):
// \memory_controller|address_out[4]~4_combout  = (!\debug_addressoutput[0]~16_combout  & (((!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout  & \apu|MOD_SPRITE_DMA|ADR[4]~10_combout )) # (\apu|MOD_SPRITE_DMA|ADR[4]~9_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[5]~8_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[4]~9_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[4]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[4]~4 .extended_lut = "off";
defparam \memory_controller|address_out[4]~4 .lut_mask = 64'h0A8A0A8A0A8A0A8A;
defparam \memory_controller|address_out[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[5]~5 (
// Equation(s):
// \memory_controller|address_out[5]~5_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[5]~12_combout ) # (\apu|MOD_SPRITE_DMA|ADR[5]~11_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[5]~11_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[5]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[5]~5 .extended_lut = "off";
defparam \memory_controller|address_out[5]~5 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[6]~6 (
// Equation(s):
// \memory_controller|address_out[6]~6_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[6]~14_combout ) # (\apu|MOD_SPRITE_DMA|ADR[6]~13_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[6]~13_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[6]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[6]~6 .extended_lut = "off";
defparam \memory_controller|address_out[6]~6 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[7]~7 (
// Equation(s):
// \memory_controller|address_out[7]~7_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[7]~16_combout ) # (\apu|MOD_SPRITE_DMA|ADR[7]~15_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[7]~15_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[7]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[7]~7 .extended_lut = "off";
defparam \memory_controller|address_out[7]~7 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[8]~8 (
// Equation(s):
// \memory_controller|address_out[8]~8_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[8]~18_combout ) # (\apu|MOD_SPRITE_DMA|ADR[8]~17_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[8]~17_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[8]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[8]~8 .extended_lut = "off";
defparam \memory_controller|address_out[8]~8 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[8]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[9]~9 (
// Equation(s):
// \memory_controller|address_out[9]~9_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[9]~20_combout ) # (\apu|MOD_SPRITE_DMA|ADR[9]~19_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[9]~19_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[9]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[9]~9 .extended_lut = "off";
defparam \memory_controller|address_out[9]~9 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[9]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[10]~10 (
// Equation(s):
// \memory_controller|address_out[10]~10_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[10]~22_combout ) # (\apu|MOD_SPRITE_DMA|ADR[10]~21_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[10]~21_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[10]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[10]~10 .extended_lut = "off";
defparam \memory_controller|address_out[10]~10 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[10]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[11]~11 (
// Equation(s):
// \memory_controller|address_out[11]~11_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[11]~24_combout ) # (\apu|MOD_SPRITE_DMA|ADR[11]~23_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[11]~23_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[11]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[11]~11 .extended_lut = "off";
defparam \memory_controller|address_out[11]~11 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[11]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memory_controller|address_out[12]~12 (
// Equation(s):
// \memory_controller|address_out[12]~12_combout  = (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[12]~26_combout ) # (\apu|MOD_SPRITE_DMA|ADR[12]~25_combout )))

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[12]~25_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[12]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_controller|address_out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_controller|address_out[12]~12 .extended_lut = "off";
defparam \memory_controller|address_out[12]~12 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \memory_controller|address_out[12]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3] = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3] .lut_mask = 64'h0004000400040004;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout  = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3] = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w[3] .lut_mask = 64'h0010001000100010;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout  = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3] = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3] .lut_mask = 64'h0001000100010001;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout  = (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0 .lut_mask = 64'h0101010101010101;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \apu|MOD_SPRITE_DMA|RnW~0 (
// Equation(s):
// \apu|MOD_SPRITE_DMA|RnW~0_combout  = (!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q  & (((!\apu|MOD_SPRITE_DMA|NO_SPR~q ) # (\apu|MOD_DPCM_CHANNEL|RUNDMC~q )) # (\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q )))

	.dataa(!\apu|MOD_SPRITE_DMA|DIR_TOGGLE_FF~q ),
	.datab(!\apu|MOD_DPCM_CHANNEL|RUNDMC~q ),
	.datac(!\apu|MOD_SPRITE_DMA|NO_SPR~q ),
	.datad(!\apu|MOD_MOS6502_WBCD|MOD_RANDOM_LOGIC|MOD_DISPATCH|nREADY2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\apu|MOD_SPRITE_DMA|RnW~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \apu|MOD_SPRITE_DMA|RnW~0 .extended_lut = "off";
defparam \apu|MOD_SPRITE_DMA|RnW~0 .lut_mask = 64'hF700F700F700F700;
defparam \apu|MOD_SPRITE_DMA|RnW~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout  = ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( !\apu|MOD_SPRITE_DMA|RnW~0_combout  & ( (!\debug_addressoutput[0]~16_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & (!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout  & !\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ))) ) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|RnW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0 .lut_mask = 64'h8000000000000000;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3] = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w[3] .lut_mask = 64'h0080008000800080;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout  = ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addressoutput[0]~16_combout  & (!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout  & !\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ))) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0 .lut_mask = 64'h8000000080000000;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3] = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] 
// & !\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w[3] .lut_mask = 64'h8080808080808080;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D5EF56AA96654F55407DB55601552CCAC4AD5466AA92952AAB16A92A928825D7D656CBAA752AE4A55752AA162A1BAF56BEAAEEA5A918C6348002400908A9253212A8A5896CB98976EDCB8BB76E5C5DBB";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "4829714B2520B92A520A5129662E98B8B0C53972E5C5C5C4B974682EA0B12F1A0B974682EA0B92F1A0B991A0BA3A82E64682E8EA0B912E5D1A0BA3416644B974682E8D058889667252A5749B177E5DF977ED9BF6C7B7EDDF967CF84B94B3162225D414B22ED94BB172225D414B22EC7676A0B9DA82C8E4A567E771393347139455C4E662E98B8B1112E2C25C5738B9112E2C25856312C464A4A4362B158E2C444A4A7172B95C9C88972B892520B95CAE725C88972B892528B158AC4C444A9A12ECC69317657241B4C5D98D317657241B4C591C94AE25DF920DA62EFC906D31647252BB2688AA31D9D18E91C0000000000000000000000000000000000007FF80";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "F87393400003FFC07C38CD84596A342596565965A8D096596A342626C71CD134A4A522CA94E8DB5B256C725974AA28A5124A527556BBA5CAAD652244AAE4422502AA948524B293A924A5966CB54A189124924924A492492924939312428024C4C4274C024826213A6012413109D3009D99CB59025294A538AE715C9C572715C92852090590922162492E6252965D3B2924B2CAC4C1125529DB2539DD94925494949294E5272CB2CAC2B524A2F4C3D208888A1000A12405256290587A259659604949482A968801A0175454094D43279659505282100D5747165965CE297165965C4B8A5552AD16B715AE294C0CC02CC6019064058A94B95728746524A29252A6";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "B15A2158E72A550A855755542A155D5558A25263A93CB9CCB0C949F72BD5857112C567000000000000000000000000000000000000000000000000FFF01E5EAAE58AAC72BD55CAE5562C51495472BBCAB944499E179BA692647770D34AD548A56E26C64992596C26409555F82A54AC1B7C62AAA9558AC55554A562925009280529610494A4942C574AAEB5F2D6BA556AD55B556ABAA9FCE954679A69148BAAB5522A84A69A949280299F9D4A71C62319985AD96B676D4B667ABAA9DDAAAA565554A529496295959592B2B2B25656564ACACAC95959592B2B2B25656564ACACAE564AB94AB9722A84ABEFCFC5CC7F5D54BAAE9A47924925FE525F2A4B08024F96";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout  = ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( !\apu|MOD_SPRITE_DMA|RnW~0_combout  & ( (!\debug_addressoutput[0]~16_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout  & ((\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ) # (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout )))) ) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|RnW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0 .lut_mask = 64'h2A00000000000000;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3] = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3] .lut_mask = 64'h0008000800080008;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout  = ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addressoutput[0]~16_combout  & (!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout  & 
// ((\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ) # (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout )))) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0 .lut_mask = 64'h2A0000002A000000;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout  = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( !\apu|MOD_SPRITE_DMA|RnW~0_combout  & ( (!\debug_addressoutput[0]~16_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & !\apu|MOD_SPRITE_DMA|ADR[13]~28_combout )) ) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( !\apu|MOD_SPRITE_DMA|RnW~0_combout  & ( (!\debug_addressoutput[0]~16_combout  & 
// (!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & (!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout  & \apu|MOD_SPRITE_DMA|ADR[14]~29_combout ))) ) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|RnW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0 .lut_mask = 64'h0080808000000000;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3] = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w[3] .lut_mask = 64'h0020002000200020;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout  = ( \apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addressoutput[0]~16_combout  & (!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & 
// !\apu|MOD_SPRITE_DMA|ADR[13]~28_combout )) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addressoutput[0]~16_combout  & (!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout  & (!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout  & 
// \apu|MOD_SPRITE_DMA|ADR[14]~29_combout ))) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1 .lut_mask = 64'h0080808000808080;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout  = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout  = ( \apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( !\apu|MOD_SPRITE_DMA|RnW~0_combout  & ( (!\debug_addressoutput[0]~16_combout  & 
// ((\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ) # (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ))) ) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( !\apu|MOD_SPRITE_DMA|RnW~0_combout  & ( (!\debug_addressoutput[0]~16_combout  & 
// (\apu|MOD_SPRITE_DMA|ADR[14]~29_combout  & ((\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ) # (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout )))) ) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(!\apu|MOD_SPRITE_DMA|RnW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0 .lut_mask = 64'h002A2A2A00000000;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3] (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3] = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3] .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3] .lut_mask = 64'h0002000200020002;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout  = ( \apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addressoutput[0]~16_combout  & ((\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ) # 
// (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ))) ) ) # ( !\apu|MOD_SPRITE_DMA|ADR[14]~30_combout  & ( (!\debug_addressoutput[0]~16_combout  & (\apu|MOD_SPRITE_DMA|ADR[14]~29_combout  & ((\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ) # 
// (\apu|MOD_SPRITE_DMA|ADR[13]~27_combout )))) ) )

	.dataa(!\debug_addressoutput[0]~16_combout ),
	.datab(!\apu|MOD_SPRITE_DMA|ADR[13]~27_combout ),
	.datac(!\apu|MOD_SPRITE_DMA|ADR[13]~28_combout ),
	.datad(!\apu|MOD_SPRITE_DMA|ADR[14]~29_combout ),
	.datae(!\apu|MOD_SPRITE_DMA|ADR[14]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2 .lut_mask = 64'h002A2A2A002A2A2A;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0 (
// Equation(s):
// \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout  = (!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[7]~17_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "AC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h111DD1DD111DD1DD;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4 .lut_mask = 64'h33333337FFFFFFFF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D7C03EC1EBC00FC07BC003C0F7C1FDCF8FC00FC1FFC0FDC7F7C01FC1FFC1FFC1FFCEFAC1F641F6403BC03BC03BC03BC03BC03BC1EFC1EFC7BE47BE47BE4001DE3C7CFD9EF8000000000003C5EF10004000265101312044010080001200031020884582804005A8675C30E2E262E1C3008012B5500AB88098BBAF06140005112CAD6B520001000406827858888208A0940000000040000002000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "0100100100040D02004000001002400800200010080000208802210284050688408022102840D06884084884090A10212210242840800080884011081A0002022100442028001B4200000261001200480120609034002000A0000608800400A000508001024800C01A000508001024121284084A10168400002210021021008200400100240080500020204200A80508020204601A903400008080A0502A01400008101A0D068680011080040405028142028001108004080D02814140010182011008010014200000022080100142000002D080030400A10000000508000019420000515405086D48434840000000000000000000000000000000007FF80F87";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "39B4A5803FFC07C38CDB54868202004820908208080120820200488212415001152D54502102000048E9008A3501840080025018020AA86004200810ACC0340482A0004510100188000082241010A24C514514512D45144B5144850404212901108881129208844408949044222044AD80B158C00004A04102020420810820426686D2685149524400005484228D5B0000104001144090423B00000D80000122424842104A45145005204A107041C004444718800092702000400A2080820808000002004205B0CAB114090024108282080002B84551141102082008001020820000000008000203408284200059E05000038000A2C400038B31008400420056";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "884D084030110140A003000502800C0000150811041400C0042020B701C00000C01022000000000000000000000000000000000000000000000000000F3D3E02350800007C046AA40000080804F09BC080220488838882002471044101C02010A28A5304C1041180010154F18102020C00E0A8A80001C15150000042002100200031808010800003080623F016981562C00740E89A04FC44410F8820502A8000088820020802100084BF882130C180C86500040013682A00301805DD0001AA05140000000201010100202020040404008080801010100202020040404008080804000D200D1A15200100000000370D00000241238000006E000700010801054B";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[6]~16_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "04000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h05278DAF05278DAF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000028000100140000000400000008000200700000000000020008000006000600000001050609800980C400C400C400C400C4000406100010184198418041800000C181022103FFFC00231113269C96CCFCBA74F27DA3E8FBF9D9F974ABDAD998CCF2EACCFAAD6FBEF6183966E667EB49DDED07F77DDE79A538B77CB6DF3337348FEF7BDBEDB5F6D7D7961EC59F93BA69A2AD795AB52ACAD5A95656AD";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "41684943A504A0AC505A15285B2964A4A435054ABD65654DAD4963398CE8AC58CAD4963398CE8AC58CAD658CE4A632B596339298CA556B5658CACB194155AD59632B2C65052B4048D4A15B0595A9F6A5DA9F4D4FA2DB976E5DAB50DAD4A09414A5319C24A96D4A09414A5319C24A961B598CAD6632A091A95AB74926DA1492D77524B5B2964A4A8A52B292141504A8A52B29254150C2A294A4A0950A854928294A421950A850905295AA492504A8502848505295AA49210CA8542A4A294B6536B5532CB4BD4F00592D6AA6CB4BD4F00592D092352A6D6E7802C96B73C0164B4048D4A5CA76A8A540252A65200000000000000000000000000000001F80F8739B";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "4AD9F15FC07C38CDB549FE428A209168A2928A288245A28A20916820D081151191C9749231BA00C049CD1A9241A10C21820896104423214888490A15D9005B04222A10C13520A0AA082906882118BA48618618612986184A6186D514260925053589CD165229AC4E68B2814D62734591A02A0042C6182544A1C943A250E0943A3090DA6C0493190200097094A491675A00208391D4504463130148DBAD001D04040184214B49249294B04A38C64B182E6666BD12C765063C1D414E3C830C30F8C040460E0177F75540C1DF13E033C38E1848C0C8BEE0F1D08C30C3390848C30C3202421E4052ED764B5FD6AE1200327642401121E8CEC412AB65108684434459";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "6E69C9B2A8DB52D96EE4B96B75BB92E5A6115A71CE1824006020F0E90BF063884185A3FFFFFFFFFFFFFFFFFFFF1FFE000000000000000000000000004CF1F12BAE2ED30D62D71F1769D3AC0D14C8F522E6B3268C464330CD30F1621862142010B9AB300C035D72A0088D999222102F00CDC2039CDA6184073AB698434061A0718C6BD0D110D04313688C82C9D0B5190A244F11E2B88EBC7EC9C78208C4663DCD0C992C61868E0A60BEF78E6B2185028D43021C0872E16869021285A42DA0F91056318C644AC4C4C4C8989899131313226262644C4C4C89898991313132262627132620422850A05221956A9523647C460CCB2CB68000004B19349B275AD82585";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[5]~15_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h05278DAF05278DAF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800001150008800200060050800240A10100080E000B411300E0068000030413041300130C1A841000100080008000800080008000000408000815085508450840004C44C0D0200800000032AAA9B4D6D0442B4A12A6549249A92BA856946D4A48444840122089A52222020A80C14143C1824465410444448362024DD6F455115001224210894924A49291218142C5204A244418903060418183020C0C18";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00C020010002190400300000240698181800001068C0C0C910340A862A190102A50340A862A190502A50902A1A18A94240A86862A480460D02A5A054B2011A340A968152CD022460840000C2025609182560D2B0642560958140A891001B033400C5401B0610013023400C5401B06004062A5018A94CC108144030012043010210C062406981811A80402008023819A0040200C02300668000004321108E066800000832110C8CD00211800003190C846008D00201800014110C864468008224480ED323443005B6C8901D323443001B6C899821064891802DB6448C006DB234608403264C021891D0C418C00000000000000000000000000000000F8739B4AD";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "9F95F307C38CCB549FE502C08A2C1848A2928A28F061228A3C184C45A80DB799C5ED679F292049896C6090B2C41440C6165A72D2AD7CC3455AC764CBCB64572D24D918AD68E7926124873C59EB8401204104104021041008410405050100E10151A8800A100A8D44005090546A2002841906512E6334A4000A8015000548015010100002142410400000C0000C311C3125838F080A84F210082423061892C8000001000802186186002A01016815A0500003180100080822B02AA06045145144090989310AC0012004100081118C061061A02884000C0408145145423181451454488C6021058426310800100D040D0901A86A4894131A865066EA55402AA006";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "0829050023000422104C13109841304C0D4000C10030DA08809101B0380AC431220002FFFFFFFFFFFFFFFF1FFFE0011FFF00000000000000000000002A9818C2200806B031440024030600AA84609980980000090B022088246488104610000A02104A521430C00CDB31125E708D008B08354C2040D46A9844003528A015500200318AA80AAA0682AC0D29E025E8125C8E2300609800C0C0900016592C926084A05210A492115500009818009AC8542204063018C3040196B54C50C0E0140204004200001205050500A0A0A014141402828280404040080808010101002020201004091009134880152804000036AC204404C0211249256C200600058C008323";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[4]~14_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h05278DAF05278DAF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C03200898001802A0001804640384601800400240004C445800C40C400C400C402A04052C052C0284028402840284028402840EB80EB82328232823290010240CC21269000000007E444403522C9826A0522300CD28A628144D473168ABA04E8A84451CB401437DF0C9092108920B80470422B80496288D4518A5933628482C631895B6CADB2B215EEBD441376C4309883366C098993204C4C9B";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "09A1210884268C8E42684C2124649990808429026CCCCC649826219C866C8F8867826218C862C8F886389886731219E26218CC486204264D8867B10C58109936219EC43165211B26428502E8304CC17105C462E21204C417104A9249808E10948490CC92245808E11948490C492244561486785218B24C8504E32361B0E23783208DE2464999084A420626C6D09984A420626C2D19163290848DD188442623290848DB188446125213091B6C6E8C422322C25213091B6C6D8446211B2B08C8920DFC93124826EBA6C41BF93124826EBA6C464890A12413375D362099BAE9B119224283311C87182CD8C15880000000000000000000000000000000119B4AD9F9";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "5FB316D8CCB559EE502F8480DB75BB6D96624924966C9249259B2FC76BCDEA99C18C675D39ECC9496D17F0EBB09438C6165C426EAB544EA556A66CDA75CF3D64CC5118A428D337936DA69A74DA8CBD6B6DB6CB2484924921249386B7337BC4A594E6DC984924A73664C2592539B32612BBDD2974E3198C39D6B32D1C4B4F12C37EC6DB6F41EC7B16C92EA6D6BAEC35696CB34C48DABDA231F52D394AB4B651B49D92B5A72775D74C429A250350BD42F0CCCE31E3149A78F2A02BA47DEEBA69A709498B353B82D6B5592504E1149D479A69A729FCC0000B7E3AE9A6C433A3AE9A6CCB0C6867070A59F2975295DD3DDD2B3BABEAD8D5831A915612EA16570B2714";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "4A6D4E24BB0A1024100B022080402C0809460063CA3CDACCC4B991C331EA86317314A600000000000000001F001F001F00FF00FFFFFFFFFFFFFFFF007FD55644181044B02C0830082204012C9152014918044A989099861E71A824C308C0000A0A104932CC083506499002353658A5D74D15440100942A880084250B2F44974429A312C9C2CA7499B4D35952625042344A6A0148100A3CB2099F9C713898D118A4E138C71C18593F12C79E00A639DCE67427189C6224C1BEA942500CC094FC1100C4318940199999933333326262624C4C4C4999999933333326262624C4C4C6624E040A2409DF24B5C8C401026D882489CEC1249249249A424D264F18924F13";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[3]~13_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "04000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h05278DAF05278DAF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000188002241A800038070C003C04440A906A54001C0BF004100D54015C05E005E005E0E31C0E6C0E6C0A9C0A9C0A9C029C029C029C1C5C1C5C222822282229001063038359EE8000000045E5D28888037140F0CFB8E6364DC9EC4381E39F18C8826302D4770F8C11C02090002020200048843B8E3B88261B9C0162C2870889800436318CDEDB6F6DBD89E028506999340500841102000888100044408";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "0901010804251400424048210020008181E03000285C5CF680020540151C008150002054015140081500081501005400205404015000A2848150902A28028A12054240A8E7852F014A0C1061110004021100E8005010004401000F680194339E0C02A18800C019C329E0C02A18800CF0301500C0547E0294100207E0802012022004A0020008194F0622424641888CF062242424088213C18D9F8180C022613C18D9C7080406367830100924FC04020300427C30100924E3840203093C1840DA202040500800000214404005008000002142C15283B440000010A2000000850B054A010184010024480180000000000000007FC00000000000003FD6A91F95FA";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "10EDE6C9559C7512D848CB0049371E24B2E6DB659CF89249271E2EE43DC9A815E1CE6619B4C059196C5220C1019A71E5364C42E9F19624A3E3046645414C942C4621B48E6C863203248430418C5E10B32C92596CC5B6C9312493821383D10D8CB08F89B0492D847CCD82592C21E264183150A100F2B0C43086218C18C30E30D32AE25925C0B23182592402E2104074212D860905A542836BA02433021096C99191B2308E26618218060D6CA2C893224999982109A12C8D07D29E71621451C5087D3DF8BB8E49200AA0E0C318D8C6365575F0FC073FF2F12171C71C58FDD51471456C2F7731FC98C086326BD80586058D80BC2F6C1F05ABC07C0B2F7DE1BEF185";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "A11C20DD756009DDA718C607769C631855E2108B21926B2236044DA4B01F515408F256000000000000000010F010F010F0F0F0FFFFFFFFFFFFFFFFFF80000160D5823AD28281AEE91D7A51F3E0073219294CD95B9E344D384220DDA69823DFE5440C86098210C8008004678658CD81D5385FE68B055EBFCD118D57BEF01F780763C21FBC6FBF1ACCC661CC06B052E7161B32541332A180894CD81451C8A04F28F3098CC51415F780099019026184A25924DEF37BCC0499D2C1F07B90C21E004A54A77BDB21B1B1B1B6161616C6C6C6D858585B1B1B1B6161616C6C6C6D858584C2DD8CD88C5820AD8B40086008442958E260490A5B692540C6C064DC10924930";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[2]~12_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h05278DAF05278DAF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000011B402880084005C023000080F501448DAB400A012040A84251400604514451405142630416801680A10021002100A100A1002105E381E397A8D7A8C7A8E0001A5088E5A48800000004445522ACA405322C44C02E0798A3DEC834588950888A35222D475028411C12880D961696032C984B20EB3983612040166C20434054A2C3E739CDFFFEFFFBF8D406A504D536410C21044081C232040E111020";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "760E5672319132A51903198C528A4A2B3241C87089010100A04200220092A0800804200220092A0800804800890802012002242009990890800810012664204200204004D588628010387411447231CAC72143108B07211C8676E00A072864563140132A4A0072864563140132A4A10002008008020500206702535000217C06665F0528A4A2B22B18A8E959264A3AB18A8E959064A8EAC63BA006432192CCAC63BA00643219695CC402BE95003A190C851D58C402BE95003A190CA6AC6211028680490529924080410D009052992408041C200408051C92040208E490201052801030124421084248404A400000000007FF80C00000000003FFC053FD99A10F";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "F9AD8113835398942CB1F7C09041220020A410084409241011020A2145000209014405140944801008166222880610020400E41208536A44108A4028540BB4468370080400450440490228114290050240209049482012104801100414520108028A04249040141020241040A085010A020480040129894830D0C084B829261840248208290452041206242428220002480105E80BBD2179C408129001240D20000020024250411460534400141050410012527150097AC3820A212D3249268336A4B0971A01BA0AA02A82701084724124ABA8350770106549269248D4969A49A530252C2360210880023316E51DC50B1CABABFD1F010B887C022E51522AA221";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "1012028C4148420448280A280120A02841C4420942924A265A0C9C80903E1A141903D700000000000000000CCC0CCC0CCCECCCFFFFFFFFFFFFFFFFFF8016554485D0B0920A090E80586040AA8855335229089B5C0AA1082A28A0A1041401108C28220AB0A849242A02822227508918D94655F4CA041CABE99109072AAF15570200A52A28CA2A20A0940159547850A3970A3008450041820968A065140B444948E02D4B514465551F2010494820020108D88C6AB5AC0198B2ABC0F310403C4482B40200121529292835252506A4A4A0D494941A1212034242406848480D09090280D5AA8502840240104BC58480A110084040DB42480480C8848D4CD529224BB4";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[1]~11_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h05278DAF05278DAF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode909w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1001w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 32768;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 40959;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode919w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 40960;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 49151;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode929w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1023w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 49152;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 57343;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode939w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 57344;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 65535;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode862w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode862w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode862w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000005CC03601414008C013800100C6C0B5C88B400C816880DCC722800CC5A9C1A9C1A9C65341220122001BC09BC01BC09BC01BC01BC16E816E9636463646366000983825AD96D000000005FFED3A04C0BE8C6318B304C2645C0A0518C64D79E8CD06B0B865593CF056073D008282029800CE61804AACE045A2459400F87CFABA0E024210894924A492901E03C7861B9B60409887326409A993204DCC99";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "2D25052894FD920BCFC9CCA502E60A9B8AE4E1026CDCD4961836154E553A0B8553836154E552A0B8553818553B1954E06154EC65520CA64D8553B0AA50329B36154EC2A9176524A34A950409710E443B10EC88F64891EC47B10A15618293535D9CCAA6906658283515D9CCAA690665D61655385954C5469510E336A1B0E36B8330DAE02E60A9B8AE4A2E6F89F24B9AE4A2E6F89D25BE6B929F169359A4D2E4BB29F155158A4571725309B5B0FC82C120A745725309B5B0EB82C120AAB928CA58231281532C308E965446241532C308E9654128D2A0B0438474B2A21C23A59534A34A8322818312425890D2C00000007FF80F8F000000003FFC07C38A0CC69299";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "2FC082DA7D0BB7D0AE44EC417FA7DFF7FB6FEDFE9F7FDFEDE7FFBE5DB9AB8B4EAB9AEFAEDF816F7DFD130177C2847BB77B7D8F73DDE057C7BBDFABFC359C98B20858FE92AFEBDE55FEBF5DDAEFFAD191A7BA79AF9F9A7BE7A79A8EFBABFD16B6B4DFAAF1FDFDA6BDD68B7DAD37EABC725726A5571FDB5CB3D6250D59EB1E52D5A14B6FFC2296BD9BEFAA0B5EDDF0A0AFBEAFAF4FBEC6309654BDFD4057DF5BD5B492B4AFFFBBEBBF4A8299E6C1AB07E8998A100FAF248516649755729F5D77C87D7DEAE9A5880F0009EF43191252175555FC5543B88002137D75DF84FD77D75DF9EB2FD1749B3CE1CF3918CB3CA21CA5A794664855A4BA515699692EAD955CA1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "A9D93AD0E76239C8E77455A7239DD154992A304BA8BA982B9AA705E8A80994F54E661200000000000000000AAA0AAA0AAAEAAAFFFFFFFFFFFFFFFF00000201A062461C7483C081430E1C915D510604185A4C404A1632249C7120519248924F23221A470BC61040044914C7802A54F1431B5A43034992B486058E649750CBA8C76B610D572555CC5D52E28407A026E60C1560FF1A27FA80B20FF012C945E4B3EE9681EDE5B618BAA01B501E0265962B1D44F693DA4814D55E61224A82A292065149A57B4964B7363726E6C6E4DCD8DC9B9B1B937363726E6C6E4DCD8DC9B9B1B8D80F1ACBBAF4A00DAFA008610A4403D4AAEA4024534D3540C200660F08001120";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode879w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~0_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode879w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 8192;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 16383;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode889w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode889w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~1_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 16384;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 24575;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode899w[3]~0_combout ),
	.portare(\memory_controller|r_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\apu|MOD_CDIV|M2~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\cartridge|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode879w[3]~2_combout ),
	.ena1(\cartridge|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode899w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\apu|MOD_MOS6502_WBCD|DOUT[0]~9_combout }),
	.portaaddr({\memory_controller|address_out[12]~12_combout ,\memory_controller|address_out[11]~11_combout ,\memory_controller|address_out[10]~10_combout ,\memory_controller|address_out[9]~9_combout ,\memory_controller|address_out[8]~8_combout ,
\memory_controller|address_out[7]~7_combout ,\memory_controller|address_out[6]~6_combout ,\memory_controller|address_out[5]~5_combout ,\memory_controller|address_out[4]~4_combout ,\memory_controller|address_out[3]~3_combout ,
\memory_controller|address_out[2]~2_combout ,\memory_controller|address_out[1]~1_combout ,\memory_controller|address_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../prog_rom.mif";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 24576;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 32767;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datab(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datad(!\cartridge|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datae(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h555533330F0F00FF;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\cartridge|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h111BB1BB111BB1BB;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h1111111111111111;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0002AAA80002AAA8;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .lut_mask = 64'h0505270505052705;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h00000002AA8AAAA8;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h02A802A8028802A8;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000040000000400;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hE000E000E000E000;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h0EE000000EE00000;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h2004000420040004;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .lut_mask = 64'h0527272705272727;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h800F715F800F715F;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8003715380037153;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h008CC2CC008CC2CC;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0032FA320032FA32;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h5500AA005500AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055307500553075;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3300660033006600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0F001E000F001E00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h000001007F00FE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAA00AA002A00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h0C040C040C040C04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h2121212121212121;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hD100110011001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h00553F7F00553F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h084C084C084C084C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h048C048C048C048C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0002000055570000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\cartridge|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h2AAA00002AAA0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hF070F070F070F070;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hFFFFFFFF05553777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[0]~input (
	.i(debug_addressinput[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[0]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[0]~input .bus_hold = "false";
defparam \debug_addressinput[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[1]~input (
	.i(debug_addressinput[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[1]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[1]~input .bus_hold = "false";
defparam \debug_addressinput[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[2]~input (
	.i(debug_addressinput[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[2]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[2]~input .bus_hold = "false";
defparam \debug_addressinput[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[3]~input (
	.i(debug_addressinput[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[3]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[3]~input .bus_hold = "false";
defparam \debug_addressinput[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[4]~input (
	.i(debug_addressinput[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[4]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[4]~input .bus_hold = "false";
defparam \debug_addressinput[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[5]~input (
	.i(debug_addressinput[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[5]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[5]~input .bus_hold = "false";
defparam \debug_addressinput[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[6]~input (
	.i(debug_addressinput[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[6]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[6]~input .bus_hold = "false";
defparam \debug_addressinput[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[7]~input (
	.i(debug_addressinput[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[7]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[7]~input .bus_hold = "false";
defparam \debug_addressinput[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[8]~input (
	.i(debug_addressinput[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[8]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[8]~input .bus_hold = "false";
defparam \debug_addressinput[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[9]~input (
	.i(debug_addressinput[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[9]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[9]~input .bus_hold = "false";
defparam \debug_addressinput[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[10]~input (
	.i(debug_addressinput[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[10]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[10]~input .bus_hold = "false";
defparam \debug_addressinput[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[11]~input (
	.i(debug_addressinput[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[11]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[11]~input .bus_hold = "false";
defparam \debug_addressinput[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[12]~input (
	.i(debug_addressinput[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[12]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[12]~input .bus_hold = "false";
defparam \debug_addressinput[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[13]~input (
	.i(debug_addressinput[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[13]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[13]~input .bus_hold = "false";
defparam \debug_addressinput[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[14]~input (
	.i(debug_addressinput[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[14]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[14]~input .bus_hold = "false";
defparam \debug_addressinput[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_addressinput[15]~input (
	.i(debug_addressinput[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_addressinput[15]~input_o ));
// synopsys translate_off
defparam \debug_addressinput[15]~input .bus_hold = "false";
defparam \debug_addressinput[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[0]~input (
	.i(debug_datainput[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[0]~input_o ));
// synopsys translate_off
defparam \debug_datainput[0]~input .bus_hold = "false";
defparam \debug_datainput[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[1]~input (
	.i(debug_datainput[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[1]~input_o ));
// synopsys translate_off
defparam \debug_datainput[1]~input .bus_hold = "false";
defparam \debug_datainput[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[2]~input (
	.i(debug_datainput[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[2]~input_o ));
// synopsys translate_off
defparam \debug_datainput[2]~input .bus_hold = "false";
defparam \debug_datainput[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[3]~input (
	.i(debug_datainput[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[3]~input_o ));
// synopsys translate_off
defparam \debug_datainput[3]~input .bus_hold = "false";
defparam \debug_datainput[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[4]~input (
	.i(debug_datainput[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[4]~input_o ));
// synopsys translate_off
defparam \debug_datainput[4]~input .bus_hold = "false";
defparam \debug_datainput[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[5]~input (
	.i(debug_datainput[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[5]~input_o ));
// synopsys translate_off
defparam \debug_datainput[5]~input .bus_hold = "false";
defparam \debug_datainput[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[6]~input (
	.i(debug_datainput[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[6]~input_o ));
// synopsys translate_off
defparam \debug_datainput[6]~input .bus_hold = "false";
defparam \debug_datainput[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \debug_datainput[7]~input (
	.i(debug_datainput[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\debug_datainput[7]~input_o ));
// synopsys translate_off
defparam \debug_datainput[7]~input .bus_hold = "false";
defparam \debug_datainput[7]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
