
spi_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d6c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001e2c  08001e2c  00011e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e5c  08001e5c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001e5c  08001e5c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e5c  08001e5c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e5c  08001e5c  00011e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e60  08001e60  00011e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  2000000c  08001e70  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a0  08001e70  000200a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005bfb  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001402  00000000  00000000  00025c2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005d8  00000000  00000000  00027038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000530  00000000  00000000  00027610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e7e8  00000000  00000000  00027b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007362  00000000  00000000  00036328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005711d  00000000  00000000  0003d68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000947a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001370  00000000  00000000  000947fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001e14 	.word	0x08001e14

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001e14 	.word	0x08001e14

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f9e6 	bl	80005f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f818 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f89e 	bl	800036c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000230:	f000 f85e 	bl	80002f0 <MX_SPI1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  while(HAL_SPI_Transmit_IT(&hspi1, (uint8_t *)TxBuffer, 10)!=HAL_OK);
 8000234:	46c0      	nop			; (mov r8, r8)
 8000236:	4907      	ldr	r1, [pc, #28]	; (8000254 <main+0x34>)
 8000238:	4b07      	ldr	r3, [pc, #28]	; (8000258 <main+0x38>)
 800023a:	220a      	movs	r2, #10
 800023c:	0018      	movs	r0, r3
 800023e:	f001 fa09 	bl	8001654 <HAL_SPI_Transmit_IT>
 8000242:	1e03      	subs	r3, r0, #0
 8000244:	d1f7      	bne.n	8000236 <main+0x16>
	  HAL_Delay(1000);
 8000246:	23fa      	movs	r3, #250	; 0xfa
 8000248:	009b      	lsls	r3, r3, #2
 800024a:	0018      	movs	r0, r3
 800024c:	f000 fa36 	bl	80006bc <HAL_Delay>
	  while(HAL_SPI_Transmit_IT(&hspi1, (uint8_t *)TxBuffer, 10)!=HAL_OK);
 8000250:	e7f0      	b.n	8000234 <main+0x14>
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	2000002c 	.word	0x2000002c
 8000258:	20000038 	.word	0x20000038

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b590      	push	{r4, r7, lr}
 800025e:	b091      	sub	sp, #68	; 0x44
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	2410      	movs	r4, #16
 8000264:	193b      	adds	r3, r7, r4
 8000266:	0018      	movs	r0, r3
 8000268:	2330      	movs	r3, #48	; 0x30
 800026a:	001a      	movs	r2, r3
 800026c:	2100      	movs	r1, #0
 800026e:	f001 fdc9 	bl	8001e04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000272:	003b      	movs	r3, r7
 8000274:	0018      	movs	r0, r3
 8000276:	2310      	movs	r3, #16
 8000278:	001a      	movs	r2, r3
 800027a:	2100      	movs	r1, #0
 800027c:	f001 fdc2 	bl	8001e04 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000280:	0021      	movs	r1, r4
 8000282:	187b      	adds	r3, r7, r1
 8000284:	2202      	movs	r2, #2
 8000286:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000288:	187b      	adds	r3, r7, r1
 800028a:	2201      	movs	r2, #1
 800028c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028e:	187b      	adds	r3, r7, r1
 8000290:	2210      	movs	r2, #16
 8000292:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000294:	187b      	adds	r3, r7, r1
 8000296:	2202      	movs	r2, #2
 8000298:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029a:	187b      	adds	r3, r7, r1
 800029c:	2200      	movs	r2, #0
 800029e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	22a0      	movs	r2, #160	; 0xa0
 80002a4:	0392      	lsls	r2, r2, #14
 80002a6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2200      	movs	r2, #0
 80002ac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 fcd9 	bl	8000c68 <HAL_RCC_OscConfig>
 80002b6:	1e03      	subs	r3, r0, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x62>
  {
    Error_Handler();
 80002ba:	f000 f8c9 	bl	8000450 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002be:	003b      	movs	r3, r7
 80002c0:	2207      	movs	r2, #7
 80002c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c4:	003b      	movs	r3, r7
 80002c6:	2202      	movs	r2, #2
 80002c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	003b      	movs	r3, r7
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d0:	003b      	movs	r3, r7
 80002d2:	2200      	movs	r2, #0
 80002d4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002d6:	003b      	movs	r3, r7
 80002d8:	2101      	movs	r1, #1
 80002da:	0018      	movs	r0, r3
 80002dc:	f000 ffde 	bl	800129c <HAL_RCC_ClockConfig>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80002e4:	f000 f8b4 	bl	8000450 <Error_Handler>
  }
}
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b011      	add	sp, #68	; 0x44
 80002ee:	bd90      	pop	{r4, r7, pc}

080002f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002f4:	4b1b      	ldr	r3, [pc, #108]	; (8000364 <MX_SPI1_Init+0x74>)
 80002f6:	4a1c      	ldr	r2, [pc, #112]	; (8000368 <MX_SPI1_Init+0x78>)
 80002f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002fa:	4b1a      	ldr	r3, [pc, #104]	; (8000364 <MX_SPI1_Init+0x74>)
 80002fc:	2282      	movs	r2, #130	; 0x82
 80002fe:	0052      	lsls	r2, r2, #1
 8000300:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000302:	4b18      	ldr	r3, [pc, #96]	; (8000364 <MX_SPI1_Init+0x74>)
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000308:	4b16      	ldr	r3, [pc, #88]	; (8000364 <MX_SPI1_Init+0x74>)
 800030a:	22e0      	movs	r2, #224	; 0xe0
 800030c:	00d2      	lsls	r2, r2, #3
 800030e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000310:	4b14      	ldr	r3, [pc, #80]	; (8000364 <MX_SPI1_Init+0x74>)
 8000312:	2200      	movs	r2, #0
 8000314:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000316:	4b13      	ldr	r3, [pc, #76]	; (8000364 <MX_SPI1_Init+0x74>)
 8000318:	2200      	movs	r2, #0
 800031a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800031c:	4b11      	ldr	r3, [pc, #68]	; (8000364 <MX_SPI1_Init+0x74>)
 800031e:	2280      	movs	r2, #128	; 0x80
 8000320:	0092      	lsls	r2, r2, #2
 8000322:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000324:	4b0f      	ldr	r3, [pc, #60]	; (8000364 <MX_SPI1_Init+0x74>)
 8000326:	2220      	movs	r2, #32
 8000328:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800032a:	4b0e      	ldr	r3, [pc, #56]	; (8000364 <MX_SPI1_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000330:	4b0c      	ldr	r3, [pc, #48]	; (8000364 <MX_SPI1_Init+0x74>)
 8000332:	2200      	movs	r2, #0
 8000334:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000336:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <MX_SPI1_Init+0x74>)
 8000338:	2200      	movs	r2, #0
 800033a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800033c:	4b09      	ldr	r3, [pc, #36]	; (8000364 <MX_SPI1_Init+0x74>)
 800033e:	2207      	movs	r2, #7
 8000340:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000342:	4b08      	ldr	r3, [pc, #32]	; (8000364 <MX_SPI1_Init+0x74>)
 8000344:	2200      	movs	r2, #0
 8000346:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <MX_SPI1_Init+0x74>)
 800034a:	2208      	movs	r2, #8
 800034c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800034e:	4b05      	ldr	r3, [pc, #20]	; (8000364 <MX_SPI1_Init+0x74>)
 8000350:	0018      	movs	r0, r3
 8000352:	f001 f8c7 	bl	80014e4 <HAL_SPI_Init>
 8000356:	1e03      	subs	r3, r0, #0
 8000358:	d001      	beq.n	800035e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800035a:	f000 f879 	bl	8000450 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000038 	.word	0x20000038
 8000368:	40013000 	.word	0x40013000

0800036c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800036c:	b590      	push	{r4, r7, lr}
 800036e:	b089      	sub	sp, #36	; 0x24
 8000370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000372:	240c      	movs	r4, #12
 8000374:	193b      	adds	r3, r7, r4
 8000376:	0018      	movs	r0, r3
 8000378:	2314      	movs	r3, #20
 800037a:	001a      	movs	r2, r3
 800037c:	2100      	movs	r1, #0
 800037e:	f001 fd41 	bl	8001e04 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000382:	4b26      	ldr	r3, [pc, #152]	; (800041c <MX_GPIO_Init+0xb0>)
 8000384:	695a      	ldr	r2, [r3, #20]
 8000386:	4b25      	ldr	r3, [pc, #148]	; (800041c <MX_GPIO_Init+0xb0>)
 8000388:	2180      	movs	r1, #128	; 0x80
 800038a:	0289      	lsls	r1, r1, #10
 800038c:	430a      	orrs	r2, r1
 800038e:	615a      	str	r2, [r3, #20]
 8000390:	4b22      	ldr	r3, [pc, #136]	; (800041c <MX_GPIO_Init+0xb0>)
 8000392:	695a      	ldr	r2, [r3, #20]
 8000394:	2380      	movs	r3, #128	; 0x80
 8000396:	029b      	lsls	r3, r3, #10
 8000398:	4013      	ands	r3, r2
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800039e:	4b1f      	ldr	r3, [pc, #124]	; (800041c <MX_GPIO_Init+0xb0>)
 80003a0:	695a      	ldr	r2, [r3, #20]
 80003a2:	4b1e      	ldr	r3, [pc, #120]	; (800041c <MX_GPIO_Init+0xb0>)
 80003a4:	2180      	movs	r1, #128	; 0x80
 80003a6:	0309      	lsls	r1, r1, #12
 80003a8:	430a      	orrs	r2, r1
 80003aa:	615a      	str	r2, [r3, #20]
 80003ac:	4b1b      	ldr	r3, [pc, #108]	; (800041c <MX_GPIO_Init+0xb0>)
 80003ae:	695a      	ldr	r2, [r3, #20]
 80003b0:	2380      	movs	r3, #128	; 0x80
 80003b2:	031b      	lsls	r3, r3, #12
 80003b4:	4013      	ands	r3, r2
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80003ba:	23c0      	movs	r3, #192	; 0xc0
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4818      	ldr	r0, [pc, #96]	; (8000420 <MX_GPIO_Init+0xb4>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	0019      	movs	r1, r3
 80003c4:	f000 fc32 	bl	8000c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003c8:	193b      	adds	r3, r7, r4
 80003ca:	2201      	movs	r2, #1
 80003cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80003ce:	193b      	adds	r3, r7, r4
 80003d0:	2290      	movs	r2, #144	; 0x90
 80003d2:	0352      	lsls	r2, r2, #13
 80003d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d6:	193b      	adds	r3, r7, r4
 80003d8:	2200      	movs	r2, #0
 80003da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003dc:	193a      	adds	r2, r7, r4
 80003de:	2390      	movs	r3, #144	; 0x90
 80003e0:	05db      	lsls	r3, r3, #23
 80003e2:	0011      	movs	r1, r2
 80003e4:	0018      	movs	r0, r3
 80003e6:	f000 fab1 	bl	800094c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80003ea:	0021      	movs	r1, r4
 80003ec:	187b      	adds	r3, r7, r1
 80003ee:	22c0      	movs	r2, #192	; 0xc0
 80003f0:	0092      	lsls	r2, r2, #2
 80003f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	2201      	movs	r2, #1
 80003f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000400:	187b      	adds	r3, r7, r1
 8000402:	2200      	movs	r2, #0
 8000404:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000406:	187b      	adds	r3, r7, r1
 8000408:	4a05      	ldr	r2, [pc, #20]	; (8000420 <MX_GPIO_Init+0xb4>)
 800040a:	0019      	movs	r1, r3
 800040c:	0010      	movs	r0, r2
 800040e:	f000 fa9d 	bl	800094c <HAL_GPIO_Init>

}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	b009      	add	sp, #36	; 0x24
 8000418:	bd90      	pop	{r4, r7, pc}
 800041a:	46c0      	nop			; (mov r8, r8)
 800041c:	40021000 	.word	0x40021000
 8000420:	48000800 	.word	0x48000800

08000424 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI1)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a05      	ldr	r2, [pc, #20]	; (8000448 <HAL_SPI_TxCpltCallback+0x24>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d104      	bne.n	8000440 <HAL_SPI_TxCpltCallback+0x1c>
	{
		TxCount++;
 8000436:	4b05      	ldr	r3, [pc, #20]	; (800044c <HAL_SPI_TxCpltCallback+0x28>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	1c5a      	adds	r2, r3, #1
 800043c:	4b03      	ldr	r3, [pc, #12]	; (800044c <HAL_SPI_TxCpltCallback+0x28>)
 800043e:	601a      	str	r2, [r3, #0]
	}
}
 8000440:	46c0      	nop			; (mov r8, r8)
 8000442:	46bd      	mov	sp, r7
 8000444:	b002      	add	sp, #8
 8000446:	bd80      	pop	{r7, pc}
 8000448:	40013000 	.word	0x40013000
 800044c:	20000028 	.word	0x20000028

08000450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000454:	b672      	cpsid	i
}
 8000456:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000458:	e7fe      	b.n	8000458 <Error_Handler+0x8>
	...

0800045c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000462:	4b0f      	ldr	r3, [pc, #60]	; (80004a0 <HAL_MspInit+0x44>)
 8000464:	699a      	ldr	r2, [r3, #24]
 8000466:	4b0e      	ldr	r3, [pc, #56]	; (80004a0 <HAL_MspInit+0x44>)
 8000468:	2101      	movs	r1, #1
 800046a:	430a      	orrs	r2, r1
 800046c:	619a      	str	r2, [r3, #24]
 800046e:	4b0c      	ldr	r3, [pc, #48]	; (80004a0 <HAL_MspInit+0x44>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	2201      	movs	r2, #1
 8000474:	4013      	ands	r3, r2
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800047a:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <HAL_MspInit+0x44>)
 800047c:	69da      	ldr	r2, [r3, #28]
 800047e:	4b08      	ldr	r3, [pc, #32]	; (80004a0 <HAL_MspInit+0x44>)
 8000480:	2180      	movs	r1, #128	; 0x80
 8000482:	0549      	lsls	r1, r1, #21
 8000484:	430a      	orrs	r2, r1
 8000486:	61da      	str	r2, [r3, #28]
 8000488:	4b05      	ldr	r3, [pc, #20]	; (80004a0 <HAL_MspInit+0x44>)
 800048a:	69da      	ldr	r2, [r3, #28]
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	055b      	lsls	r3, r3, #21
 8000490:	4013      	ands	r3, r2
 8000492:	603b      	str	r3, [r7, #0]
 8000494:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	b002      	add	sp, #8
 800049c:	bd80      	pop	{r7, pc}
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	40021000 	.word	0x40021000

080004a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004a4:	b590      	push	{r4, r7, lr}
 80004a6:	b08b      	sub	sp, #44	; 0x2c
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ac:	2414      	movs	r4, #20
 80004ae:	193b      	adds	r3, r7, r4
 80004b0:	0018      	movs	r0, r3
 80004b2:	2314      	movs	r3, #20
 80004b4:	001a      	movs	r2, r3
 80004b6:	2100      	movs	r1, #0
 80004b8:	f001 fca4 	bl	8001e04 <memset>
  if(hspi->Instance==SPI1)
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a20      	ldr	r2, [pc, #128]	; (8000544 <HAL_SPI_MspInit+0xa0>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d13a      	bne.n	800053c <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004c6:	4b20      	ldr	r3, [pc, #128]	; (8000548 <HAL_SPI_MspInit+0xa4>)
 80004c8:	699a      	ldr	r2, [r3, #24]
 80004ca:	4b1f      	ldr	r3, [pc, #124]	; (8000548 <HAL_SPI_MspInit+0xa4>)
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	0149      	lsls	r1, r1, #5
 80004d0:	430a      	orrs	r2, r1
 80004d2:	619a      	str	r2, [r3, #24]
 80004d4:	4b1c      	ldr	r3, [pc, #112]	; (8000548 <HAL_SPI_MspInit+0xa4>)
 80004d6:	699a      	ldr	r2, [r3, #24]
 80004d8:	2380      	movs	r3, #128	; 0x80
 80004da:	015b      	lsls	r3, r3, #5
 80004dc:	4013      	ands	r3, r2
 80004de:	613b      	str	r3, [r7, #16]
 80004e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e2:	4b19      	ldr	r3, [pc, #100]	; (8000548 <HAL_SPI_MspInit+0xa4>)
 80004e4:	695a      	ldr	r2, [r3, #20]
 80004e6:	4b18      	ldr	r3, [pc, #96]	; (8000548 <HAL_SPI_MspInit+0xa4>)
 80004e8:	2180      	movs	r1, #128	; 0x80
 80004ea:	0289      	lsls	r1, r1, #10
 80004ec:	430a      	orrs	r2, r1
 80004ee:	615a      	str	r2, [r3, #20]
 80004f0:	4b15      	ldr	r3, [pc, #84]	; (8000548 <HAL_SPI_MspInit+0xa4>)
 80004f2:	695a      	ldr	r2, [r3, #20]
 80004f4:	2380      	movs	r3, #128	; 0x80
 80004f6:	029b      	lsls	r3, r3, #10
 80004f8:	4013      	ands	r3, r2
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80004fe:	0021      	movs	r1, r4
 8000500:	187b      	adds	r3, r7, r1
 8000502:	22e0      	movs	r2, #224	; 0xe0
 8000504:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2202      	movs	r2, #2
 800050a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2203      	movs	r2, #3
 8000516:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800051e:	187a      	adds	r2, r7, r1
 8000520:	2390      	movs	r3, #144	; 0x90
 8000522:	05db      	lsls	r3, r3, #23
 8000524:	0011      	movs	r1, r2
 8000526:	0018      	movs	r0, r3
 8000528:	f000 fa10 	bl	800094c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800052c:	2200      	movs	r2, #0
 800052e:	2100      	movs	r1, #0
 8000530:	2019      	movs	r0, #25
 8000532:	f000 f993 	bl	800085c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000536:	2019      	movs	r0, #25
 8000538:	f000 f9a5 	bl	8000886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800053c:	46c0      	nop			; (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	b00b      	add	sp, #44	; 0x2c
 8000542:	bd90      	pop	{r4, r7, pc}
 8000544:	40013000 	.word	0x40013000
 8000548:	40021000 	.word	0x40021000

0800054c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000550:	e7fe      	b.n	8000550 <NMI_Handler+0x4>

08000552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000552:	b580      	push	{r7, lr}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <HardFault_Handler+0x4>

08000558 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}

08000562 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000570:	f000 f888 	bl	8000684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000574:	46c0      	nop			; (mov r8, r8)
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
	...

0800057c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000580:	4b03      	ldr	r3, [pc, #12]	; (8000590 <SPI1_IRQHandler+0x14>)
 8000582:	0018      	movs	r0, r3
 8000584:	f001 f8fe 	bl	8001784 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000588:	46c0      	nop			; (mov r8, r8)
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	20000038 	.word	0x20000038

08000594 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
	...

080005a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005a0:	480d      	ldr	r0, [pc, #52]	; (80005d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80005a4:	f7ff fff6 	bl	8000594 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005a8:	480c      	ldr	r0, [pc, #48]	; (80005dc <LoopForever+0x6>)
  ldr r1, =_edata
 80005aa:	490d      	ldr	r1, [pc, #52]	; (80005e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005ac:	4a0d      	ldr	r2, [pc, #52]	; (80005e4 <LoopForever+0xe>)
  movs r3, #0
 80005ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b0:	e002      	b.n	80005b8 <LoopCopyDataInit>

080005b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005b6:	3304      	adds	r3, #4

080005b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005bc:	d3f9      	bcc.n	80005b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005be:	4a0a      	ldr	r2, [pc, #40]	; (80005e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005c0:	4c0a      	ldr	r4, [pc, #40]	; (80005ec <LoopForever+0x16>)
  movs r3, #0
 80005c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c4:	e001      	b.n	80005ca <LoopFillZerobss>

080005c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c8:	3204      	adds	r2, #4

080005ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005cc:	d3fb      	bcc.n	80005c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005ce:	f001 fbf5 	bl	8001dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005d2:	f7ff fe25 	bl	8000220 <main>

080005d6 <LoopForever>:

LoopForever:
    b LoopForever
 80005d6:	e7fe      	b.n	80005d6 <LoopForever>
  ldr   r0, =_estack
 80005d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80005dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005e4:	08001e64 	.word	0x08001e64
  ldr r2, =_sbss
 80005e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005ec:	200000a0 	.word	0x200000a0

080005f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f0:	e7fe      	b.n	80005f0 <ADC1_IRQHandler>
	...

080005f4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005f8:	4b07      	ldr	r3, [pc, #28]	; (8000618 <HAL_Init+0x24>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <HAL_Init+0x24>)
 80005fe:	2110      	movs	r1, #16
 8000600:	430a      	orrs	r2, r1
 8000602:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000604:	2000      	movs	r0, #0
 8000606:	f000 f809 	bl	800061c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800060a:	f7ff ff27 	bl	800045c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800060e:	2300      	movs	r3, #0
}
 8000610:	0018      	movs	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	40022000 	.word	0x40022000

0800061c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000624:	4b14      	ldr	r3, [pc, #80]	; (8000678 <HAL_InitTick+0x5c>)
 8000626:	681c      	ldr	r4, [r3, #0]
 8000628:	4b14      	ldr	r3, [pc, #80]	; (800067c <HAL_InitTick+0x60>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	0019      	movs	r1, r3
 800062e:	23fa      	movs	r3, #250	; 0xfa
 8000630:	0098      	lsls	r0, r3, #2
 8000632:	f7ff fd69 	bl	8000108 <__udivsi3>
 8000636:	0003      	movs	r3, r0
 8000638:	0019      	movs	r1, r3
 800063a:	0020      	movs	r0, r4
 800063c:	f7ff fd64 	bl	8000108 <__udivsi3>
 8000640:	0003      	movs	r3, r0
 8000642:	0018      	movs	r0, r3
 8000644:	f000 f92f 	bl	80008a6 <HAL_SYSTICK_Config>
 8000648:	1e03      	subs	r3, r0, #0
 800064a:	d001      	beq.n	8000650 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800064c:	2301      	movs	r3, #1
 800064e:	e00f      	b.n	8000670 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2b03      	cmp	r3, #3
 8000654:	d80b      	bhi.n	800066e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	2301      	movs	r3, #1
 800065a:	425b      	negs	r3, r3
 800065c:	2200      	movs	r2, #0
 800065e:	0018      	movs	r0, r3
 8000660:	f000 f8fc 	bl	800085c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <HAL_InitTick+0x64>)
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800066a:	2300      	movs	r3, #0
 800066c:	e000      	b.n	8000670 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
}
 8000670:	0018      	movs	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	b003      	add	sp, #12
 8000676:	bd90      	pop	{r4, r7, pc}
 8000678:	20000000 	.word	0x20000000
 800067c:	20000008 	.word	0x20000008
 8000680:	20000004 	.word	0x20000004

08000684 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000688:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <HAL_IncTick+0x1c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	001a      	movs	r2, r3
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <HAL_IncTick+0x20>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	18d2      	adds	r2, r2, r3
 8000694:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <HAL_IncTick+0x20>)
 8000696:	601a      	str	r2, [r3, #0]
}
 8000698:	46c0      	nop			; (mov r8, r8)
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	20000008 	.word	0x20000008
 80006a4:	2000009c 	.word	0x2000009c

080006a8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  return uwTick;
 80006ac:	4b02      	ldr	r3, [pc, #8]	; (80006b8 <HAL_GetTick+0x10>)
 80006ae:	681b      	ldr	r3, [r3, #0]
}
 80006b0:	0018      	movs	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	2000009c 	.word	0x2000009c

080006bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006c4:	f7ff fff0 	bl	80006a8 <HAL_GetTick>
 80006c8:	0003      	movs	r3, r0
 80006ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	3301      	adds	r3, #1
 80006d4:	d005      	beq.n	80006e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006d6:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <HAL_Delay+0x44>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	001a      	movs	r2, r3
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	189b      	adds	r3, r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	f7ff ffe0 	bl	80006a8 <HAL_GetTick>
 80006e8:	0002      	movs	r2, r0
 80006ea:	68bb      	ldr	r3, [r7, #8]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	68fa      	ldr	r2, [r7, #12]
 80006f0:	429a      	cmp	r2, r3
 80006f2:	d8f7      	bhi.n	80006e4 <HAL_Delay+0x28>
  {
  }
}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b004      	add	sp, #16
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	20000008 	.word	0x20000008

08000704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	0002      	movs	r2, r0
 800070c:	1dfb      	adds	r3, r7, #7
 800070e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000710:	1dfb      	adds	r3, r7, #7
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b7f      	cmp	r3, #127	; 0x7f
 8000716:	d809      	bhi.n	800072c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	001a      	movs	r2, r3
 800071e:	231f      	movs	r3, #31
 8000720:	401a      	ands	r2, r3
 8000722:	4b04      	ldr	r3, [pc, #16]	; (8000734 <__NVIC_EnableIRQ+0x30>)
 8000724:	2101      	movs	r1, #1
 8000726:	4091      	lsls	r1, r2
 8000728:	000a      	movs	r2, r1
 800072a:	601a      	str	r2, [r3, #0]
  }
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b002      	add	sp, #8
 8000732:	bd80      	pop	{r7, pc}
 8000734:	e000e100 	.word	0xe000e100

08000738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000738:	b590      	push	{r4, r7, lr}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	0002      	movs	r2, r0
 8000740:	6039      	str	r1, [r7, #0]
 8000742:	1dfb      	adds	r3, r7, #7
 8000744:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000746:	1dfb      	adds	r3, r7, #7
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b7f      	cmp	r3, #127	; 0x7f
 800074c:	d828      	bhi.n	80007a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800074e:	4a2f      	ldr	r2, [pc, #188]	; (800080c <__NVIC_SetPriority+0xd4>)
 8000750:	1dfb      	adds	r3, r7, #7
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	b25b      	sxtb	r3, r3
 8000756:	089b      	lsrs	r3, r3, #2
 8000758:	33c0      	adds	r3, #192	; 0xc0
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	589b      	ldr	r3, [r3, r2]
 800075e:	1dfa      	adds	r2, r7, #7
 8000760:	7812      	ldrb	r2, [r2, #0]
 8000762:	0011      	movs	r1, r2
 8000764:	2203      	movs	r2, #3
 8000766:	400a      	ands	r2, r1
 8000768:	00d2      	lsls	r2, r2, #3
 800076a:	21ff      	movs	r1, #255	; 0xff
 800076c:	4091      	lsls	r1, r2
 800076e:	000a      	movs	r2, r1
 8000770:	43d2      	mvns	r2, r2
 8000772:	401a      	ands	r2, r3
 8000774:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	019b      	lsls	r3, r3, #6
 800077a:	22ff      	movs	r2, #255	; 0xff
 800077c:	401a      	ands	r2, r3
 800077e:	1dfb      	adds	r3, r7, #7
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	0018      	movs	r0, r3
 8000784:	2303      	movs	r3, #3
 8000786:	4003      	ands	r3, r0
 8000788:	00db      	lsls	r3, r3, #3
 800078a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800078c:	481f      	ldr	r0, [pc, #124]	; (800080c <__NVIC_SetPriority+0xd4>)
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b25b      	sxtb	r3, r3
 8000794:	089b      	lsrs	r3, r3, #2
 8000796:	430a      	orrs	r2, r1
 8000798:	33c0      	adds	r3, #192	; 0xc0
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800079e:	e031      	b.n	8000804 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007a0:	4a1b      	ldr	r2, [pc, #108]	; (8000810 <__NVIC_SetPriority+0xd8>)
 80007a2:	1dfb      	adds	r3, r7, #7
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	0019      	movs	r1, r3
 80007a8:	230f      	movs	r3, #15
 80007aa:	400b      	ands	r3, r1
 80007ac:	3b08      	subs	r3, #8
 80007ae:	089b      	lsrs	r3, r3, #2
 80007b0:	3306      	adds	r3, #6
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	18d3      	adds	r3, r2, r3
 80007b6:	3304      	adds	r3, #4
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	1dfa      	adds	r2, r7, #7
 80007bc:	7812      	ldrb	r2, [r2, #0]
 80007be:	0011      	movs	r1, r2
 80007c0:	2203      	movs	r2, #3
 80007c2:	400a      	ands	r2, r1
 80007c4:	00d2      	lsls	r2, r2, #3
 80007c6:	21ff      	movs	r1, #255	; 0xff
 80007c8:	4091      	lsls	r1, r2
 80007ca:	000a      	movs	r2, r1
 80007cc:	43d2      	mvns	r2, r2
 80007ce:	401a      	ands	r2, r3
 80007d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	019b      	lsls	r3, r3, #6
 80007d6:	22ff      	movs	r2, #255	; 0xff
 80007d8:	401a      	ands	r2, r3
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	0018      	movs	r0, r3
 80007e0:	2303      	movs	r3, #3
 80007e2:	4003      	ands	r3, r0
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007e8:	4809      	ldr	r0, [pc, #36]	; (8000810 <__NVIC_SetPriority+0xd8>)
 80007ea:	1dfb      	adds	r3, r7, #7
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	001c      	movs	r4, r3
 80007f0:	230f      	movs	r3, #15
 80007f2:	4023      	ands	r3, r4
 80007f4:	3b08      	subs	r3, #8
 80007f6:	089b      	lsrs	r3, r3, #2
 80007f8:	430a      	orrs	r2, r1
 80007fa:	3306      	adds	r3, #6
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	18c3      	adds	r3, r0, r3
 8000800:	3304      	adds	r3, #4
 8000802:	601a      	str	r2, [r3, #0]
}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b003      	add	sp, #12
 800080a:	bd90      	pop	{r4, r7, pc}
 800080c:	e000e100 	.word	0xe000e100
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	1e5a      	subs	r2, r3, #1
 8000820:	2380      	movs	r3, #128	; 0x80
 8000822:	045b      	lsls	r3, r3, #17
 8000824:	429a      	cmp	r2, r3
 8000826:	d301      	bcc.n	800082c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000828:	2301      	movs	r3, #1
 800082a:	e010      	b.n	800084e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <SysTick_Config+0x44>)
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	3a01      	subs	r2, #1
 8000832:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000834:	2301      	movs	r3, #1
 8000836:	425b      	negs	r3, r3
 8000838:	2103      	movs	r1, #3
 800083a:	0018      	movs	r0, r3
 800083c:	f7ff ff7c 	bl	8000738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000840:	4b05      	ldr	r3, [pc, #20]	; (8000858 <SysTick_Config+0x44>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000846:	4b04      	ldr	r3, [pc, #16]	; (8000858 <SysTick_Config+0x44>)
 8000848:	2207      	movs	r2, #7
 800084a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800084c:	2300      	movs	r3, #0
}
 800084e:	0018      	movs	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	b002      	add	sp, #8
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	e000e010 	.word	0xe000e010

0800085c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
 8000866:	210f      	movs	r1, #15
 8000868:	187b      	adds	r3, r7, r1
 800086a:	1c02      	adds	r2, r0, #0
 800086c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800086e:	68ba      	ldr	r2, [r7, #8]
 8000870:	187b      	adds	r3, r7, r1
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b25b      	sxtb	r3, r3
 8000876:	0011      	movs	r1, r2
 8000878:	0018      	movs	r0, r3
 800087a:	f7ff ff5d 	bl	8000738 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b004      	add	sp, #16
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	0002      	movs	r2, r0
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	b25b      	sxtb	r3, r3
 8000898:	0018      	movs	r0, r3
 800089a:	f7ff ff33 	bl	8000704 <__NVIC_EnableIRQ>
}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b002      	add	sp, #8
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b082      	sub	sp, #8
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	0018      	movs	r0, r3
 80008b2:	f7ff ffaf 	bl	8000814 <SysTick_Config>
 80008b6:	0003      	movs	r3, r0
}
 80008b8:	0018      	movs	r0, r3
 80008ba:	46bd      	mov	sp, r7
 80008bc:	b002      	add	sp, #8
 80008be:	bd80      	pop	{r7, pc}

080008c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80008c8:	210f      	movs	r1, #15
 80008ca:	187b      	adds	r3, r7, r1
 80008cc:	2200      	movs	r2, #0
 80008ce:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2221      	movs	r2, #33	; 0x21
 80008d4:	5c9b      	ldrb	r3, [r3, r2]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2b02      	cmp	r3, #2
 80008da:	d006      	beq.n	80008ea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2204      	movs	r2, #4
 80008e0:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2201      	movs	r2, #1
 80008e6:	701a      	strb	r2, [r3, #0]
 80008e8:	e028      	b.n	800093c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	210e      	movs	r1, #14
 80008f6:	438a      	bics	r2, r1
 80008f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2101      	movs	r1, #1
 8000906:	438a      	bics	r2, r1
 8000908:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000912:	2101      	movs	r1, #1
 8000914:	4091      	lsls	r1, r2
 8000916:	000a      	movs	r2, r1
 8000918:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2221      	movs	r2, #33	; 0x21
 800091e:	2101      	movs	r1, #1
 8000920:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2220      	movs	r2, #32
 8000926:	2100      	movs	r1, #0
 8000928:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800092e:	2b00      	cmp	r3, #0
 8000930:	d004      	beq.n	800093c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	0010      	movs	r0, r2
 800093a:	4798      	blx	r3
    }
  }
  return status;
 800093c:	230f      	movs	r3, #15
 800093e:	18fb      	adds	r3, r7, r3
 8000940:	781b      	ldrb	r3, [r3, #0]
}
 8000942:	0018      	movs	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	b004      	add	sp, #16
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800095a:	e14f      	b.n	8000bfc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2101      	movs	r1, #1
 8000962:	697a      	ldr	r2, [r7, #20]
 8000964:	4091      	lsls	r1, r2
 8000966:	000a      	movs	r2, r1
 8000968:	4013      	ands	r3, r2
 800096a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d100      	bne.n	8000974 <HAL_GPIO_Init+0x28>
 8000972:	e140      	b.n	8000bf6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	2203      	movs	r2, #3
 800097a:	4013      	ands	r3, r2
 800097c:	2b01      	cmp	r3, #1
 800097e:	d005      	beq.n	800098c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	2203      	movs	r2, #3
 8000986:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000988:	2b02      	cmp	r3, #2
 800098a:	d130      	bne.n	80009ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	689b      	ldr	r3, [r3, #8]
 8000990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	005b      	lsls	r3, r3, #1
 8000996:	2203      	movs	r2, #3
 8000998:	409a      	lsls	r2, r3
 800099a:	0013      	movs	r3, r2
 800099c:	43da      	mvns	r2, r3
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	4013      	ands	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	68da      	ldr	r2, [r3, #12]
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	409a      	lsls	r2, r3
 80009ae:	0013      	movs	r3, r2
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009c2:	2201      	movs	r2, #1
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	409a      	lsls	r2, r3
 80009c8:	0013      	movs	r3, r2
 80009ca:	43da      	mvns	r2, r3
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	4013      	ands	r3, r2
 80009d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	091b      	lsrs	r3, r3, #4
 80009d8:	2201      	movs	r2, #1
 80009da:	401a      	ands	r2, r3
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	409a      	lsls	r2, r3
 80009e0:	0013      	movs	r3, r2
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	2203      	movs	r2, #3
 80009f4:	4013      	ands	r3, r2
 80009f6:	2b03      	cmp	r3, #3
 80009f8:	d017      	beq.n	8000a2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	68db      	ldr	r3, [r3, #12]
 80009fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	2203      	movs	r2, #3
 8000a06:	409a      	lsls	r2, r3
 8000a08:	0013      	movs	r3, r2
 8000a0a:	43da      	mvns	r2, r3
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	4013      	ands	r3, r2
 8000a10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	689a      	ldr	r2, [r3, #8]
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	409a      	lsls	r2, r3
 8000a1c:	0013      	movs	r3, r2
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	2203      	movs	r2, #3
 8000a30:	4013      	ands	r3, r2
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d123      	bne.n	8000a7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	08da      	lsrs	r2, r3, #3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	3208      	adds	r2, #8
 8000a3e:	0092      	lsls	r2, r2, #2
 8000a40:	58d3      	ldr	r3, [r2, r3]
 8000a42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	2207      	movs	r2, #7
 8000a48:	4013      	ands	r3, r2
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	220f      	movs	r2, #15
 8000a4e:	409a      	lsls	r2, r3
 8000a50:	0013      	movs	r3, r2
 8000a52:	43da      	mvns	r2, r3
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	691a      	ldr	r2, [r3, #16]
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	2107      	movs	r1, #7
 8000a62:	400b      	ands	r3, r1
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	409a      	lsls	r2, r3
 8000a68:	0013      	movs	r3, r2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	08da      	lsrs	r2, r3, #3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3208      	adds	r2, #8
 8000a78:	0092      	lsls	r2, r2, #2
 8000a7a:	6939      	ldr	r1, [r7, #16]
 8000a7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	2203      	movs	r2, #3
 8000a8a:	409a      	lsls	r2, r3
 8000a8c:	0013      	movs	r3, r2
 8000a8e:	43da      	mvns	r2, r3
 8000a90:	693b      	ldr	r3, [r7, #16]
 8000a92:	4013      	ands	r3, r2
 8000a94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	2203      	movs	r2, #3
 8000a9c:	401a      	ands	r2, r3
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	409a      	lsls	r2, r3
 8000aa4:	0013      	movs	r3, r2
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	23c0      	movs	r3, #192	; 0xc0
 8000ab8:	029b      	lsls	r3, r3, #10
 8000aba:	4013      	ands	r3, r2
 8000abc:	d100      	bne.n	8000ac0 <HAL_GPIO_Init+0x174>
 8000abe:	e09a      	b.n	8000bf6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac0:	4b54      	ldr	r3, [pc, #336]	; (8000c14 <HAL_GPIO_Init+0x2c8>)
 8000ac2:	699a      	ldr	r2, [r3, #24]
 8000ac4:	4b53      	ldr	r3, [pc, #332]	; (8000c14 <HAL_GPIO_Init+0x2c8>)
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	619a      	str	r2, [r3, #24]
 8000acc:	4b51      	ldr	r3, [pc, #324]	; (8000c14 <HAL_GPIO_Init+0x2c8>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ad8:	4a4f      	ldr	r2, [pc, #316]	; (8000c18 <HAL_GPIO_Init+0x2cc>)
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	089b      	lsrs	r3, r3, #2
 8000ade:	3302      	adds	r3, #2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	589b      	ldr	r3, [r3, r2]
 8000ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	2203      	movs	r2, #3
 8000aea:	4013      	ands	r3, r2
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	220f      	movs	r2, #15
 8000af0:	409a      	lsls	r2, r3
 8000af2:	0013      	movs	r3, r2
 8000af4:	43da      	mvns	r2, r3
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	2390      	movs	r3, #144	; 0x90
 8000b00:	05db      	lsls	r3, r3, #23
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d013      	beq.n	8000b2e <HAL_GPIO_Init+0x1e2>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a44      	ldr	r2, [pc, #272]	; (8000c1c <HAL_GPIO_Init+0x2d0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d00d      	beq.n	8000b2a <HAL_GPIO_Init+0x1de>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a43      	ldr	r2, [pc, #268]	; (8000c20 <HAL_GPIO_Init+0x2d4>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d007      	beq.n	8000b26 <HAL_GPIO_Init+0x1da>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4a42      	ldr	r2, [pc, #264]	; (8000c24 <HAL_GPIO_Init+0x2d8>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d101      	bne.n	8000b22 <HAL_GPIO_Init+0x1d6>
 8000b1e:	2303      	movs	r3, #3
 8000b20:	e006      	b.n	8000b30 <HAL_GPIO_Init+0x1e4>
 8000b22:	2305      	movs	r3, #5
 8000b24:	e004      	b.n	8000b30 <HAL_GPIO_Init+0x1e4>
 8000b26:	2302      	movs	r3, #2
 8000b28:	e002      	b.n	8000b30 <HAL_GPIO_Init+0x1e4>
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e000      	b.n	8000b30 <HAL_GPIO_Init+0x1e4>
 8000b2e:	2300      	movs	r3, #0
 8000b30:	697a      	ldr	r2, [r7, #20]
 8000b32:	2103      	movs	r1, #3
 8000b34:	400a      	ands	r2, r1
 8000b36:	0092      	lsls	r2, r2, #2
 8000b38:	4093      	lsls	r3, r2
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b40:	4935      	ldr	r1, [pc, #212]	; (8000c18 <HAL_GPIO_Init+0x2cc>)
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	089b      	lsrs	r3, r3, #2
 8000b46:	3302      	adds	r3, #2
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b4e:	4b36      	ldr	r3, [pc, #216]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	43da      	mvns	r2, r3
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685a      	ldr	r2, [r3, #4]
 8000b62:	2380      	movs	r3, #128	; 0x80
 8000b64:	035b      	lsls	r3, r3, #13
 8000b66:	4013      	ands	r3, r2
 8000b68:	d003      	beq.n	8000b72 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b72:	4b2d      	ldr	r3, [pc, #180]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b78:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	43da      	mvns	r2, r3
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685a      	ldr	r2, [r3, #4]
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	039b      	lsls	r3, r3, #14
 8000b90:	4013      	ands	r3, r2
 8000b92:	d003      	beq.n	8000b9c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000ba2:	4b21      	ldr	r3, [pc, #132]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	43da      	mvns	r2, r3
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685a      	ldr	r2, [r3, #4]
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	029b      	lsls	r3, r3, #10
 8000bba:	4013      	ands	r3, r2
 8000bbc:	d003      	beq.n	8000bc6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bc6:	4b18      	ldr	r3, [pc, #96]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000bcc:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	43da      	mvns	r2, r3
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	685a      	ldr	r2, [r3, #4]
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	025b      	lsls	r3, r3, #9
 8000be4:	4013      	ands	r3, r2
 8000be6:	d003      	beq.n	8000bf0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	4313      	orrs	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <HAL_GPIO_Init+0x2dc>)
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	40da      	lsrs	r2, r3
 8000c04:	1e13      	subs	r3, r2, #0
 8000c06:	d000      	beq.n	8000c0a <HAL_GPIO_Init+0x2be>
 8000c08:	e6a8      	b.n	800095c <HAL_GPIO_Init+0x10>
  } 
}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b006      	add	sp, #24
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010000 	.word	0x40010000
 8000c1c:	48000400 	.word	0x48000400
 8000c20:	48000800 	.word	0x48000800
 8000c24:	48000c00 	.word	0x48000c00
 8000c28:	40010400 	.word	0x40010400

08000c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	0008      	movs	r0, r1
 8000c36:	0011      	movs	r1, r2
 8000c38:	1cbb      	adds	r3, r7, #2
 8000c3a:	1c02      	adds	r2, r0, #0
 8000c3c:	801a      	strh	r2, [r3, #0]
 8000c3e:	1c7b      	adds	r3, r7, #1
 8000c40:	1c0a      	adds	r2, r1, #0
 8000c42:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c44:	1c7b      	adds	r3, r7, #1
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d004      	beq.n	8000c56 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c4c:	1cbb      	adds	r3, r7, #2
 8000c4e:	881a      	ldrh	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c54:	e003      	b.n	8000c5e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c56:	1cbb      	adds	r3, r7, #2
 8000c58:	881a      	ldrh	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b002      	add	sp, #8
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b088      	sub	sp, #32
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e301      	b.n	800127e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2201      	movs	r2, #1
 8000c80:	4013      	ands	r3, r2
 8000c82:	d100      	bne.n	8000c86 <HAL_RCC_OscConfig+0x1e>
 8000c84:	e08d      	b.n	8000da2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c86:	4bc3      	ldr	r3, [pc, #780]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	d00e      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c92:	4bc0      	ldr	r3, [pc, #768]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	220c      	movs	r2, #12
 8000c98:	4013      	ands	r3, r2
 8000c9a:	2b08      	cmp	r3, #8
 8000c9c:	d116      	bne.n	8000ccc <HAL_RCC_OscConfig+0x64>
 8000c9e:	4bbd      	ldr	r3, [pc, #756]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000ca0:	685a      	ldr	r2, [r3, #4]
 8000ca2:	2380      	movs	r3, #128	; 0x80
 8000ca4:	025b      	lsls	r3, r3, #9
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	2380      	movs	r3, #128	; 0x80
 8000caa:	025b      	lsls	r3, r3, #9
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d10d      	bne.n	8000ccc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb0:	4bb8      	ldr	r3, [pc, #736]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	2380      	movs	r3, #128	; 0x80
 8000cb6:	029b      	lsls	r3, r3, #10
 8000cb8:	4013      	ands	r3, r2
 8000cba:	d100      	bne.n	8000cbe <HAL_RCC_OscConfig+0x56>
 8000cbc:	e070      	b.n	8000da0 <HAL_RCC_OscConfig+0x138>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d000      	beq.n	8000cc8 <HAL_RCC_OscConfig+0x60>
 8000cc6:	e06b      	b.n	8000da0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e2d8      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d107      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x7c>
 8000cd4:	4baf      	ldr	r3, [pc, #700]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4bae      	ldr	r3, [pc, #696]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cda:	2180      	movs	r1, #128	; 0x80
 8000cdc:	0249      	lsls	r1, r1, #9
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	e02f      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d10c      	bne.n	8000d06 <HAL_RCC_OscConfig+0x9e>
 8000cec:	4ba9      	ldr	r3, [pc, #676]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4ba8      	ldr	r3, [pc, #672]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cf2:	49a9      	ldr	r1, [pc, #676]	; (8000f98 <HAL_RCC_OscConfig+0x330>)
 8000cf4:	400a      	ands	r2, r1
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	4ba6      	ldr	r3, [pc, #664]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	4ba5      	ldr	r3, [pc, #660]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000cfe:	49a7      	ldr	r1, [pc, #668]	; (8000f9c <HAL_RCC_OscConfig+0x334>)
 8000d00:	400a      	ands	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	e01e      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b05      	cmp	r3, #5
 8000d0c:	d10e      	bne.n	8000d2c <HAL_RCC_OscConfig+0xc4>
 8000d0e:	4ba1      	ldr	r3, [pc, #644]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4ba0      	ldr	r3, [pc, #640]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d14:	2180      	movs	r1, #128	; 0x80
 8000d16:	02c9      	lsls	r1, r1, #11
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	4b9d      	ldr	r3, [pc, #628]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b9c      	ldr	r3, [pc, #624]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d22:	2180      	movs	r1, #128	; 0x80
 8000d24:	0249      	lsls	r1, r1, #9
 8000d26:	430a      	orrs	r2, r1
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	e00b      	b.n	8000d44 <HAL_RCC_OscConfig+0xdc>
 8000d2c:	4b99      	ldr	r3, [pc, #612]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4b98      	ldr	r3, [pc, #608]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d32:	4999      	ldr	r1, [pc, #612]	; (8000f98 <HAL_RCC_OscConfig+0x330>)
 8000d34:	400a      	ands	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	4b96      	ldr	r3, [pc, #600]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4b95      	ldr	r3, [pc, #596]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d3e:	4997      	ldr	r1, [pc, #604]	; (8000f9c <HAL_RCC_OscConfig+0x334>)
 8000d40:	400a      	ands	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d014      	beq.n	8000d76 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4c:	f7ff fcac 	bl	80006a8 <HAL_GetTick>
 8000d50:	0003      	movs	r3, r0
 8000d52:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d56:	f7ff fca7 	bl	80006a8 <HAL_GetTick>
 8000d5a:	0002      	movs	r2, r0
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b64      	cmp	r3, #100	; 0x64
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e28a      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d68:	4b8a      	ldr	r3, [pc, #552]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	029b      	lsls	r3, r3, #10
 8000d70:	4013      	ands	r3, r2
 8000d72:	d0f0      	beq.n	8000d56 <HAL_RCC_OscConfig+0xee>
 8000d74:	e015      	b.n	8000da2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d76:	f7ff fc97 	bl	80006a8 <HAL_GetTick>
 8000d7a:	0003      	movs	r3, r0
 8000d7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d7e:	e008      	b.n	8000d92 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d80:	f7ff fc92 	bl	80006a8 <HAL_GetTick>
 8000d84:	0002      	movs	r2, r0
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	2b64      	cmp	r3, #100	; 0x64
 8000d8c:	d901      	bls.n	8000d92 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	e275      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d92:	4b80      	ldr	r3, [pc, #512]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	2380      	movs	r3, #128	; 0x80
 8000d98:	029b      	lsls	r3, r3, #10
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	d1f0      	bne.n	8000d80 <HAL_RCC_OscConfig+0x118>
 8000d9e:	e000      	b.n	8000da2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2202      	movs	r2, #2
 8000da8:	4013      	ands	r3, r2
 8000daa:	d100      	bne.n	8000dae <HAL_RCC_OscConfig+0x146>
 8000dac:	e069      	b.n	8000e82 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000dae:	4b79      	ldr	r3, [pc, #484]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	220c      	movs	r2, #12
 8000db4:	4013      	ands	r3, r2
 8000db6:	d00b      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000db8:	4b76      	ldr	r3, [pc, #472]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	220c      	movs	r2, #12
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	2b08      	cmp	r3, #8
 8000dc2:	d11c      	bne.n	8000dfe <HAL_RCC_OscConfig+0x196>
 8000dc4:	4b73      	ldr	r3, [pc, #460]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000dc6:	685a      	ldr	r2, [r3, #4]
 8000dc8:	2380      	movs	r3, #128	; 0x80
 8000dca:	025b      	lsls	r3, r3, #9
 8000dcc:	4013      	ands	r3, r2
 8000dce:	d116      	bne.n	8000dfe <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dd0:	4b70      	ldr	r3, [pc, #448]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	d005      	beq.n	8000de6 <HAL_RCC_OscConfig+0x17e>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d001      	beq.n	8000de6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e24b      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000de6:	4b6b      	ldr	r3, [pc, #428]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	22f8      	movs	r2, #248	; 0xf8
 8000dec:	4393      	bics	r3, r2
 8000dee:	0019      	movs	r1, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	691b      	ldr	r3, [r3, #16]
 8000df4:	00da      	lsls	r2, r3, #3
 8000df6:	4b67      	ldr	r3, [pc, #412]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dfc:	e041      	b.n	8000e82 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d024      	beq.n	8000e50 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e06:	4b63      	ldr	r3, [pc, #396]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4b62      	ldr	r3, [pc, #392]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e12:	f7ff fc49 	bl	80006a8 <HAL_GetTick>
 8000e16:	0003      	movs	r3, r0
 8000e18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1a:	e008      	b.n	8000e2e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e1c:	f7ff fc44 	bl	80006a8 <HAL_GetTick>
 8000e20:	0002      	movs	r2, r0
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d901      	bls.n	8000e2e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e227      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e2e:	4b59      	ldr	r3, [pc, #356]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2202      	movs	r2, #2
 8000e34:	4013      	ands	r3, r2
 8000e36:	d0f1      	beq.n	8000e1c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e38:	4b56      	ldr	r3, [pc, #344]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	22f8      	movs	r2, #248	; 0xf8
 8000e3e:	4393      	bics	r3, r2
 8000e40:	0019      	movs	r1, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	691b      	ldr	r3, [r3, #16]
 8000e46:	00da      	lsls	r2, r3, #3
 8000e48:	4b52      	ldr	r3, [pc, #328]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	e018      	b.n	8000e82 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e50:	4b50      	ldr	r3, [pc, #320]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	4b4f      	ldr	r3, [pc, #316]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e56:	2101      	movs	r1, #1
 8000e58:	438a      	bics	r2, r1
 8000e5a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fc24 	bl	80006a8 <HAL_GetTick>
 8000e60:	0003      	movs	r3, r0
 8000e62:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e64:	e008      	b.n	8000e78 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e66:	f7ff fc1f 	bl	80006a8 <HAL_GetTick>
 8000e6a:	0002      	movs	r2, r0
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d901      	bls.n	8000e78 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000e74:	2303      	movs	r3, #3
 8000e76:	e202      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e78:	4b46      	ldr	r3, [pc, #280]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	4013      	ands	r3, r2
 8000e80:	d1f1      	bne.n	8000e66 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2208      	movs	r2, #8
 8000e88:	4013      	ands	r3, r2
 8000e8a:	d036      	beq.n	8000efa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69db      	ldr	r3, [r3, #28]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d019      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e94:	4b3f      	ldr	r3, [pc, #252]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e98:	4b3e      	ldr	r3, [pc, #248]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea0:	f7ff fc02 	bl	80006a8 <HAL_GetTick>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ea8:	e008      	b.n	8000ebc <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eaa:	f7ff fbfd 	bl	80006a8 <HAL_GetTick>
 8000eae:	0002      	movs	r2, r0
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d901      	bls.n	8000ebc <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	e1e0      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ebc:	4b35      	ldr	r3, [pc, #212]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec0:	2202      	movs	r2, #2
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d0f1      	beq.n	8000eaa <HAL_RCC_OscConfig+0x242>
 8000ec6:	e018      	b.n	8000efa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ec8:	4b32      	ldr	r3, [pc, #200]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000eca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ecc:	4b31      	ldr	r3, [pc, #196]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000ece:	2101      	movs	r1, #1
 8000ed0:	438a      	bics	r2, r1
 8000ed2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ed4:	f7ff fbe8 	bl	80006a8 <HAL_GetTick>
 8000ed8:	0003      	movs	r3, r0
 8000eda:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000edc:	e008      	b.n	8000ef0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ede:	f7ff fbe3 	bl	80006a8 <HAL_GetTick>
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d901      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	e1c6      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ef0:	4b28      	ldr	r3, [pc, #160]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d1f1      	bne.n	8000ede <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2204      	movs	r2, #4
 8000f00:	4013      	ands	r3, r2
 8000f02:	d100      	bne.n	8000f06 <HAL_RCC_OscConfig+0x29e>
 8000f04:	e0b4      	b.n	8001070 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f06:	201f      	movs	r0, #31
 8000f08:	183b      	adds	r3, r7, r0
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f0e:	4b21      	ldr	r3, [pc, #132]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000f10:	69da      	ldr	r2, [r3, #28]
 8000f12:	2380      	movs	r3, #128	; 0x80
 8000f14:	055b      	lsls	r3, r3, #21
 8000f16:	4013      	ands	r3, r2
 8000f18:	d110      	bne.n	8000f3c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f1a:	4b1e      	ldr	r3, [pc, #120]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000f1c:	69da      	ldr	r2, [r3, #28]
 8000f1e:	4b1d      	ldr	r3, [pc, #116]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000f20:	2180      	movs	r1, #128	; 0x80
 8000f22:	0549      	lsls	r1, r1, #21
 8000f24:	430a      	orrs	r2, r1
 8000f26:	61da      	str	r2, [r3, #28]
 8000f28:	4b1a      	ldr	r3, [pc, #104]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000f2a:	69da      	ldr	r2, [r3, #28]
 8000f2c:	2380      	movs	r3, #128	; 0x80
 8000f2e:	055b      	lsls	r3, r3, #21
 8000f30:	4013      	ands	r3, r2
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000f36:	183b      	adds	r3, r7, r0
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f3c:	4b18      	ldr	r3, [pc, #96]	; (8000fa0 <HAL_RCC_OscConfig+0x338>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	4013      	ands	r3, r2
 8000f46:	d11a      	bne.n	8000f7e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f48:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <HAL_RCC_OscConfig+0x338>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4b14      	ldr	r3, [pc, #80]	; (8000fa0 <HAL_RCC_OscConfig+0x338>)
 8000f4e:	2180      	movs	r1, #128	; 0x80
 8000f50:	0049      	lsls	r1, r1, #1
 8000f52:	430a      	orrs	r2, r1
 8000f54:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f56:	f7ff fba7 	bl	80006a8 <HAL_GetTick>
 8000f5a:	0003      	movs	r3, r0
 8000f5c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f5e:	e008      	b.n	8000f72 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f60:	f7ff fba2 	bl	80006a8 <HAL_GetTick>
 8000f64:	0002      	movs	r2, r0
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b64      	cmp	r3, #100	; 0x64
 8000f6c:	d901      	bls.n	8000f72 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	e185      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_RCC_OscConfig+0x338>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	2380      	movs	r3, #128	; 0x80
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d0f0      	beq.n	8000f60 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d10e      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x33c>
 8000f86:	4b03      	ldr	r3, [pc, #12]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000f88:	6a1a      	ldr	r2, [r3, #32]
 8000f8a:	4b02      	ldr	r3, [pc, #8]	; (8000f94 <HAL_RCC_OscConfig+0x32c>)
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	621a      	str	r2, [r3, #32]
 8000f92:	e035      	b.n	8001000 <HAL_RCC_OscConfig+0x398>
 8000f94:	40021000 	.word	0x40021000
 8000f98:	fffeffff 	.word	0xfffeffff
 8000f9c:	fffbffff 	.word	0xfffbffff
 8000fa0:	40007000 	.word	0x40007000
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10c      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x35e>
 8000fac:	4bb6      	ldr	r3, [pc, #728]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fae:	6a1a      	ldr	r2, [r3, #32]
 8000fb0:	4bb5      	ldr	r3, [pc, #724]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	438a      	bics	r2, r1
 8000fb6:	621a      	str	r2, [r3, #32]
 8000fb8:	4bb3      	ldr	r3, [pc, #716]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fba:	6a1a      	ldr	r2, [r3, #32]
 8000fbc:	4bb2      	ldr	r3, [pc, #712]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	438a      	bics	r2, r1
 8000fc2:	621a      	str	r2, [r3, #32]
 8000fc4:	e01c      	b.n	8001000 <HAL_RCC_OscConfig+0x398>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	2b05      	cmp	r3, #5
 8000fcc:	d10c      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x380>
 8000fce:	4bae      	ldr	r3, [pc, #696]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fd0:	6a1a      	ldr	r2, [r3, #32]
 8000fd2:	4bad      	ldr	r3, [pc, #692]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fd4:	2104      	movs	r1, #4
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	621a      	str	r2, [r3, #32]
 8000fda:	4bab      	ldr	r3, [pc, #684]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fdc:	6a1a      	ldr	r2, [r3, #32]
 8000fde:	4baa      	ldr	r3, [pc, #680]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	621a      	str	r2, [r3, #32]
 8000fe6:	e00b      	b.n	8001000 <HAL_RCC_OscConfig+0x398>
 8000fe8:	4ba7      	ldr	r3, [pc, #668]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fea:	6a1a      	ldr	r2, [r3, #32]
 8000fec:	4ba6      	ldr	r3, [pc, #664]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000fee:	2101      	movs	r1, #1
 8000ff0:	438a      	bics	r2, r1
 8000ff2:	621a      	str	r2, [r3, #32]
 8000ff4:	4ba4      	ldr	r3, [pc, #656]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000ff6:	6a1a      	ldr	r2, [r3, #32]
 8000ff8:	4ba3      	ldr	r3, [pc, #652]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8000ffa:	2104      	movs	r1, #4
 8000ffc:	438a      	bics	r2, r1
 8000ffe:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d014      	beq.n	8001032 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001008:	f7ff fb4e 	bl	80006a8 <HAL_GetTick>
 800100c:	0003      	movs	r3, r0
 800100e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001010:	e009      	b.n	8001026 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001012:	f7ff fb49 	bl	80006a8 <HAL_GetTick>
 8001016:	0002      	movs	r2, r0
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	4a9b      	ldr	r2, [pc, #620]	; (800128c <HAL_RCC_OscConfig+0x624>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e12b      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001026:	4b98      	ldr	r3, [pc, #608]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	2202      	movs	r2, #2
 800102c:	4013      	ands	r3, r2
 800102e:	d0f0      	beq.n	8001012 <HAL_RCC_OscConfig+0x3aa>
 8001030:	e013      	b.n	800105a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001032:	f7ff fb39 	bl	80006a8 <HAL_GetTick>
 8001036:	0003      	movs	r3, r0
 8001038:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800103a:	e009      	b.n	8001050 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800103c:	f7ff fb34 	bl	80006a8 <HAL_GetTick>
 8001040:	0002      	movs	r2, r0
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	4a91      	ldr	r2, [pc, #580]	; (800128c <HAL_RCC_OscConfig+0x624>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e116      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001050:	4b8d      	ldr	r3, [pc, #564]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	2202      	movs	r2, #2
 8001056:	4013      	ands	r3, r2
 8001058:	d1f0      	bne.n	800103c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800105a:	231f      	movs	r3, #31
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d105      	bne.n	8001070 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001064:	4b88      	ldr	r3, [pc, #544]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001066:	69da      	ldr	r2, [r3, #28]
 8001068:	4b87      	ldr	r3, [pc, #540]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 800106a:	4989      	ldr	r1, [pc, #548]	; (8001290 <HAL_RCC_OscConfig+0x628>)
 800106c:	400a      	ands	r2, r1
 800106e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2210      	movs	r2, #16
 8001076:	4013      	ands	r3, r2
 8001078:	d063      	beq.n	8001142 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d12a      	bne.n	80010d8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001082:	4b81      	ldr	r3, [pc, #516]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001084:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001086:	4b80      	ldr	r3, [pc, #512]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001088:	2104      	movs	r1, #4
 800108a:	430a      	orrs	r2, r1
 800108c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800108e:	4b7e      	ldr	r3, [pc, #504]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001090:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001092:	4b7d      	ldr	r3, [pc, #500]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001094:	2101      	movs	r1, #1
 8001096:	430a      	orrs	r2, r1
 8001098:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800109a:	f7ff fb05 	bl	80006a8 <HAL_GetTick>
 800109e:	0003      	movs	r3, r0
 80010a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010a4:	f7ff fb00 	bl	80006a8 <HAL_GetTick>
 80010a8:	0002      	movs	r2, r0
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e0e3      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010b6:	4b74      	ldr	r3, [pc, #464]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ba:	2202      	movs	r2, #2
 80010bc:	4013      	ands	r3, r2
 80010be:	d0f1      	beq.n	80010a4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010c0:	4b71      	ldr	r3, [pc, #452]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010c4:	22f8      	movs	r2, #248	; 0xf8
 80010c6:	4393      	bics	r3, r2
 80010c8:	0019      	movs	r1, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	00da      	lsls	r2, r3, #3
 80010d0:	4b6d      	ldr	r3, [pc, #436]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010d2:	430a      	orrs	r2, r1
 80010d4:	635a      	str	r2, [r3, #52]	; 0x34
 80010d6:	e034      	b.n	8001142 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	3305      	adds	r3, #5
 80010de:	d111      	bne.n	8001104 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80010e0:	4b69      	ldr	r3, [pc, #420]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010e4:	4b68      	ldr	r3, [pc, #416]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010e6:	2104      	movs	r1, #4
 80010e8:	438a      	bics	r2, r1
 80010ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010ec:	4b66      	ldr	r3, [pc, #408]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f0:	22f8      	movs	r2, #248	; 0xf8
 80010f2:	4393      	bics	r3, r2
 80010f4:	0019      	movs	r1, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	00da      	lsls	r2, r3, #3
 80010fc:	4b62      	ldr	r3, [pc, #392]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80010fe:	430a      	orrs	r2, r1
 8001100:	635a      	str	r2, [r3, #52]	; 0x34
 8001102:	e01e      	b.n	8001142 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001104:	4b60      	ldr	r3, [pc, #384]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001106:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001108:	4b5f      	ldr	r3, [pc, #380]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 800110a:	2104      	movs	r1, #4
 800110c:	430a      	orrs	r2, r1
 800110e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001110:	4b5d      	ldr	r3, [pc, #372]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001112:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001114:	4b5c      	ldr	r3, [pc, #368]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001116:	2101      	movs	r1, #1
 8001118:	438a      	bics	r2, r1
 800111a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111c:	f7ff fac4 	bl	80006a8 <HAL_GetTick>
 8001120:	0003      	movs	r3, r0
 8001122:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001126:	f7ff fabf 	bl	80006a8 <HAL_GetTick>
 800112a:	0002      	movs	r2, r0
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e0a2      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001138:	4b53      	ldr	r3, [pc, #332]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 800113a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800113c:	2202      	movs	r2, #2
 800113e:	4013      	ands	r3, r2
 8001140:	d1f1      	bne.n	8001126 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6a1b      	ldr	r3, [r3, #32]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d100      	bne.n	800114c <HAL_RCC_OscConfig+0x4e4>
 800114a:	e097      	b.n	800127c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800114c:	4b4e      	ldr	r3, [pc, #312]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	220c      	movs	r2, #12
 8001152:	4013      	ands	r3, r2
 8001154:	2b08      	cmp	r3, #8
 8001156:	d100      	bne.n	800115a <HAL_RCC_OscConfig+0x4f2>
 8001158:	e06b      	b.n	8001232 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6a1b      	ldr	r3, [r3, #32]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d14c      	bne.n	80011fc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001162:	4b49      	ldr	r3, [pc, #292]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4b48      	ldr	r3, [pc, #288]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001168:	494a      	ldr	r1, [pc, #296]	; (8001294 <HAL_RCC_OscConfig+0x62c>)
 800116a:	400a      	ands	r2, r1
 800116c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff fa9b 	bl	80006a8 <HAL_GetTick>
 8001172:	0003      	movs	r3, r0
 8001174:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001178:	f7ff fa96 	bl	80006a8 <HAL_GetTick>
 800117c:	0002      	movs	r2, r0
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e079      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118a:	4b3f      	ldr	r3, [pc, #252]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	2380      	movs	r3, #128	; 0x80
 8001190:	049b      	lsls	r3, r3, #18
 8001192:	4013      	ands	r3, r2
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001196:	4b3c      	ldr	r3, [pc, #240]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800119a:	220f      	movs	r2, #15
 800119c:	4393      	bics	r3, r2
 800119e:	0019      	movs	r1, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011a4:	4b38      	ldr	r3, [pc, #224]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011a6:	430a      	orrs	r2, r1
 80011a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80011aa:	4b37      	ldr	r3, [pc, #220]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	4a3a      	ldr	r2, [pc, #232]	; (8001298 <HAL_RCC_OscConfig+0x630>)
 80011b0:	4013      	ands	r3, r2
 80011b2:	0019      	movs	r1, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011bc:	431a      	orrs	r2, r3
 80011be:	4b32      	ldr	r3, [pc, #200]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011c0:	430a      	orrs	r2, r1
 80011c2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011c4:	4b30      	ldr	r3, [pc, #192]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b2f      	ldr	r3, [pc, #188]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011ca:	2180      	movs	r1, #128	; 0x80
 80011cc:	0449      	lsls	r1, r1, #17
 80011ce:	430a      	orrs	r2, r1
 80011d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d2:	f7ff fa69 	bl	80006a8 <HAL_GetTick>
 80011d6:	0003      	movs	r3, r0
 80011d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011da:	e008      	b.n	80011ee <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011dc:	f7ff fa64 	bl	80006a8 <HAL_GetTick>
 80011e0:	0002      	movs	r2, r0
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e047      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ee:	4b26      	ldr	r3, [pc, #152]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	049b      	lsls	r3, r3, #18
 80011f6:	4013      	ands	r3, r2
 80011f8:	d0f0      	beq.n	80011dc <HAL_RCC_OscConfig+0x574>
 80011fa:	e03f      	b.n	800127c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011fc:	4b22      	ldr	r3, [pc, #136]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b21      	ldr	r3, [pc, #132]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001202:	4924      	ldr	r1, [pc, #144]	; (8001294 <HAL_RCC_OscConfig+0x62c>)
 8001204:	400a      	ands	r2, r1
 8001206:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff fa4e 	bl	80006a8 <HAL_GetTick>
 800120c:	0003      	movs	r3, r0
 800120e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001210:	e008      	b.n	8001224 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001212:	f7ff fa49 	bl	80006a8 <HAL_GetTick>
 8001216:	0002      	movs	r2, r0
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d901      	bls.n	8001224 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e02c      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	049b      	lsls	r3, r3, #18
 800122c:	4013      	ands	r3, r2
 800122e:	d1f0      	bne.n	8001212 <HAL_RCC_OscConfig+0x5aa>
 8001230:	e024      	b.n	800127c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d101      	bne.n	800123e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e01f      	b.n	800127e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800123e:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001244:	4b10      	ldr	r3, [pc, #64]	; (8001288 <HAL_RCC_OscConfig+0x620>)
 8001246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001248:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	2380      	movs	r3, #128	; 0x80
 800124e:	025b      	lsls	r3, r3, #9
 8001250:	401a      	ands	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001256:	429a      	cmp	r2, r3
 8001258:	d10e      	bne.n	8001278 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	220f      	movs	r2, #15
 800125e:	401a      	ands	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001264:	429a      	cmp	r2, r3
 8001266:	d107      	bne.n	8001278 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	23f0      	movs	r3, #240	; 0xf0
 800126c:	039b      	lsls	r3, r3, #14
 800126e:	401a      	ands	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001274:	429a      	cmp	r2, r3
 8001276:	d001      	beq.n	800127c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e000      	b.n	800127e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	0018      	movs	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	b008      	add	sp, #32
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	40021000 	.word	0x40021000
 800128c:	00001388 	.word	0x00001388
 8001290:	efffffff 	.word	0xefffffff
 8001294:	feffffff 	.word	0xfeffffff
 8001298:	ffc2ffff 	.word	0xffc2ffff

0800129c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d101      	bne.n	80012b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e0b3      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012b0:	4b5b      	ldr	r3, [pc, #364]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2201      	movs	r2, #1
 80012b6:	4013      	ands	r3, r2
 80012b8:	683a      	ldr	r2, [r7, #0]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d911      	bls.n	80012e2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012be:	4b58      	ldr	r3, [pc, #352]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2201      	movs	r2, #1
 80012c4:	4393      	bics	r3, r2
 80012c6:	0019      	movs	r1, r3
 80012c8:	4b55      	ldr	r3, [pc, #340]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	430a      	orrs	r2, r1
 80012ce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d0:	4b53      	ldr	r3, [pc, #332]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2201      	movs	r2, #1
 80012d6:	4013      	ands	r3, r2
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d001      	beq.n	80012e2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e09a      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2202      	movs	r2, #2
 80012e8:	4013      	ands	r3, r2
 80012ea:	d015      	beq.n	8001318 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2204      	movs	r2, #4
 80012f2:	4013      	ands	r3, r2
 80012f4:	d006      	beq.n	8001304 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012f6:	4b4b      	ldr	r3, [pc, #300]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	4b4a      	ldr	r3, [pc, #296]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 80012fc:	21e0      	movs	r1, #224	; 0xe0
 80012fe:	00c9      	lsls	r1, r1, #3
 8001300:	430a      	orrs	r2, r1
 8001302:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001304:	4b47      	ldr	r3, [pc, #284]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	22f0      	movs	r2, #240	; 0xf0
 800130a:	4393      	bics	r3, r2
 800130c:	0019      	movs	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	689a      	ldr	r2, [r3, #8]
 8001312:	4b44      	ldr	r3, [pc, #272]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001314:	430a      	orrs	r2, r1
 8001316:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2201      	movs	r2, #1
 800131e:	4013      	ands	r3, r2
 8001320:	d040      	beq.n	80013a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d107      	bne.n	800133a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132a:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	029b      	lsls	r3, r3, #10
 8001332:	4013      	ands	r3, r2
 8001334:	d114      	bne.n	8001360 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e06e      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2b02      	cmp	r3, #2
 8001340:	d107      	bne.n	8001352 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001342:	4b38      	ldr	r3, [pc, #224]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	049b      	lsls	r3, r3, #18
 800134a:	4013      	ands	r3, r2
 800134c:	d108      	bne.n	8001360 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e062      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001352:	4b34      	ldr	r3, [pc, #208]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2202      	movs	r2, #2
 8001358:	4013      	ands	r3, r2
 800135a:	d101      	bne.n	8001360 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e05b      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001360:	4b30      	ldr	r3, [pc, #192]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2203      	movs	r2, #3
 8001366:	4393      	bics	r3, r2
 8001368:	0019      	movs	r1, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685a      	ldr	r2, [r3, #4]
 800136e:	4b2d      	ldr	r3, [pc, #180]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001370:	430a      	orrs	r2, r1
 8001372:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001374:	f7ff f998 	bl	80006a8 <HAL_GetTick>
 8001378:	0003      	movs	r3, r0
 800137a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800137c:	e009      	b.n	8001392 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800137e:	f7ff f993 	bl	80006a8 <HAL_GetTick>
 8001382:	0002      	movs	r2, r0
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	4a27      	ldr	r2, [pc, #156]	; (8001428 <HAL_RCC_ClockConfig+0x18c>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d901      	bls.n	8001392 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e042      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001392:	4b24      	ldr	r3, [pc, #144]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	220c      	movs	r2, #12
 8001398:	401a      	ands	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d1ec      	bne.n	800137e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013a4:	4b1e      	ldr	r3, [pc, #120]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2201      	movs	r2, #1
 80013aa:	4013      	ands	r3, r2
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d211      	bcs.n	80013d6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013b2:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2201      	movs	r2, #1
 80013b8:	4393      	bics	r3, r2
 80013ba:	0019      	movs	r1, r3
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	430a      	orrs	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <HAL_RCC_ClockConfig+0x184>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2201      	movs	r2, #1
 80013ca:	4013      	ands	r3, r2
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d001      	beq.n	80013d6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e020      	b.n	8001418 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2204      	movs	r2, #4
 80013dc:	4013      	ands	r3, r2
 80013de:	d009      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013e0:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	4a11      	ldr	r2, [pc, #68]	; (800142c <HAL_RCC_ClockConfig+0x190>)
 80013e6:	4013      	ands	r3, r2
 80013e8:	0019      	movs	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	4b0d      	ldr	r3, [pc, #52]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 80013f0:	430a      	orrs	r2, r1
 80013f2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013f4:	f000 f820 	bl	8001438 <HAL_RCC_GetSysClockFreq>
 80013f8:	0001      	movs	r1, r0
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <HAL_RCC_ClockConfig+0x188>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	091b      	lsrs	r3, r3, #4
 8001400:	220f      	movs	r2, #15
 8001402:	4013      	ands	r3, r2
 8001404:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <HAL_RCC_ClockConfig+0x194>)
 8001406:	5cd3      	ldrb	r3, [r2, r3]
 8001408:	000a      	movs	r2, r1
 800140a:	40da      	lsrs	r2, r3
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <HAL_RCC_ClockConfig+0x198>)
 800140e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001410:	2000      	movs	r0, #0
 8001412:	f7ff f903 	bl	800061c <HAL_InitTick>
  
  return HAL_OK;
 8001416:	2300      	movs	r3, #0
}
 8001418:	0018      	movs	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	b004      	add	sp, #16
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40022000 	.word	0x40022000
 8001424:	40021000 	.word	0x40021000
 8001428:	00001388 	.word	0x00001388
 800142c:	fffff8ff 	.word	0xfffff8ff
 8001430:	08001e2c 	.word	0x08001e2c
 8001434:	20000000 	.word	0x20000000

08001438 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800144e:	2300      	movs	r3, #0
 8001450:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001452:	4b20      	ldr	r3, [pc, #128]	; (80014d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	220c      	movs	r2, #12
 800145c:	4013      	ands	r3, r2
 800145e:	2b04      	cmp	r3, #4
 8001460:	d002      	beq.n	8001468 <HAL_RCC_GetSysClockFreq+0x30>
 8001462:	2b08      	cmp	r3, #8
 8001464:	d003      	beq.n	800146e <HAL_RCC_GetSysClockFreq+0x36>
 8001466:	e02c      	b.n	80014c2 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800146a:	613b      	str	r3, [r7, #16]
      break;
 800146c:	e02c      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	0c9b      	lsrs	r3, r3, #18
 8001472:	220f      	movs	r2, #15
 8001474:	4013      	ands	r3, r2
 8001476:	4a19      	ldr	r2, [pc, #100]	; (80014dc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800147c:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001480:	220f      	movs	r2, #15
 8001482:	4013      	ands	r3, r2
 8001484:	4a16      	ldr	r2, [pc, #88]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001486:	5cd3      	ldrb	r3, [r2, r3]
 8001488:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	4013      	ands	r3, r2
 8001492:	d009      	beq.n	80014a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	4810      	ldr	r0, [pc, #64]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001498:	f7fe fe36 	bl	8000108 <__udivsi3>
 800149c:	0003      	movs	r3, r0
 800149e:	001a      	movs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4353      	muls	r3, r2
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	e009      	b.n	80014bc <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	000a      	movs	r2, r1
 80014ac:	0152      	lsls	r2, r2, #5
 80014ae:	1a52      	subs	r2, r2, r1
 80014b0:	0193      	lsls	r3, r2, #6
 80014b2:	1a9b      	subs	r3, r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	185b      	adds	r3, r3, r1
 80014b8:	021b      	lsls	r3, r3, #8
 80014ba:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	613b      	str	r3, [r7, #16]
      break;
 80014c0:	e002      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014c4:	613b      	str	r3, [r7, #16]
      break;
 80014c6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014c8:	693b      	ldr	r3, [r7, #16]
}
 80014ca:	0018      	movs	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b006      	add	sp, #24
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	40021000 	.word	0x40021000
 80014d8:	007a1200 	.word	0x007a1200
 80014dc:	08001e3c 	.word	0x08001e3c
 80014e0:	08001e4c 	.word	0x08001e4c

080014e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d101      	bne.n	80014f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e0a8      	b.n	8001648 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d109      	bne.n	8001512 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685a      	ldr	r2, [r3, #4]
 8001502:	2382      	movs	r3, #130	; 0x82
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	429a      	cmp	r2, r3
 8001508:	d009      	beq.n	800151e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	61da      	str	r2, [r3, #28]
 8001510:	e005      	b.n	800151e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	225d      	movs	r2, #93	; 0x5d
 8001528:	5c9b      	ldrb	r3, [r3, r2]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b00      	cmp	r3, #0
 800152e:	d107      	bne.n	8001540 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	225c      	movs	r2, #92	; 0x5c
 8001534:	2100      	movs	r1, #0
 8001536:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	0018      	movs	r0, r3
 800153c:	f7fe ffb2 	bl	80004a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	225d      	movs	r2, #93	; 0x5d
 8001544:	2102      	movs	r1, #2
 8001546:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	438a      	bics	r2, r1
 8001556:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	23e0      	movs	r3, #224	; 0xe0
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	429a      	cmp	r2, r3
 8001562:	d902      	bls.n	800156a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	e002      	b.n	8001570 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	015b      	lsls	r3, r3, #5
 800156e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68da      	ldr	r2, [r3, #12]
 8001574:	23f0      	movs	r3, #240	; 0xf0
 8001576:	011b      	lsls	r3, r3, #4
 8001578:	429a      	cmp	r2, r3
 800157a:	d008      	beq.n	800158e <HAL_SPI_Init+0xaa>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	23e0      	movs	r3, #224	; 0xe0
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	429a      	cmp	r2, r3
 8001586:	d002      	beq.n	800158e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685a      	ldr	r2, [r3, #4]
 8001592:	2382      	movs	r3, #130	; 0x82
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	401a      	ands	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6899      	ldr	r1, [r3, #8]
 800159c:	2384      	movs	r3, #132	; 0x84
 800159e:	021b      	lsls	r3, r3, #8
 80015a0:	400b      	ands	r3, r1
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	691b      	ldr	r3, [r3, #16]
 80015a8:	2102      	movs	r1, #2
 80015aa:	400b      	ands	r3, r1
 80015ac:	431a      	orrs	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	2101      	movs	r1, #1
 80015b4:	400b      	ands	r3, r1
 80015b6:	431a      	orrs	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6999      	ldr	r1, [r3, #24]
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	400b      	ands	r3, r1
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	2138      	movs	r1, #56	; 0x38
 80015ca:	400b      	ands	r3, r1
 80015cc:	431a      	orrs	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
 80015d2:	2180      	movs	r1, #128	; 0x80
 80015d4:	400b      	ands	r3, r1
 80015d6:	431a      	orrs	r2, r3
 80015d8:	0011      	movs	r1, r2
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015de:	2380      	movs	r3, #128	; 0x80
 80015e0:	019b      	lsls	r3, r3, #6
 80015e2:	401a      	ands	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	0c1b      	lsrs	r3, r3, #16
 80015f2:	2204      	movs	r2, #4
 80015f4:	401a      	ands	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fa:	2110      	movs	r1, #16
 80015fc:	400b      	ands	r3, r1
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001604:	2108      	movs	r1, #8
 8001606:	400b      	ands	r3, r1
 8001608:	431a      	orrs	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	68d9      	ldr	r1, [r3, #12]
 800160e:	23f0      	movs	r3, #240	; 0xf0
 8001610:	011b      	lsls	r3, r3, #4
 8001612:	400b      	ands	r3, r1
 8001614:	431a      	orrs	r2, r3
 8001616:	0011      	movs	r1, r2
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	2380      	movs	r3, #128	; 0x80
 800161c:	015b      	lsls	r3, r3, #5
 800161e:	401a      	ands	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	69da      	ldr	r2, [r3, #28]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4907      	ldr	r1, [pc, #28]	; (8001650 <HAL_SPI_Init+0x16c>)
 8001634:	400a      	ands	r2, r1
 8001636:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	225d      	movs	r2, #93	; 0x5d
 8001642:	2101      	movs	r1, #1
 8001644:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001646:	2300      	movs	r3, #0
}
 8001648:	0018      	movs	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	b004      	add	sp, #16
 800164e:	bd80      	pop	{r7, pc}
 8001650:	fffff7ff 	.word	0xfffff7ff

08001654 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	1dbb      	adds	r3, r7, #6
 8001660:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001662:	2317      	movs	r3, #23
 8001664:	18fb      	adds	r3, r7, r3
 8001666:	2200      	movs	r2, #0
 8001668:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <HAL_SPI_Transmit_IT+0x24>
 8001670:	1dbb      	adds	r3, r7, #6
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d104      	bne.n	8001682 <HAL_SPI_Transmit_IT+0x2e>
  {
    errorcode = HAL_ERROR;
 8001678:	2317      	movs	r3, #23
 800167a:	18fb      	adds	r3, r7, r3
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001680:	e074      	b.n	800176c <HAL_SPI_Transmit_IT+0x118>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	225d      	movs	r2, #93	; 0x5d
 8001686:	5c9b      	ldrb	r3, [r3, r2]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b01      	cmp	r3, #1
 800168c:	d004      	beq.n	8001698 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_BUSY;
 800168e:	2317      	movs	r3, #23
 8001690:	18fb      	adds	r3, r7, r3
 8001692:	2202      	movs	r2, #2
 8001694:	701a      	strb	r2, [r3, #0]
    goto error;
 8001696:	e069      	b.n	800176c <HAL_SPI_Transmit_IT+0x118>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	225c      	movs	r2, #92	; 0x5c
 800169c:	5c9b      	ldrb	r3, [r3, r2]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d101      	bne.n	80016a6 <HAL_SPI_Transmit_IT+0x52>
 80016a2:	2302      	movs	r3, #2
 80016a4:	e065      	b.n	8001772 <HAL_SPI_Transmit_IT+0x11e>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	225c      	movs	r2, #92	; 0x5c
 80016aa:	2101      	movs	r1, #1
 80016ac:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	225d      	movs	r2, #93	; 0x5d
 80016b2:	2103      	movs	r1, #3
 80016b4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2200      	movs	r2, #0
 80016ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	1dba      	adds	r2, r7, #6
 80016c6:	8812      	ldrh	r2, [r2, #0]
 80016c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	1dba      	adds	r2, r7, #6
 80016ce:	8812      	ldrh	r2, [r2, #0]
 80016d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2244      	movs	r2, #68	; 0x44
 80016dc:	2100      	movs	r1, #0
 80016de:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2246      	movs	r2, #70	; 0x46
 80016e4:	2100      	movs	r1, #0
 80016e6:	5299      	strh	r1, [r3, r2]
  hspi->RxISR       = NULL;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	68da      	ldr	r2, [r3, #12]
 80016f2:	23e0      	movs	r3, #224	; 0xe0
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d903      	bls.n	8001702 <HAL_SPI_Transmit_IT+0xae>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4a1f      	ldr	r2, [pc, #124]	; (800177c <HAL_SPI_Transmit_IT+0x128>)
 80016fe:	651a      	str	r2, [r3, #80]	; 0x50
 8001700:	e002      	b.n	8001708 <HAL_SPI_Transmit_IT+0xb4>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	4a1e      	ldr	r2, [pc, #120]	; (8001780 <HAL_SPI_Transmit_IT+0x12c>)
 8001706:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	021b      	lsls	r3, r3, #8
 8001710:	429a      	cmp	r2, r3
 8001712:	d110      	bne.n	8001736 <HAL_SPI_Transmit_IT+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2140      	movs	r1, #64	; 0x40
 8001720:	438a      	bics	r2, r1
 8001722:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2180      	movs	r1, #128	; 0x80
 8001730:	01c9      	lsls	r1, r1, #7
 8001732:	430a      	orrs	r2, r1
 8001734:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2240      	movs	r2, #64	; 0x40
 800173e:	4013      	ands	r3, r2
 8001740:	2b40      	cmp	r3, #64	; 0x40
 8001742:	d007      	beq.n	8001754 <HAL_SPI_Transmit_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2140      	movs	r1, #64	; 0x40
 8001750:	430a      	orrs	r2, r1
 8001752:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	225c      	movs	r2, #92	; 0x5c
 8001758:	2100      	movs	r1, #0
 800175a:	5499      	strb	r1, [r3, r2]
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	21a0      	movs	r1, #160	; 0xa0
 8001768:	430a      	orrs	r2, r1
 800176a:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 800176c:	2317      	movs	r3, #23
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	781b      	ldrb	r3, [r3, #0]
}
 8001772:	0018      	movs	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	b006      	add	sp, #24
 8001778:	bd80      	pop	{r7, pc}
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	08001a05 	.word	0x08001a05
 8001780:	080019bd 	.word	0x080019bd

08001784 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b088      	sub	sp, #32
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	099b      	lsrs	r3, r3, #6
 80017a0:	001a      	movs	r2, r3
 80017a2:	2301      	movs	r3, #1
 80017a4:	4013      	ands	r3, r2
 80017a6:	d10f      	bne.n	80017c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80017ae:	d00b      	beq.n	80017c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	099b      	lsrs	r3, r3, #6
 80017b4:	001a      	movs	r2, r3
 80017b6:	2301      	movs	r3, #1
 80017b8:	4013      	ands	r3, r2
 80017ba:	d005      	beq.n	80017c8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	0010      	movs	r0, r2
 80017c4:	4798      	blx	r3
    return;
 80017c6:	e0d5      	b.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	085b      	lsrs	r3, r3, #1
 80017cc:	001a      	movs	r2, r3
 80017ce:	2301      	movs	r3, #1
 80017d0:	4013      	ands	r3, r2
 80017d2:	d00b      	beq.n	80017ec <HAL_SPI_IRQHandler+0x68>
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	09db      	lsrs	r3, r3, #7
 80017d8:	001a      	movs	r2, r3
 80017da:	2301      	movs	r3, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	d005      	beq.n	80017ec <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	0010      	movs	r0, r2
 80017e8:	4798      	blx	r3
    return;
 80017ea:	e0c3      	b.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	095b      	lsrs	r3, r3, #5
 80017f0:	001a      	movs	r2, r3
 80017f2:	2301      	movs	r3, #1
 80017f4:	4013      	ands	r3, r2
 80017f6:	d10c      	bne.n	8001812 <HAL_SPI_IRQHandler+0x8e>
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	099b      	lsrs	r3, r3, #6
 80017fc:	001a      	movs	r2, r3
 80017fe:	2301      	movs	r3, #1
 8001800:	4013      	ands	r3, r2
 8001802:	d106      	bne.n	8001812 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	0a1b      	lsrs	r3, r3, #8
 8001808:	001a      	movs	r2, r3
 800180a:	2301      	movs	r3, #1
 800180c:	4013      	ands	r3, r2
 800180e:	d100      	bne.n	8001812 <HAL_SPI_IRQHandler+0x8e>
 8001810:	e0b0      	b.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	095b      	lsrs	r3, r3, #5
 8001816:	001a      	movs	r2, r3
 8001818:	2301      	movs	r3, #1
 800181a:	4013      	ands	r3, r2
 800181c:	d100      	bne.n	8001820 <HAL_SPI_IRQHandler+0x9c>
 800181e:	e0a9      	b.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	099b      	lsrs	r3, r3, #6
 8001824:	001a      	movs	r2, r3
 8001826:	2301      	movs	r3, #1
 8001828:	4013      	ands	r3, r2
 800182a:	d023      	beq.n	8001874 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	225d      	movs	r2, #93	; 0x5d
 8001830:	5c9b      	ldrb	r3, [r3, r2]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b03      	cmp	r3, #3
 8001836:	d011      	beq.n	800185c <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800183c:	2204      	movs	r2, #4
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	e00b      	b.n	8001874 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]
        return;
 8001872:	e07f      	b.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	095b      	lsrs	r3, r3, #5
 8001878:	001a      	movs	r2, r3
 800187a:	2301      	movs	r3, #1
 800187c:	4013      	ands	r3, r2
 800187e:	d014      	beq.n	80018aa <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001884:	2201      	movs	r2, #1
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800188c:	2300      	movs	r3, #0
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2140      	movs	r1, #64	; 0x40
 80018a4:	438a      	bics	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	0a1b      	lsrs	r3, r3, #8
 80018ae:	001a      	movs	r2, r3
 80018b0:	2301      	movs	r3, #1
 80018b2:	4013      	ands	r3, r2
 80018b4:	d00c      	beq.n	80018d0 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ba:	2208      	movs	r2, #8
 80018bc:	431a      	orrs	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80018c2:	2300      	movs	r3, #0
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d04c      	beq.n	8001972 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	21e0      	movs	r1, #224	; 0xe0
 80018e4:	438a      	bics	r2, r1
 80018e6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	225d      	movs	r2, #93	; 0x5d
 80018ec:	2101      	movs	r1, #1
 80018ee:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	2202      	movs	r2, #2
 80018f4:	4013      	ands	r3, r2
 80018f6:	d103      	bne.n	8001900 <HAL_SPI_IRQHandler+0x17c>
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	2201      	movs	r2, #1
 80018fc:	4013      	ands	r3, r2
 80018fe:	d032      	beq.n	8001966 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2103      	movs	r1, #3
 800190c:	438a      	bics	r2, r1
 800190e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001914:	2b00      	cmp	r3, #0
 8001916:	d010      	beq.n	800193a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191c:	4a17      	ldr	r2, [pc, #92]	; (800197c <HAL_SPI_IRQHandler+0x1f8>)
 800191e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001924:	0018      	movs	r0, r3
 8001926:	f7fe ffcb 	bl	80008c0 <HAL_DMA_Abort_IT>
 800192a:	1e03      	subs	r3, r0, #0
 800192c:	d005      	beq.n	800193a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001932:	2240      	movs	r2, #64	; 0x40
 8001934:	431a      	orrs	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193e:	2b00      	cmp	r3, #0
 8001940:	d016      	beq.n	8001970 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001946:	4a0d      	ldr	r2, [pc, #52]	; (800197c <HAL_SPI_IRQHandler+0x1f8>)
 8001948:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800194e:	0018      	movs	r0, r3
 8001950:	f7fe ffb6 	bl	80008c0 <HAL_DMA_Abort_IT>
 8001954:	1e03      	subs	r3, r0, #0
 8001956:	d00b      	beq.n	8001970 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800195c:	2240      	movs	r2, #64	; 0x40
 800195e:	431a      	orrs	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8001964:	e004      	b.n	8001970 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	0018      	movs	r0, r3
 800196a:	f000 f809 	bl	8001980 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800196e:	e000      	b.n	8001972 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8001970:	46c0      	nop			; (mov r8, r8)
    return;
 8001972:	46c0      	nop			; (mov r8, r8)
  }
}
 8001974:	46bd      	mov	sp, r7
 8001976:	b008      	add	sp, #32
 8001978:	bd80      	pop	{r7, pc}
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	08001991 	.word	0x08001991

08001980 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8001988:	46c0      	nop			; (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}

08001990 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2246      	movs	r2, #70	; 0x46
 80019a2:	2100      	movs	r1, #0
 80019a4:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2200      	movs	r2, #0
 80019aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	0018      	movs	r0, r3
 80019b0:	f7ff ffe6 	bl	8001980 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80019b4:	46c0      	nop			; (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	b004      	add	sp, #16
 80019ba:	bd80      	pop	{r7, pc}

080019bc <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	330c      	adds	r3, #12
 80019ce:	7812      	ldrb	r2, [r2, #0]
 80019d0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d103      	bne.n	80019fc <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	0018      	movs	r0, r3
 80019f8:	f000 f99e 	bl	8001d38 <SPI_CloseTx_ISR>
  }
}
 80019fc:	46c0      	nop			; (mov r8, r8)
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b002      	add	sp, #8
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a10:	881a      	ldrh	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1c:	1c9a      	adds	r2, r3, #2
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d103      	bne.n	8001a42 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f000 f97b 	bl	8001d38 <SPI_CloseTx_ISR>
  }
}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b002      	add	sp, #8
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b088      	sub	sp, #32
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	603b      	str	r3, [r7, #0]
 8001a58:	1dfb      	adds	r3, r7, #7
 8001a5a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001a5c:	f7fe fe24 	bl	80006a8 <HAL_GetTick>
 8001a60:	0002      	movs	r2, r0
 8001a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a64:	1a9b      	subs	r3, r3, r2
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	18d3      	adds	r3, r2, r3
 8001a6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001a6c:	f7fe fe1c 	bl	80006a8 <HAL_GetTick>
 8001a70:	0003      	movs	r3, r0
 8001a72:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001a74:	4b3a      	ldr	r3, [pc, #232]	; (8001b60 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	015b      	lsls	r3, r3, #5
 8001a7a:	0d1b      	lsrs	r3, r3, #20
 8001a7c:	69fa      	ldr	r2, [r7, #28]
 8001a7e:	4353      	muls	r3, r2
 8001a80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001a82:	e058      	b.n	8001b36 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	3301      	adds	r3, #1
 8001a88:	d055      	beq.n	8001b36 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001a8a:	f7fe fe0d 	bl	80006a8 <HAL_GetTick>
 8001a8e:	0002      	movs	r2, r0
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	69fa      	ldr	r2, [r7, #28]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d902      	bls.n	8001aa0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d142      	bne.n	8001b26 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	21e0      	movs	r1, #224	; 0xe0
 8001aac:	438a      	bics	r2, r1
 8001aae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	685a      	ldr	r2, [r3, #4]
 8001ab4:	2382      	movs	r3, #130	; 0x82
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d113      	bne.n	8001ae4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	2380      	movs	r3, #128	; 0x80
 8001ac2:	021b      	lsls	r3, r3, #8
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d005      	beq.n	8001ad4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d107      	bne.n	8001ae4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2140      	movs	r1, #64	; 0x40
 8001ae0:	438a      	bics	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	019b      	lsls	r3, r3, #6
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d110      	bne.n	8001b12 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	491a      	ldr	r1, [pc, #104]	; (8001b64 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001afc:	400a      	ands	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2180      	movs	r1, #128	; 0x80
 8001b0c:	0189      	lsls	r1, r1, #6
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	225d      	movs	r2, #93	; 0x5d
 8001b16:	2101      	movs	r1, #1
 8001b18:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	225c      	movs	r2, #92	; 0x5c
 8001b1e:	2100      	movs	r1, #0
 8001b20:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e017      	b.n	8001b56 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d101      	bne.n	8001b30 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	68ba      	ldr	r2, [r7, #8]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	425a      	negs	r2, r3
 8001b46:	4153      	adcs	r3, r2
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	001a      	movs	r2, r3
 8001b4c:	1dfb      	adds	r3, r7, #7
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d197      	bne.n	8001a84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b008      	add	sp, #32
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	20000000 	.word	0x20000000
 8001b64:	ffffdfff 	.word	0xffffdfff

08001b68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	; 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
 8001b74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001b76:	2317      	movs	r3, #23
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001b7e:	f7fe fd93 	bl	80006a8 <HAL_GetTick>
 8001b82:	0002      	movs	r2, r0
 8001b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b86:	1a9b      	subs	r3, r3, r2
 8001b88:	683a      	ldr	r2, [r7, #0]
 8001b8a:	18d3      	adds	r3, r2, r3
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8001b8e:	f7fe fd8b 	bl	80006a8 <HAL_GetTick>
 8001b92:	0003      	movs	r3, r0
 8001b94:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	330c      	adds	r3, #12
 8001b9c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001b9e:	4b41      	ldr	r3, [pc, #260]	; (8001ca4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	0013      	movs	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	189b      	adds	r3, r3, r2
 8001ba8:	00da      	lsls	r2, r3, #3
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	0d1b      	lsrs	r3, r3, #20
 8001bae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bb0:	4353      	muls	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001bb4:	e068      	b.n	8001c88 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	23c0      	movs	r3, #192	; 0xc0
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d10a      	bne.n	8001bd6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d107      	bne.n	8001bd6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	2117      	movs	r1, #23
 8001bce:	187b      	adds	r3, r7, r1
 8001bd0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001bd2:	187b      	adds	r3, r7, r1
 8001bd4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	d055      	beq.n	8001c88 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001bdc:	f7fe fd64 	bl	80006a8 <HAL_GetTick>
 8001be0:	0002      	movs	r2, r0
 8001be2:	6a3b      	ldr	r3, [r7, #32]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d902      	bls.n	8001bf2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d142      	bne.n	8001c78 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	21e0      	movs	r1, #224	; 0xe0
 8001bfe:	438a      	bics	r2, r1
 8001c00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	2382      	movs	r3, #130	; 0x82
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d113      	bne.n	8001c36 <SPI_WaitFifoStateUntilTimeout+0xce>
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	689a      	ldr	r2, [r3, #8]
 8001c12:	2380      	movs	r3, #128	; 0x80
 8001c14:	021b      	lsls	r3, r3, #8
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d005      	beq.n	8001c26 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	689a      	ldr	r2, [r3, #8]
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d107      	bne.n	8001c36 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2140      	movs	r1, #64	; 0x40
 8001c32:	438a      	bics	r2, r1
 8001c34:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	019b      	lsls	r3, r3, #6
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d110      	bne.n	8001c64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4916      	ldr	r1, [pc, #88]	; (8001ca8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001c4e:	400a      	ands	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2180      	movs	r1, #128	; 0x80
 8001c5e:	0189      	lsls	r1, r1, #6
 8001c60:	430a      	orrs	r2, r1
 8001c62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	225d      	movs	r2, #93	; 0x5d
 8001c68:	2101      	movs	r1, #1
 8001c6a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	225c      	movs	r2, #92	; 0x5c
 8001c70:	2100      	movs	r1, #0
 8001c72:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e010      	b.n	8001c9a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	4013      	ands	r3, r2
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d18e      	bne.n	8001bb6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	b00a      	add	sp, #40	; 0x28
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	46c0      	nop			; (mov r8, r8)
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	ffffdfff 	.word	0xffffdfff

08001cac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af02      	add	r7, sp, #8
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001cb8:	68ba      	ldr	r2, [r7, #8]
 8001cba:	23c0      	movs	r3, #192	; 0xc0
 8001cbc:	0159      	lsls	r1, r3, #5
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	0013      	movs	r3, r2
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f7ff ff4e 	bl	8001b68 <SPI_WaitFifoStateUntilTimeout>
 8001ccc:	1e03      	subs	r3, r0, #0
 8001cce:	d007      	beq.n	8001ce0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cd4:	2220      	movs	r2, #32
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e027      	b.n	8001d30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	0013      	movs	r3, r2
 8001cea:	2200      	movs	r2, #0
 8001cec:	2180      	movs	r1, #128	; 0x80
 8001cee:	f7ff fead 	bl	8001a4c <SPI_WaitFlagStateUntilTimeout>
 8001cf2:	1e03      	subs	r3, r0, #0
 8001cf4:	d007      	beq.n	8001d06 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfa:	2220      	movs	r2, #32
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e014      	b.n	8001d30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	23c0      	movs	r3, #192	; 0xc0
 8001d0a:	00d9      	lsls	r1, r3, #3
 8001d0c:	68f8      	ldr	r0, [r7, #12]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	0013      	movs	r3, r2
 8001d14:	2200      	movs	r2, #0
 8001d16:	f7ff ff27 	bl	8001b68 <SPI_WaitFifoStateUntilTimeout>
 8001d1a:	1e03      	subs	r3, r0, #0
 8001d1c:	d007      	beq.n	8001d2e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d22:	2220      	movs	r2, #32
 8001d24:	431a      	orrs	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e000      	b.n	8001d30 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	0018      	movs	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b004      	add	sp, #16
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d40:	f7fe fcb2 	bl	80006a8 <HAL_GetTick>
 8001d44:	0003      	movs	r3, r0
 8001d46:	60fb      	str	r3, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	685a      	ldr	r2, [r3, #4]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	21a0      	movs	r1, #160	; 0xa0
 8001d54:	438a      	bics	r2, r1
 8001d56:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2164      	movs	r1, #100	; 0x64
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f7ff ffa4 	bl	8001cac <SPI_EndRxTxTransaction>
 8001d64:	1e03      	subs	r3, r0, #0
 8001d66:	d005      	beq.n	8001d74 <SPI_CloseTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6c:	2220      	movs	r2, #32
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d10a      	bne.n	8001d92 <SPI_CloseTx_ISR+0x5a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	225d      	movs	r2, #93	; 0x5d
 8001d96:	2101      	movs	r1, #1
 8001d98:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d004      	beq.n	8001dac <SPI_CloseTx_ISR+0x74>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	0018      	movs	r0, r3
 8001da6:	f7ff fdeb 	bl	8001980 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8001daa:	e003      	b.n	8001db4 <SPI_CloseTx_ISR+0x7c>
    HAL_SPI_TxCpltCallback(hspi);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	0018      	movs	r0, r3
 8001db0:	f7fe fb38 	bl	8000424 <HAL_SPI_TxCpltCallback>
}
 8001db4:	46c0      	nop			; (mov r8, r8)
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b004      	add	sp, #16
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <__libc_init_array>:
 8001dbc:	b570      	push	{r4, r5, r6, lr}
 8001dbe:	2600      	movs	r6, #0
 8001dc0:	4d0c      	ldr	r5, [pc, #48]	; (8001df4 <__libc_init_array+0x38>)
 8001dc2:	4c0d      	ldr	r4, [pc, #52]	; (8001df8 <__libc_init_array+0x3c>)
 8001dc4:	1b64      	subs	r4, r4, r5
 8001dc6:	10a4      	asrs	r4, r4, #2
 8001dc8:	42a6      	cmp	r6, r4
 8001dca:	d109      	bne.n	8001de0 <__libc_init_array+0x24>
 8001dcc:	2600      	movs	r6, #0
 8001dce:	f000 f821 	bl	8001e14 <_init>
 8001dd2:	4d0a      	ldr	r5, [pc, #40]	; (8001dfc <__libc_init_array+0x40>)
 8001dd4:	4c0a      	ldr	r4, [pc, #40]	; (8001e00 <__libc_init_array+0x44>)
 8001dd6:	1b64      	subs	r4, r4, r5
 8001dd8:	10a4      	asrs	r4, r4, #2
 8001dda:	42a6      	cmp	r6, r4
 8001ddc:	d105      	bne.n	8001dea <__libc_init_array+0x2e>
 8001dde:	bd70      	pop	{r4, r5, r6, pc}
 8001de0:	00b3      	lsls	r3, r6, #2
 8001de2:	58eb      	ldr	r3, [r5, r3]
 8001de4:	4798      	blx	r3
 8001de6:	3601      	adds	r6, #1
 8001de8:	e7ee      	b.n	8001dc8 <__libc_init_array+0xc>
 8001dea:	00b3      	lsls	r3, r6, #2
 8001dec:	58eb      	ldr	r3, [r5, r3]
 8001dee:	4798      	blx	r3
 8001df0:	3601      	adds	r6, #1
 8001df2:	e7f2      	b.n	8001dda <__libc_init_array+0x1e>
 8001df4:	08001e5c 	.word	0x08001e5c
 8001df8:	08001e5c 	.word	0x08001e5c
 8001dfc:	08001e5c 	.word	0x08001e5c
 8001e00:	08001e60 	.word	0x08001e60

08001e04 <memset>:
 8001e04:	0003      	movs	r3, r0
 8001e06:	1882      	adds	r2, r0, r2
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d100      	bne.n	8001e0e <memset+0xa>
 8001e0c:	4770      	bx	lr
 8001e0e:	7019      	strb	r1, [r3, #0]
 8001e10:	3301      	adds	r3, #1
 8001e12:	e7f9      	b.n	8001e08 <memset+0x4>

08001e14 <_init>:
 8001e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e1a:	bc08      	pop	{r3}
 8001e1c:	469e      	mov	lr, r3
 8001e1e:	4770      	bx	lr

08001e20 <_fini>:
 8001e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e26:	bc08      	pop	{r3}
 8001e28:	469e      	mov	lr, r3
 8001e2a:	4770      	bx	lr
