[2025-09-16 22:19:20] START suite=cs trace=streaming_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2675013 heartbeat IPC: 3.738 cumulative IPC: 3.738 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5111658 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5111658 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5111659 heartbeat IPC: 4.104 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16973304 heartbeat IPC: 0.8431 cumulative IPC: 0.8431 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 27875061 heartbeat IPC: 0.9173 cumulative IPC: 0.8786 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 39498431 heartbeat IPC: 0.8603 cumulative IPC: 0.8724 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 52873458 heartbeat IPC: 0.7477 cumulative IPC: 0.8375 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 66188394 heartbeat IPC: 0.751 cumulative IPC: 0.8186 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 80041606 heartbeat IPC: 0.7219 cumulative IPC: 0.8007 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 95112965 heartbeat IPC: 0.6635 cumulative IPC: 0.7778 (Simulation time: 00 hr 10 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 110496337 heartbeat IPC: 0.6501 cumulative IPC: 0.7591 (Simulation time: 00 hr 11 min 51 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 125039049 heartbeat IPC: 0.6876 cumulative IPC: 0.7505 (Simulation time: 00 hr 13 min 19 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 133047604 cumulative IPC: 0.7516 (Simulation time: 00 hr 14 min 40 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 133047604 cumulative IPC: 0.7516 (Simulation time: 00 hr 14 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7516 instructions: 100000004 cycles: 133047604
CPU 0 Branch Prediction Accuracy: 97.41% MPKI: 0.2256 Average ROB Occupancy at Mispredict: 1.454e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0089
BRANCH_INDIRECT: 0.2074
BRANCH_CONDITIONAL: 0.00925
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 599734
LQ_STALL: 111453
SQ_STALL: 158545


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 290.94177
REPLAY_LOAD: 170.97852
NON_REPLAY_LOAD: 28.305496

== Total ==
ADDR_TRANS: 174856
REPLAY_LOAD: 175082
NON_REPLAY_LOAD: 249796

== Counts ==
ADDR_TRANS: 601
REPLAY_LOAD: 1024
NON_REPLAY_LOAD: 8825

cpu0->cpu0_STLB TOTAL        ACCESS:    1015237 HIT:     995997 MISS:      19240 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1015237 HIT:     995997 MISS:      19240 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 421.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3380290 HIT:    2808459 MISS:     571831 MSHR_MERGE:          7
cpu0->cpu0_L2C LOAD         ACCESS:    2896687 HIT:    2425529 MISS:     471158 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:     147518 HIT:      83249 MISS:      64269 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     298361 HIT:     297357 MISS:       1004 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37724 HIT:       2324 MISS:      35400 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8764903 HIT:    6055992 MISS:    2708911 MSHR_MERGE:     584032
cpu0->cpu0_L1I LOAD         ACCESS:    8764903 HIT:    6055992 MISS:    2708911 MSHR_MERGE:     584032
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19191073 HIT:   14184741 MISS:    5006332 MSHR_MERGE:    4049262
cpu0->cpu0_L1D LOAD         ACCESS:   13748325 HIT:    9424231 MISS:    4324094 MSHR_MERGE:    3552284
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5398045 HIT:    4754041 MISS:     644004 MSHR_MERGE:     496468
cpu0->cpu0_L1D TRANSLATION  ACCESS:      44703 HIT:       6469 MISS:      38234 MSHR_MERGE:        510
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7016565 HIT:    6482865 MISS:     533700 MSHR_MERGE:     242852
cpu0->cpu0_ITLB LOAD         ACCESS:    7016565 HIT:    6482865 MISS:     533700 MSHR_MERGE:     242852
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.837 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18578668 HIT:   17558382 MISS:    1020286 MSHR_MERGE:     295897
cpu0->cpu0_DTLB LOAD         ACCESS:   18578668 HIT:   17558382 MISS:    1020286 MSHR_MERGE:     295897
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.8 cycles
cpu0->LLC TOTAL        ACCESS:     681381 HIT:     200840 MISS:     480541 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     471153 HIT:      62791 MISS:     408362 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      64267 HIT:      23772 MISS:      40495 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     110561 HIT:     109293 MISS:       1268 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      35400 HIT:       4984 MISS:      30416 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.04 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      71519
  ROW_BUFFER_MISS:     407751
  AVG DBUS CONGESTED CYCLE: 7.793
Channel 0 WQ ROW_BUFFER_HIT:       8379
  ROW_BUFFER_MISS:      48196
  FULL:          0
Channel 0 REFRESHES ISSUED:      11088

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       564748       163898        36968        17461
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46          107          368        11619
  STLB miss resolved @ L2C                0           25          361          781         2635
  STLB miss resolved @ LLC                0           21          432         1874         3865
  STLB miss resolved @ MEM                0           29         1425         4015        24734

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             130480        22500       325497         1834         1575
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            4           35           76          273
  STLB miss resolved @ L2C                1            1           32           53           70
  STLB miss resolved @ LLC                1            2           62          202           94
  STLB miss resolved @ MEM               31            3          121          258         1343
[2025-09-16 22:34:01] END   suite=cs trace=streaming_phase1_core2 (rc=0)
