##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyHFCLK           | Frequency: 71.22 MHz  | Target: 48.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO             | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK           | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK          | N/A                   | Target: 48.00 MHz  | 
Clock: UART_SCBCLK       | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)  | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK       CyHFCLK        20833.3          6792        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
P0_0_B1(0)_PAD    23648         CyHFCLK:R         
P0_7_R1(0)_PAD    23517         CyHFCLK:R         
P1_0_G2(0)_PAD    23446         CyHFCLK:R         
P2_0_A(0)_PAD     27579         CyHFCLK:R         
P2_1_B(0)_PAD     25601         CyHFCLK:R         
P2_2_C(0)_PAD     25658         CyHFCLK:R         
P2_3_LAT(0)_PAD   26909         CyHFCLK:R         
P2_4_done(0)_PAD  26260         CyHFCLK:R         
P2_6_CLK(0)_PAD   26239         CyHFCLK:R         
P2_7_B2(0)_PAD    26592         CyHFCLK:R         
P3_5_R2(0)_PAD    23525         CyHFCLK:R         
P3_6_OE(0)_PAD    23254         CyHFCLK:R         
P3_7_G1(0)_PAD    23036         CyHFCLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 71.22 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 6792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell9      1250   1250   6792  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_0  datapathcell2   6492   7742   6792  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 6792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell9      1250   1250   6792  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_0  datapathcell2   6492   7742   6792  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 6792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell9      1250   1250   6792  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_0  datapathcell2   6492   7742   6792  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_2:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 6974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell9      1250   1250   6792  RISE       1
\LED_Matrix_1:datapath_2:u0\/cs_addr_0  datapathcell3   6309   7559   6974  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb
Path End       : Net_7639/main_4
Capture Clock  : Net_7639/clock_0
Path slack     : 7429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb  datapathcell1   7210   7210   7429  RISE       1
Net_7639/main_4                                macrocell8      2684   9894   7429  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb
Path End       : \LED_Matrix_1:State_0\/main_3
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 7429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb  datapathcell1   7210   7210   7429  RISE       1
\LED_Matrix_1:State_0\/main_3                  macrocell9      2684   9894   7429  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : Net_7639/main_8
Capture Clock  : Net_7639/clock_0
Path slack     : 7435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   7435  RISE       1
Net_7639/main_8                                macrocell8      2549   9889   7435  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : \LED_Matrix_1:State_0\/main_7
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 7435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   7435  RISE       1
\LED_Matrix_1:State_0\/main_7                  macrocell9      2549   9889   7435  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : lat/main_7
Capture Clock  : lat/clock_0
Path slack     : 7435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   7435  RISE       1
lat/main_7                                     macrocell15     2549   9889   7435  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb
Path End       : \LED_Matrix_1:State_1\/main_3
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 7440p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb  datapathcell1   7210   7210   7429  RISE       1
\LED_Matrix_1:State_1\/main_3                  macrocell10     2673   9883   7440  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : \LED_Matrix_1:State_1\/main_7
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 7445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   7435  RISE       1
\LED_Matrix_1:State_1\/main_7                  macrocell10     2539   9879   7445  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_0:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 7872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell9      1250   1250   6792  RISE       1
\LED_Matrix_1:datapath_0:u0\/cs_addr_0  datapathcell1   5412   6662   7872  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7607/main_1
Capture Clock  : Net_7607/clock_0
Path slack     : 8637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7607/main_1           macrocell5    7437   8687   8637  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7608/main_1
Capture Clock  : Net_7608/clock_0
Path slack     : 8637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7608/main_1           macrocell6    7437   8687   8637  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7609/main_1
Capture Clock  : Net_7609/clock_0
Path slack     : 8637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7609/main_1           macrocell7    7437   8687   8637  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:count8_2\/main_0
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 8637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q        macrocell9    1250   1250   6792  RISE       1
\LED_Matrix_1:count8_2\/main_0  macrocell14   7437   8687   8637  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_2
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 9037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q                macrocell11     1250   1250   9037  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_2  datapathcell2   4246   5496   9037  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_1
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 9189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q                macrocell10     1250   1250   9189  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_1  datapathcell2   4095   5345   9189  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7537/main_1
Capture Clock  : Net_7537/clock_0
Path slack     : 9604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7537/main_1           macrocell1    6469   7719   9604  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7548/main_1
Capture Clock  : Net_7548/clock_0
Path slack     : 9604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7548/main_1           macrocell2    6469   7719   9604  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7605/main_1
Capture Clock  : Net_7605/clock_0
Path slack     : 9604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7605/main_1           macrocell3    6469   7719   9604  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:count8_1\/main_0
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 9604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q        macrocell9    1250   1250   6792  RISE       1
\LED_Matrix_1:count8_1\/main_0  macrocell13   6469   7719   9604  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_1:u0\/so_comb
Path End       : Net_7606/main_4
Capture Clock  : Net_7606/clock_0
Path slack     : 9633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_1:u0\/so_comb  datapathcell2   4490   4490   9633  RISE       1
Net_7606/main_4                       macrocell4      3200   7690   9633  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_2:u0\/so_comb
Path End       : Net_7608/main_4
Capture Clock  : Net_7608/clock_0
Path slack     : 9703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7621
-------------------------------------   ---- 
End-of-path arrival time (ps)           7621
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_2:u0\/so_comb  datapathcell3   4490   4490   9703  RISE       1
Net_7608/main_4                       macrocell6      3131   7621   9703  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_2:u0\/so_comb
Path End       : Net_7548/main_4
Capture Clock  : Net_7548/clock_0
Path slack     : 9706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_2:u0\/so_comb  datapathcell3   4490   4490   9703  RISE       1
Net_7548/main_4                       macrocell2      3128   7618   9706  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/so_comb
Path End       : Net_7609/main_4
Capture Clock  : Net_7609/clock_0
Path slack     : 9829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/so_comb  datapathcell1   4490   4490   9829  RISE       1
Net_7609/main_4                       macrocell7      3004   7494   9829  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/so_comb
Path End       : Net_7605/main_4
Capture Clock  : Net_7605/clock_0
Path slack     : 9842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/so_comb  datapathcell1   4490   4490   9829  RISE       1
Net_7605/main_4                       macrocell3      2991   7481   9842  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:datapath_2:u0\/cs_addr_2
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 9982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q                macrocell11     1250   1250   9037  RISE       1
\LED_Matrix_1:datapath_2:u0\/cs_addr_2  datapathcell3   3301   4551   9982  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:datapath_0:u0\/cs_addr_1
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 10272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q                macrocell10     1250   1250   9189  RISE       1
\LED_Matrix_1:datapath_0:u0\/cs_addr_1  datapathcell1   3012   4262  10272  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:datapath_0:u0\/cs_addr_2
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 10286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q                macrocell11     1250   1250   9037  RISE       1
\LED_Matrix_1:datapath_0:u0\/cs_addr_2  datapathcell1   2997   4247  10286  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:datapath_2:u0\/cs_addr_1
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 10402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q                macrocell10     1250   1250   9189  RISE       1
\LED_Matrix_1:datapath_2:u0\/cs_addr_1  datapathcell3   2881   4131  10402  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_1:u0\/so_comb
Path End       : Net_7607/main_4
Capture Clock  : Net_7607/clock_0
Path slack     : 10519p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_1:u0\/so_comb  datapathcell2   4490   4490   9633  RISE       1
Net_7607/main_4                       macrocell5      2314   6804  10519  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7639/main_1
Capture Clock  : Net_7639/clock_0
Path slack     : 10696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7639/main_1           macrocell8    5378   6628  10696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:State_0\/main_0
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 10696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q       macrocell9    1250   1250   6792  RISE       1
\LED_Matrix_1:State_0\/main_0  macrocell9    5378   6628  10696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:State_2\/main_0
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 10696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q       macrocell9    1250   1250   6792  RISE       1
\LED_Matrix_1:State_2\/main_0  macrocell11   5378   6628  10696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : lat/main_1
Capture Clock  : lat/clock_0
Path slack     : 10696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
lat/main_1                macrocell15   5378   6628  10696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7606/main_1
Capture Clock  : Net_7606/clock_0
Path slack     : 11406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell9    1250   1250   6792  RISE       1
Net_7606/main_1           macrocell4    4667   5917  11406  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:State_1\/main_0
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 11406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q       macrocell9    1250   1250   6792  RISE       1
\LED_Matrix_1:State_1\/main_0  macrocell10   4667   5917  11406  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:count8_0\/main_0
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 11406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q        macrocell9    1250   1250   6792  RISE       1
\LED_Matrix_1:count8_0\/main_0  macrocell12   4667   5917  11406  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7607/main_3
Capture Clock  : Net_7607/clock_0
Path slack     : 11829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7607/main_3           macrocell5    4244   5494  11829  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7608/main_3
Capture Clock  : Net_7608/clock_0
Path slack     : 11829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7608/main_3           macrocell6    4244   5494  11829  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7609/main_3
Capture Clock  : Net_7609/clock_0
Path slack     : 11829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7609/main_3           macrocell7    4244   5494  11829  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:count8_2\/main_2
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 11829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q        macrocell11   1250   1250   9037  RISE       1
\LED_Matrix_1:count8_2\/main_2  macrocell14   4244   5494  11829  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7537/main_3
Capture Clock  : Net_7537/clock_0
Path slack     : 11863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7537/main_3           macrocell1    4211   5461  11863  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7548/main_3
Capture Clock  : Net_7548/clock_0
Path slack     : 11863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7548/main_3           macrocell2    4211   5461  11863  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7605/main_3
Capture Clock  : Net_7605/clock_0
Path slack     : 11863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7605/main_3           macrocell3    4211   5461  11863  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:count8_1\/main_2
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 11863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q        macrocell11   1250   1250   9037  RISE       1
\LED_Matrix_1:count8_1\/main_2  macrocell13   4211   5461  11863  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7537/main_2
Capture Clock  : Net_7537/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7537/main_2           macrocell1    4074   5324  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7548/main_2
Capture Clock  : Net_7548/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7548/main_2           macrocell2    4074   5324  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7605/main_2
Capture Clock  : Net_7605/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7605/main_2           macrocell3    4074   5324  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:count8_1\/main_1
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q        macrocell10   1250   1250   9189  RISE       1
\LED_Matrix_1:count8_1\/main_1  macrocell13   4074   5324  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : Net_7639/main_6
Capture Clock  : Net_7639/clock_0
Path slack     : 12203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q  macrocell13   1250   1250  12203  RISE       1
Net_7639/main_6            macrocell8    3871   5121  12203  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:State_0\/main_5
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 12203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q      macrocell13   1250   1250  12203  RISE       1
\LED_Matrix_1:State_0\/main_5  macrocell9    3871   5121  12203  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : lat/main_5
Capture Clock  : lat/clock_0
Path slack     : 12203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q  macrocell13   1250   1250  12203  RISE       1
lat/main_5                 macrocell15   3871   5121  12203  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:State_1\/main_5
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 12212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q      macrocell13   1250   1250  12203  RISE       1
\LED_Matrix_1:State_1\/main_5  macrocell10   3862   5112  12212  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:count8_1\/main_4
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 12331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q       macrocell12   1250   1250  12331  RISE       1
\LED_Matrix_1:count8_1\/main_4  macrocell13   3743   4993  12331  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7605/q
Path End       : Net_7605/main_0
Capture Clock  : Net_7605/clock_0
Path slack     : 12558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7605/q       macrocell3    1250   1250  12558  RISE       1
Net_7605/main_0  macrocell3    3515   4765  12558  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : \LED_Matrix_1:State_1\/main_4
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 12570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q      macrocell14   1250   1250  12570  RISE       1
\LED_Matrix_1:State_1\/main_4  macrocell10   3503   4753  12570  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7548/q
Path End       : Net_7548/main_0
Capture Clock  : Net_7548/clock_0
Path slack     : 12575p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7548/q       macrocell2    1250   1250  12575  RISE       1
Net_7548/main_0  macrocell2    3499   4749  12575  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7608/q
Path End       : Net_7608/main_0
Capture Clock  : Net_7608/clock_0
Path slack     : 12588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7608/q       macrocell6    1250   1250  12588  RISE       1
Net_7608/main_0  macrocell6    3485   4735  12588  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7607/q
Path End       : Net_7607/main_0
Capture Clock  : Net_7607/clock_0
Path slack     : 12593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7607/q       macrocell5    1250   1250  12593  RISE       1
Net_7607/main_0  macrocell5    3480   4730  12593  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7537/q
Path End       : Net_7537/main_0
Capture Clock  : Net_7537/clock_0
Path slack     : 12596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7537/q       macrocell1    1250   1250  12596  RISE       1
Net_7537/main_0  macrocell1    3478   4728  12596  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7609/q
Path End       : Net_7609/main_0
Capture Clock  : Net_7609/clock_0
Path slack     : 12596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7609/q       macrocell7    1250   1250  12596  RISE       1
Net_7609/main_0  macrocell7    3477   4727  12596  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:count8_2\/main_5
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 12599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q       macrocell12   1250   1250  12331  RISE       1
\LED_Matrix_1:count8_2\/main_5  macrocell14   3474   4724  12599  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7606/q
Path End       : Net_7606/main_0
Capture Clock  : Net_7606/clock_0
Path slack     : 12633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7606/q       macrocell4    1250   1250  12633  RISE       1
Net_7606/main_0  macrocell4    3440   4690  12633  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : lat/q
Path End       : lat/main_0
Capture Clock  : lat/clock_0
Path slack     : 12646p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1

Data path
pin name    model name   delay     AT  slack  edge  Fanout
----------  -----------  -----  -----  -----  ----  ------
lat/q       macrocell15   1250   1250  12646  RISE       1
lat/main_0  macrocell15   3427   4677  12646  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : Net_7639/main_5
Capture Clock  : Net_7639/clock_0
Path slack     : 12688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q  macrocell14   1250   1250  12570  RISE       1
Net_7639/main_5            macrocell8    3386   4636  12688  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : \LED_Matrix_1:State_0\/main_4
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 12688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q      macrocell14   1250   1250  12570  RISE       1
\LED_Matrix_1:State_0\/main_4  macrocell9    3386   4636  12688  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : lat/main_4
Capture Clock  : lat/clock_0
Path slack     : 12688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q  macrocell14   1250   1250  12570  RISE       1
lat/main_4                 macrocell15   3386   4636  12688  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7537/clk_en
Capture Clock  : Net_7537/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7537/clk_en                        macrocell1     3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7548/clk_en
Capture Clock  : Net_7548/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7548/clk_en                        macrocell2     3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7605/clk_en
Capture Clock  : Net_7605/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7605/clk_en                        macrocell3     3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7607/clk_en
Capture Clock  : Net_7607/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7607/clk_en                        macrocell5     3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7608/clk_en
Capture Clock  : Net_7608/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7608/clk_en                        macrocell6     3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7609/clk_en
Capture Clock  : Net_7609/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7609/clk_en                        macrocell7     3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:count8_1\/clk_en
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
\LED_Matrix_1:count8_1\/clk_en         macrocell13    3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:count8_2\/clk_en
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
\LED_Matrix_1:count8_2\/clk_en         macrocell14    3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:datapath_1:u0\/clk_en
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 12690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2    2580   2580  12690  RISE       1
\LED_Matrix_1:datapath_1:u0\/clk_en    datapathcell2   3464   6044  12690  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7606/main_3
Capture Clock  : Net_7606/clock_0
Path slack     : 12779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7606/main_3           macrocell4    3294   4544  12779  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:State_1\/main_2
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 12779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q       macrocell11   1250   1250   9037  RISE       1
\LED_Matrix_1:State_1\/main_2  macrocell10   3294   4544  12779  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:count8_0\/main_2
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 12779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q        macrocell11   1250   1250   9037  RISE       1
\LED_Matrix_1:count8_0\/main_2  macrocell12   3294   4544  12779  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7639/main_3
Capture Clock  : Net_7639/clock_0
Path slack     : 12789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
Net_7639/main_3           macrocell8    3284   4534  12789  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:State_0\/main_2
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 12789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q       macrocell11   1250   1250   9037  RISE       1
\LED_Matrix_1:State_0\/main_2  macrocell9    3284   4534  12789  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:State_2\/main_2
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 12789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q       macrocell11   1250   1250   9037  RISE       1
\LED_Matrix_1:State_2\/main_2  macrocell11   3284   4534  12789  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : lat/main_3
Capture Clock  : lat/clock_0
Path slack     : 12789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell11   1250   1250   9037  RISE       1
lat/main_3                macrocell15   3284   4534  12789  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7607/main_2
Capture Clock  : Net_7607/clock_0
Path slack     : 12915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7607/main_2           macrocell5    3159   4409  12915  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7608/main_2
Capture Clock  : Net_7608/clock_0
Path slack     : 12915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7608/main_2           macrocell6    3159   4409  12915  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7609/main_2
Capture Clock  : Net_7609/clock_0
Path slack     : 12915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7609/main_2           macrocell7    3159   4409  12915  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:count8_2\/main_1
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 12915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q        macrocell10   1250   1250   9189  RISE       1
\LED_Matrix_1:count8_2\/main_1  macrocell14   3159   4409  12915  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7639/main_2
Capture Clock  : Net_7639/clock_0
Path slack     : 13072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7639/main_2           macrocell8    3002   4252  13072  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:State_0\/main_1
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 13072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q       macrocell10   1250   1250   9189  RISE       1
\LED_Matrix_1:State_0\/main_1  macrocell9    3002   4252  13072  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:State_2\/main_1
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 13072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q       macrocell10   1250   1250   9189  RISE       1
\LED_Matrix_1:State_2\/main_1  macrocell11   3002   4252  13072  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : lat/main_2
Capture Clock  : lat/clock_0
Path slack     : 13072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
lat/main_2                macrocell15   3002   4252  13072  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:State_1\/main_6
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 13233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q      macrocell12   1250   1250  12331  RISE       1
\LED_Matrix_1:State_1\/main_6  macrocell10   2841   4091  13233  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:count8_0\/main_3
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 13233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q       macrocell12   1250   1250  12331  RISE       1
\LED_Matrix_1:count8_0\/main_3  macrocell12   2841   4091  13233  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : Net_7639/main_7
Capture Clock  : Net_7639/clock_0
Path slack     : 13235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q  macrocell12   1250   1250  12331  RISE       1
Net_7639/main_7            macrocell8    2838   4088  13235  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:State_0\/main_6
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 13235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q      macrocell12   1250   1250  12331  RISE       1
\LED_Matrix_1:State_0\/main_6  macrocell9    2838   4088  13235  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : lat/main_6
Capture Clock  : lat/clock_0
Path slack     : 13235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q  macrocell12   1250   1250  12331  RISE       1
lat/main_6                 macrocell15   2838   4088  13235  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:count8_2\/main_4
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 13264p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q       macrocell13   1250   1250  12203  RISE       1
\LED_Matrix_1:count8_2\/main_4  macrocell14   2810   4060  13264  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:count8_1\/main_3
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 13279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q       macrocell13   1250   1250  12203  RISE       1
\LED_Matrix_1:count8_1\/main_3  macrocell13   2794   4044  13279  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell13             0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : \LED_Matrix_1:count8_2\/main_3
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q       macrocell14   1250   1250  12570  RISE       1
\LED_Matrix_1:count8_2\/main_3  macrocell14   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell14             0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:datapath_2:u0\/clk_en
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 13616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2    2580   2580  12690  RISE       1
\LED_Matrix_1:datapath_2:u0\/clk_en    datapathcell3   2537   5117  13616  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7606/clk_en
Capture Clock  : Net_7606/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7606/clk_en                        macrocell4     2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7639/clk_en
Capture Clock  : Net_7639/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
Net_7639/clk_en                        macrocell8     2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:State_0\/clk_en
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
\LED_Matrix_1:State_0\/clk_en          macrocell9     2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell9              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:State_1\/clk_en
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
\LED_Matrix_1:State_1\/clk_en          macrocell10    2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:State_2\/clk_en
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
\LED_Matrix_1:State_2\/clk_en          macrocell11    2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell11             0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:count8_0\/clk_en
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
\LED_Matrix_1:count8_0\/clk_en         macrocell12    2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:datapath_0:u0\/clk_en
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2    2580   2580  12690  RISE       1
\LED_Matrix_1:datapath_0:u0\/clk_en    datapathcell1   2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : lat/clk_en
Capture Clock  : lat/clock_0
Path slack     : 13617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12690  RISE       1
lat/clk_en                             macrocell15    2537   5117  13617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell15             0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7639/q
Path End       : Net_7639/main_0
Capture Clock  : Net_7639/clock_0
Path slack     : 13828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7639/q       macrocell8    1250   1250  13828  RISE       1
Net_7639/main_0  macrocell8    2245   3495  13828  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7606/main_2
Capture Clock  : Net_7606/clock_0
Path slack     : 13830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell10   1250   1250   9189  RISE       1
Net_7606/main_2           macrocell4    2243   3493  13830  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:State_1\/main_1
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 13830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q       macrocell10   1250   1250   9189  RISE       1
\LED_Matrix_1:State_1\/main_1  macrocell10   2243   3493  13830  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:count8_0\/main_1
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 13830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell10             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q        macrocell10   1250   1250   9189  RISE       1
\LED_Matrix_1:count8_0\/main_1  macrocell12   2243   3493  13830  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell12             0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

