;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 2
	SUB 0, 2
	SUB 0, 2
	SUB 10, 0
	DJN -1, @-20
	JMN 0, #1
	MOV @-127, 100
	SUB 10, 0
	SUB 10, 0
	SUB 10, 0
	MOV @-127, 100
	SUB 10, 0
	MOV @-127, 100
	SUB 10, 0
	JMN 10, 0
	SUB 10, 0
	SUB @121, 106
	SUB 10, 0
	SUB 10, 0
	JMN 0, #0
	ADD #270, <1
	ADD 0, 0
	SLT 0, 0
	SLT 90, -0
	MOV @-127, 100
	CMP @127, 106
	SUB @121, 106
	SUB -207, <-126
	SUB -207, <-126
	SLT 60, 0
	MOV @-127, 100
	MOV #20, <220
	JMP -207, @-126
	SUB @20, <16
	MOV @-127, 100
	CMP @20, <16
	SUB 0, 2
	SUB @-127, 100
	SUB 0, 2
	CMP -207, <-126
	CMP -207, <-126
	MOV #20, <220
	SPL 0, <-3
	MOV @-127, 100
	SUB 20, @12
	MOV -1, <-20
