Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 19:55:07 2020
| Host         : DESKTOP-E6CPFKC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/FSM/video_attack_on_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/atk_FSM/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/sel/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.785    -1114.345                    108                  652        0.207        0.000                      0                  652        4.500        0.000                       0                   369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.785    -1114.345                    108                  652        0.207        0.000                      0                  652        4.500        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          108  Failing Endpoints,  Worst Slack      -10.785ns,  Total Violation    -1114.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.785ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.731ns  (logic 10.596ns (51.111%)  route 10.135ns (48.889%))
  Logic Levels:           28  (CARRY4=18 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.720 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    24.729    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.843 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.843    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.082 r  display/FSM/state_divider_reg[20]_i_2__0/O[2]
                         net (fo=1, routed)           0.501    25.583    display/FSM/state_divider1[19]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.302    25.885 r  display/FSM/state_divider[19]_i_1__0/O
                         net (fo=1, routed)           0.000    25.885    display/FSM/state_divider[19]_i_1__0_n_0
    SLICE_X1Y26          FDRE                                         r  display/FSM/state_divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.504    14.845    display/FSM/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  display/FSM/state_divider_reg[19]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.031    15.101    display/FSM/state_divider_reg[19]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -25.885    
  -------------------------------------------------------------------
                         slack                                -10.785    

Slack (VIOLATED) :        -10.779ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.722ns  (logic 10.462ns (50.488%)  route 10.260ns (49.512%))
  Logic Levels:           27  (CARRY4=17 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.720 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    24.729    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.951 r  display/FSM/state_divider_reg[16]_i_2__0/O[0]
                         net (fo=1, routed)           0.626    25.577    display/FSM/state_divider1[13]
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.299    25.876 r  display/FSM/state_divider[13]_i_1__0/O
                         net (fo=1, routed)           0.000    25.876    display/FSM/state_divider[13]_i_1__0_n_0
    SLICE_X1Y25          FDRE                                         r  display/FSM/state_divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.502    14.843    display/FSM/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  display/FSM/state_divider_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.029    15.097    display/FSM/state_divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -25.876    
  -------------------------------------------------------------------
                         slack                                -10.779    

Slack (VIOLATED) :        -10.729ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.675ns  (logic 10.446ns (50.525%)  route 10.229ns (49.475%))
  Logic Levels:           26  (CARRY4=16 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.919 r  display/FSM/state_divider_reg[12]_i_2__0/O[3]
                         net (fo=1, routed)           0.604    25.523    display/FSM/state_divider1[12]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.306    25.829 r  display/FSM/state_divider[12]_i_1__0/O
                         net (fo=1, routed)           0.000    25.829    display/FSM/state_divider[12]_i_1__0_n_0
    SLICE_X1Y27          FDRE                                         r  display/FSM/state_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.505    14.846    display/FSM/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  display/FSM/state_divider_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)        0.029    15.100    display/FSM/state_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -25.829    
  -------------------------------------------------------------------
                         slack                                -10.729    

Slack (VIOLATED) :        -10.721ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 10.560ns (51.065%)  route 10.120ns (48.935%))
  Logic Levels:           27  (CARRY4=17 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.720 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    24.729    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.042 r  display/FSM/state_divider_reg[16]_i_2__0/O[3]
                         net (fo=1, routed)           0.486    25.528    display/FSM/state_divider1[16]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.306    25.834 r  display/FSM/state_divider[16]_i_1__0/O
                         net (fo=1, routed)           0.000    25.834    display/FSM/state_divider[16]_i_1__0_n_0
    SLICE_X3Y23          FDRE                                         r  display/FSM/state_divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.504    14.845    display/FSM/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  display/FSM/state_divider_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.029    15.113    display/FSM/state_divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -25.834    
  -------------------------------------------------------------------
                         slack                                -10.721    

Slack (VIOLATED) :        -10.700ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/heart_unit/move_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/heart_unit/move_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.656ns  (logic 10.596ns (51.298%)  route 10.060ns (48.702%))
  Logic Levels:           31  (CARRY4=20 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.553     5.074    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  display/attack_screen/dodge_screen/heart_unit/move_reg[2]/Q
                         net (fo=2, routed)           0.401     5.895    display/attack_screen/dodge_screen/heart_unit/move[2]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.744 r  display/attack_screen/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.744    display/attack_screen/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.858    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.080 f  display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_12/O[0]
                         net (fo=9, routed)           0.674     7.754    display/attack_screen/dodge_screen/heart_unit/move_reg[12]_0[0]
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.299     8.053 r  display/attack_screen/dodge_screen/heart_unit/move[15]_i_17/O
                         net (fo=1, routed)           0.000     8.053    display/attack_screen/dodge_screen/heart_unit/move[15]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.566 r  display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.566    display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.785 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.632     9.416    display/attack_screen/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.295     9.711 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.940    10.651    display/attack_screen/dodge_screen/heart_unit/move3[13]
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.775 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.644    11.420    display/attack_screen/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_193/O
                         net (fo=1, routed)           0.000    11.544    display/attack_screen/dodge_screen/heart_unit/move[11]_i_193_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.945    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_147_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.258 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_115/O[3]
                         net (fo=3, routed)           0.622    12.880    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_115_n_4
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.306    13.186 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_58/O
                         net (fo=1, routed)           0.834    14.020    display/attack_screen/dodge_screen/heart_unit/move[11]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.570 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.009    14.579    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.696    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.813    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.032 r  display/attack_screen/dodge_screen/heart_unit/move_reg[7]_i_11/O[0]
                         net (fo=16, routed)          1.003    16.035    display_n_187
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.295    16.330 r  move[19]_i_35/O
                         net (fo=1, routed)           0.755    17.085    display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_13[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.611 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.620    display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.933 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_18/O[3]
                         net (fo=2, routed)           0.982    18.915    display_n_250
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.306    19.221 r  move[21]_i_29/O
                         net (fo=1, routed)           0.000    19.221    display/attack_screen/dodge_screen/heart_unit/move[19]_i_8_1[1]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.861 r  display/attack_screen/dodge_screen/heart_unit/move_reg[21]_i_14/O[3]
                         net (fo=1, routed)           0.720    20.581    display_n_260
    SLICE_X49Y25         LUT4 (Prop_lut4_I3_O)        0.306    20.887 r  move[21]_i_8/O
                         net (fo=1, routed)           0.000    20.887    display/attack_screen/dodge_screen/heart_unit/move_reg[21]_2[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.467 f  display/attack_screen/dodge_screen/heart_unit/move_reg[21]_i_3/O[2]
                         net (fo=1, routed)           0.650    22.116    display_n_221
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.302    22.418 r  move[21]_i_4/O
                         net (fo=1, routed)           0.000    22.418    move[21]_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.909 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.768    23.677    move_reg[21]_i_2_n_2
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.329    24.006 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    24.006    move[8]_i_6_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.539 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.539    move_reg[8]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.656 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.665    move_reg[12]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.782 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.782    move_reg[16]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.021 r  move_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.408    25.429    display/attack_screen/dodge_screen/heart_unit/move1[18]
    SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.301    25.730 r  display/attack_screen/dodge_screen/heart_unit/move[19]_i_1/O
                         net (fo=1, routed)           0.000    25.730    display/attack_screen/dodge_screen/heart_unit/move[19]_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.433    14.774    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.031    15.030    display/attack_screen/dodge_screen/heart_unit/move_reg[19]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -25.730    
  -------------------------------------------------------------------
                         slack                                -10.700    

Slack (VIOLATED) :        -10.683ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.627ns  (logic 10.578ns (51.281%)  route 10.049ns (48.719%))
  Logic Levels:           27  (CARRY4=17 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.720 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    24.729    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.063 r  display/FSM/state_divider_reg[16]_i_2__0/O[1]
                         net (fo=1, routed)           0.415    25.479    display/FSM/state_divider1[14]
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.303    25.782 r  display/FSM/state_divider[14]_i_1__0/O
                         net (fo=1, routed)           0.000    25.782    display/FSM/state_divider[14]_i_1__0_n_0
    SLICE_X1Y25          FDRE                                         r  display/FSM/state_divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.502    14.843    display/FSM/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  display/FSM/state_divider_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.031    15.099    display/FSM/state_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -25.782    
  -------------------------------------------------------------------
                         slack                                -10.683    

Slack (VIOLATED) :        -10.681ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/heart_unit/move_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/heart_unit/move_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.637ns  (logic 10.685ns (51.775%)  route 9.952ns (48.225%))
  Logic Levels:           31  (CARRY4=20 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.553     5.074    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  display/attack_screen/dodge_screen/heart_unit/move_reg[2]/Q
                         net (fo=2, routed)           0.401     5.895    display/attack_screen/dodge_screen/heart_unit/move[2]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.744 r  display/attack_screen/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.744    display/attack_screen/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.858    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.080 f  display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_12/O[0]
                         net (fo=9, routed)           0.674     7.754    display/attack_screen/dodge_screen/heart_unit/move_reg[12]_0[0]
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.299     8.053 r  display/attack_screen/dodge_screen/heart_unit/move[15]_i_17/O
                         net (fo=1, routed)           0.000     8.053    display/attack_screen/dodge_screen/heart_unit/move[15]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.566 r  display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.566    display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.785 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.632     9.416    display/attack_screen/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.295     9.711 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.940    10.651    display/attack_screen/dodge_screen/heart_unit/move3[13]
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.775 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.644    11.420    display/attack_screen/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_193/O
                         net (fo=1, routed)           0.000    11.544    display/attack_screen/dodge_screen/heart_unit/move[11]_i_193_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.945    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_147_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.258 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_115/O[3]
                         net (fo=3, routed)           0.622    12.880    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_115_n_4
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.306    13.186 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_58/O
                         net (fo=1, routed)           0.834    14.020    display/attack_screen/dodge_screen/heart_unit/move[11]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.570 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.009    14.579    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.696    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.813    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.032 r  display/attack_screen/dodge_screen/heart_unit/move_reg[7]_i_11/O[0]
                         net (fo=16, routed)          1.003    16.035    display_n_187
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.295    16.330 r  move[19]_i_35/O
                         net (fo=1, routed)           0.755    17.085    display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_13[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.611 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.620    display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.933 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_18/O[3]
                         net (fo=2, routed)           0.982    18.915    display_n_250
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.306    19.221 r  move[21]_i_29/O
                         net (fo=1, routed)           0.000    19.221    display/attack_screen/dodge_screen/heart_unit/move[19]_i_8_1[1]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.861 r  display/attack_screen/dodge_screen/heart_unit/move_reg[21]_i_14/O[3]
                         net (fo=1, routed)           0.720    20.581    display_n_260
    SLICE_X49Y25         LUT4 (Prop_lut4_I3_O)        0.306    20.887 r  move[21]_i_8/O
                         net (fo=1, routed)           0.000    20.887    display/attack_screen/dodge_screen/heart_unit/move_reg[21]_2[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.467 f  display/attack_screen/dodge_screen/heart_unit/move_reg[21]_i_3/O[2]
                         net (fo=1, routed)           0.650    22.116    display_n_221
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.302    22.418 r  move[21]_i_4/O
                         net (fo=1, routed)           0.000    22.418    move[21]_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.909 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.768    23.677    move_reg[21]_i_2_n_2
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.329    24.006 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    24.006    move[8]_i_6_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.539 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.539    move_reg[8]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.656 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.665    move_reg[12]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.782 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.782    move_reg[16]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.105 r  move_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.300    25.406    display/attack_screen/dodge_screen/heart_unit/move1[17]
    SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.306    25.712 r  display/attack_screen/dodge_screen/heart_unit/move[18]_i_1/O
                         net (fo=1, routed)           0.000    25.712    display/attack_screen/dodge_screen/heart_unit/move[18]_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.433    14.774    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[18]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.032    15.031    display/attack_screen/dodge_screen/heart_unit/move_reg[18]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -25.712    
  -------------------------------------------------------------------
                         slack                                -10.681    

Slack (VIOLATED) :        -10.679ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.625ns  (logic 10.692ns (51.839%)  route 9.933ns (48.161%))
  Logic Levels:           28  (CARRY4=18 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.720 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    24.729    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.843 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.843    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.177 r  display/FSM/state_divider_reg[20]_i_2__0/O[1]
                         net (fo=1, routed)           0.299    25.477    display/FSM/state_divider1[18]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.303    25.780 r  display/FSM/state_divider[18]_i_1__0/O
                         net (fo=1, routed)           0.000    25.780    display/FSM/state_divider[18]_i_1__0_n_0
    SLICE_X1Y26          FDRE                                         r  display/FSM/state_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.504    14.845    display/FSM/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  display/FSM/state_divider_reg[18]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.031    15.101    display/FSM/state_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                -10.679    

Slack (VIOLATED) :        -10.671ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.622ns  (logic 10.690ns (51.839%)  route 9.932ns (48.161%))
  Logic Levels:           29  (CARRY4=19 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.633     5.154    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  display/FSM/state_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/FSM/state_divider_reg[2]/Q
                         net (fo=2, routed)           0.513     6.086    display/FSM/state_divider[2]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.932 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    display/FSM/state_divider3_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=10, routed)          0.468     7.734    display/FSM/state_divider3_carry__0_n_6
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.303     8.037 r  display/FSM/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     8.037    display/FSM/i__carry__0_i_18__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.570 r  display/FSM/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    display/FSM/i__carry__0_i_9__0_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  display/FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.687    display/FSM/i__carry__1_i_9__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.002 r  display/FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.764     9.766    display/FSM/state_divider4[16]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.307    10.073 r  display/FSM/i__carry__3_i_11__0/O
                         net (fo=8, routed)           0.508    10.581    display/FSM/state_divider3[16]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  display/FSM/i__carry__4_i_4__0/O
                         net (fo=4, routed)           0.962    11.667    display/FSM/i__carry__4_i_4__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.193 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.193    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/O[1]
                         net (fo=3, routed)           0.809    13.335    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_6
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.303    13.638 r  display/FSM/i___171_carry__5_i_1__0/O
                         net (fo=1, routed)           0.972    14.610    display/FSM/i___171_carry__5_i_1__0_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.995 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.995    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.329 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.952    16.281    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.303    16.584 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.785    17.369    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.889 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.889    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.204 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[3]
                         net (fo=2, routed)           0.973    19.178    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_4
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.307    19.485 r  display/FSM/i___332_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    19.485    display/FSM/i___332_carry__1_i_6__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.128 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.747    20.875    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.307    21.182 r  display/FSM/i___368_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    21.182    display/FSM/i___368_carry__4_i_4__0_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.762 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.545    22.307    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.302    22.609 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.609    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.100 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.628    23.727    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.329    24.056 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    24.056    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.606 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.606    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.720 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    24.729    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.843 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.843    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.957 r  display/FSM/state_divider_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.957    display/FSM/state_divider_reg[20]_i_2__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.179 r  display/FSM/state_divider_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.298    25.477    display/FSM/state_divider1[21]
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.299    25.776 r  display/FSM/state_divider[21]_i_1__0/O
                         net (fo=1, routed)           0.000    25.776    display/FSM/state_divider[21]_i_1__0_n_0
    SLICE_X1Y28          FDRE                                         r  display/FSM/state_divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.507    14.848    display/FSM/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  display/FSM/state_divider_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)        0.032    15.105    display/FSM/state_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -25.776    
  -------------------------------------------------------------------
                         slack                                -10.671    

Slack (VIOLATED) :        -10.668ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/heart_unit/move_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/heart_unit/move_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.625ns  (logic 10.678ns (51.772%)  route 9.947ns (48.228%))
  Logic Levels:           31  (CARRY4=20 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.553     5.074    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  display/attack_screen/dodge_screen/heart_unit/move_reg[2]/Q
                         net (fo=2, routed)           0.401     5.895    display/attack_screen/dodge_screen/heart_unit/move[2]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.744 r  display/attack_screen/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.744    display/attack_screen/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.858    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.080 f  display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_12/O[0]
                         net (fo=9, routed)           0.674     7.754    display/attack_screen/dodge_screen/heart_unit/move_reg[12]_0[0]
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.299     8.053 r  display/attack_screen/dodge_screen/heart_unit/move[15]_i_17/O
                         net (fo=1, routed)           0.000     8.053    display/attack_screen/dodge_screen/heart_unit/move[15]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.566 r  display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.566    display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.785 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.632     9.416    display/attack_screen/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.295     9.711 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.940    10.651    display/attack_screen/dodge_screen/heart_unit/move3[13]
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.775 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.644    11.420    display/attack_screen/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_193/O
                         net (fo=1, routed)           0.000    11.544    display/attack_screen/dodge_screen/heart_unit/move[11]_i_193_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.945    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_147_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.258 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_115/O[3]
                         net (fo=3, routed)           0.622    12.880    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_115_n_4
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.306    13.186 r  display/attack_screen/dodge_screen/heart_unit/move[11]_i_58/O
                         net (fo=1, routed)           0.834    14.020    display/attack_screen/dodge_screen/heart_unit/move[11]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.570 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.009    14.579    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.696    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.813    display/attack_screen/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.032 r  display/attack_screen/dodge_screen/heart_unit/move_reg[7]_i_11/O[0]
                         net (fo=16, routed)          1.003    16.035    display_n_187
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.295    16.330 r  move[19]_i_35/O
                         net (fo=1, routed)           0.755    17.085    display/attack_screen/dodge_screen/heart_unit/move_reg[15]_i_13[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.611 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.620    display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.933 r  display/attack_screen/dodge_screen/heart_unit/move_reg[19]_i_18/O[3]
                         net (fo=2, routed)           0.982    18.915    display_n_250
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.306    19.221 r  move[21]_i_29/O
                         net (fo=1, routed)           0.000    19.221    display/attack_screen/dodge_screen/heart_unit/move[19]_i_8_1[1]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.861 r  display/attack_screen/dodge_screen/heart_unit/move_reg[21]_i_14/O[3]
                         net (fo=1, routed)           0.720    20.581    display_n_260
    SLICE_X49Y25         LUT4 (Prop_lut4_I3_O)        0.306    20.887 r  move[21]_i_8/O
                         net (fo=1, routed)           0.000    20.887    display/attack_screen/dodge_screen/heart_unit/move_reg[21]_2[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.467 f  display/attack_screen/dodge_screen/heart_unit/move_reg[21]_i_3/O[2]
                         net (fo=1, routed)           0.650    22.116    display_n_221
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.302    22.418 r  move[21]_i_4/O
                         net (fo=1, routed)           0.000    22.418    move[21]_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.909 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.768    23.677    move_reg[21]_i_2_n_2
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.329    24.006 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    24.006    move[8]_i_6_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.539 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.539    move_reg[8]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.656 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.665    move_reg[12]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.782 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.782    move_reg[16]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.097 r  move_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.295    25.392    display/attack_screen/dodge_screen/heart_unit/move1[19]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.307    25.699 r  display/attack_screen/dodge_screen/heart_unit/move[20]_i_1/O
                         net (fo=1, routed)           0.000    25.699    display/attack_screen/dodge_screen/heart_unit/move[20]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.434    14.775    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/move_reg[20]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.031    15.031    display/attack_screen/dodge_screen/heart_unit/move_reg[20]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -25.699    
  -------------------------------------------------------------------
                         slack                                -10.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.448    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/Q
                         net (fo=2, routed)           0.098     1.687    display/attack_screen/dodge_screen/bullet_unit_1/direction
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.045     1.732 r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x[4]_i_6__0/O
                         net (fo=1, routed)           0.000     1.732    display/attack_screen/dodge_screen/bullet_unit_1/top_left_x[4]_i_6__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.802 r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]_i_1_n_7
    SLICE_X14Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.835     1.962    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.134     1.595    display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.448    display/attack_screen/dodge_screen/bullet_unit_2/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/Q
                         net (fo=3, routed)           0.114     1.703    display/attack_screen/dodge_screen/bullet_unit_2/collision_reg_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  display/attack_screen/dodge_screen/bullet_unit_2/collision_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    display/attack_screen/dodge_screen/bullet_unit_2/collision_i_1__0_n_0
    SLICE_X11Y9          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.835     1.962    display/attack_screen/dodge_screen/bullet_unit_2/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y9          FDRE (Hold_fdre_C_D)         0.091     1.539    display/attack_screen/dodge_screen/bullet_unit_2/collision_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_transmitter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.558     1.441    uart_transmitter/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  uart_transmitter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.128     1.569 r  uart_transmitter/state_reg[2]/Q
                         net (fo=11, routed)          0.083     1.652    uart_transmitter/state_reg_n_0_[2]
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.099     1.751 r  uart_transmitter/state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    uart_transmitter/state[3]_i_1__0_n_0
    SLICE_X9Y19          FDRE                                         r  uart_transmitter/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.826     1.953    uart_transmitter/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  uart_transmitter/state_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.092     1.533    uart_transmitter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.291ns (74.767%)  route 0.098ns (25.233%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.448    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/Q
                         net (fo=2, routed)           0.098     1.687    display/attack_screen/dodge_screen/bullet_unit_1/direction
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.045     1.732 r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x[4]_i_6__0/O
                         net (fo=1, routed)           0.000     1.732    display/attack_screen/dodge_screen/bullet_unit_1/top_left_x[4]_i_6__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.837 r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.837    display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]_i_1_n_6
    SLICE_X14Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.835     1.962    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.134     1.595    display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 display/vsync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.563     1.446    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  display/vsync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  display/vsync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.755    display/vsync_unit/pixel_reg[0]
    SLICE_X29Y3          LUT2 (Prop_lut2_I0_O)        0.042     1.797 r  display/vsync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    display/vsync_unit/pixel_next[1]
    SLICE_X29Y3          FDRE                                         r  display/vsync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     1.960    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  display/vsync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.107     1.553    display/vsync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart_receiver/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    uart_receiver/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  uart_receiver/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_receiver/state_reg[2]/Q
                         net (fo=16, routed)          0.168     1.783    uart_receiver/state_reg_n_0_[2]
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.042     1.825 r  uart_receiver/state[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    uart_receiver/state[3]_i_2__0_n_0
    SLICE_X3Y14          FDRE                                         r  uart_receiver/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.861     1.988    uart_receiver/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  uart_receiver/state_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.107     1.581    uart_receiver/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.339%)  route 0.163ns (46.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.594     1.477    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/Q
                         net (fo=25, routed)          0.163     1.781    display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]_0[1]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.045     1.826 r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    display/attack_screen/dodge_screen/bullet_unit_3/p_0_in[1]
    SLICE_X7Y0           FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.865     1.992    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.092     1.569    display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.448    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/Q
                         net (fo=2, routed)           0.167     1.756    display/attack_screen/dodge_screen/bullet_unit_1/direction
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  display/attack_screen/dodge_screen/bullet_unit_1/direction_i_1/O
                         net (fo=1, routed)           0.000     1.801    display/attack_screen/dodge_screen/bullet_unit_1/direction_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.835     1.962    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y8          FDRE (Hold_fdre_C_D)         0.091     1.539    display/attack_screen/dodge_screen/bullet_unit_1/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_transmitter/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.406%)  route 0.194ns (50.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.559     1.442    uart_transmitter/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  uart_transmitter/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart_transmitter/state_reg[0]/Q
                         net (fo=13, routed)          0.194     1.777    uart_transmitter/state_reg_n_0_[0]
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.048     1.825 r  uart_transmitter/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    uart_transmitter/state[2]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  uart_transmitter/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.826     1.953    uart_transmitter/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  uart_transmitter/state_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.107     1.562    uart_transmitter/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_2/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_2/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.564     1.447    display/attack_screen/dodge_screen/bullet_unit_2/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display/attack_screen/dodge_screen/bullet_unit_2/direction_reg/Q
                         net (fo=2, routed)           0.168     1.756    display/attack_screen/dodge_screen/bullet_unit_2/direction_reg_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  display/attack_screen/dodge_screen/bullet_unit_2/direction_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    display/attack_screen/dodge_screen/bullet_unit_2/direction_i_1__0_n_0
    SLICE_X29Y1          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_2/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.834     1.961    display/attack_screen/dodge_screen/bullet_unit_2/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_2/direction_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.091     1.538    display/attack_screen/dodge_screen/bullet_unit_2/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    display/attack_screen/dodge_screen/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    display/attack_screen/dodge_screen/sel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    display/attack_screen/dodge_screen/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    display/attack_screen/flame_monster_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y21   display/attack_screen/dodge_screen/heart_unit/move_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y27   display/attack_screen/dodge_screen/heart_unit/move_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y28   display/attack_screen/dodge_screen/heart_unit/move_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6     display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y5    display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3    display/vsync_unit/v_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2    display/vsync_unit/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    display/vsync_unit/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3    display/vsync_unit/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    display/vsync_unit/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3    display/vsync_unit/v_count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    display/vsync_unit/v_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y6    display/vsync_unit/vsync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y27   display/attack_screen/dodge_screen/heart_unit/move_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5    display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0    display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0    display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0    display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0    display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y27   display/attack_screen/dodge_screen/heart_unit/move_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1    display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[5]/C



