#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 28 15:44:58 2024
# Process ID: 8216
# Current directory: D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.runs/synth_1/TOP.vds
# Journal file: D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'DedicatedProcessor' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DedicatedProcessor.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/ControlUnit.v:3]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:57]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:57]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:71]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:71]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:92]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (4#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:92]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:100]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (8) of module 'adder' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:37]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (6#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DedicatedProcessor' (7#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DedicatedProcessor.v:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:157]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (8#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:134]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:134]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:119]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:124]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (10#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:119]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:60]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (11#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:60]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:73]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:82]
INFO: [Synth 8-6155] done synthesizing module 'mux' (12#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:73]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:92]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (13#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:92]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (14#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/FNDController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (15#1) [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1107.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1164.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1164.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.789 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.789 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.789 ; gain = 57.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0001 |                              000
                      S1 |                             0010 |                              001
                      S2 |                             0100 |                              010
                      S3 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.789 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.789 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1164.789 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.285 ; gain = 64.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.062 ; gain = 64.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     5|
|4     |LUT2   |    37|
|5     |LUT3   |     8|
|6     |LUT4   |    14|
|7     |LUT5   |    50|
|8     |LUT6   |    25|
|9     |FDCE   |    71|
|10    |FDPE   |     1|
|11    |FDRE   |     1|
|12    |IBUF   |     2|
|13    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.148 ; gain = 77.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.148 ; gain = 20.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.148 ; gain = 77.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1197.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1197.246 ; gain = 89.992
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 15:45:22 2024...
