Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Oct 11 04:06:28 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -max_paths 1 -file /home/kanai/reserch/pycmpgen/vertical_shiftregister_result/CLA/comp2_1CLA_12_64timing.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 src4_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.000ns  (logic 6.619ns (41.367%)  route 9.381ns (58.633%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  src4_reg[22]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src4_reg[22]/Q
                         net (fo=5, routed)           0.845     1.158    compressor_CLA64_12/compressor_inst/gpc23/src4[4]
    SLICE_X10Y69         LUT5 (Prop_lut5_I0_O)        0.212     1.370 r  compressor_CLA64_12/compressor_inst/gpc23/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.370    compressor_CLA64_12/compressor_inst/gpc23/lut5_prop3_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.654 r  compressor_CLA64_12/compressor_inst/gpc23/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.186     2.840    compressor_CLA64_12/compressor_inst/gpc82/src1[0]
    SLICE_X3Y64          LUT2 (Prop_lut2_I0_O)        0.097     2.937 r  compressor_CLA64_12/compressor_inst/gpc82/lut2_prop1/O
                         net (fo=1, routed)           0.000     2.937    compressor_CLA64_12/compressor_inst/gpc82/lut2_prop1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.349 r  compressor_CLA64_12/compressor_inst/gpc82/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.156     4.505    compressor_CLA64_12/compressor_inst/gpc106/src2[3]
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.097     4.602 r  compressor_CLA64_12/compressor_inst/gpc106/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.602    compressor_CLA64_12/compressor_inst/gpc106/lut5_prop3_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.886 r  compressor_CLA64_12/compressor_inst/gpc106/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.145     6.031    compressor_CLA64_12/compressor_inst/gpc137/lut6_2_inst1/I4
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.097     6.128 r  compressor_CLA64_12/compressor_inst/gpc137/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     6.128    compressor_CLA64_12/compressor_inst/gpc137/lut6_2_inst1_n_1
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.605 r  compressor_CLA64_12/compressor_inst/gpc137/carry4_inst0/O[3]
                         net (fo=2, routed)           0.808     7.413    compressor_CLA64_12/LCU64/LCU16_0/CLA3/src0[1]
    SLICE_X6Y59          LUT2 (Prop_lut2_I0_O)        0.234     7.647 r  compressor_CLA64_12/LCU64/LCU16_0/CLA3/lut_1_prop/O
                         net (fo=3, routed)           0.422     8.069    compressor_CLA64_12/LCU64/LCU16_0/CLA3/prop[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     8.578 r  compressor_CLA64_12/LCU64/LCU16_0/CLA3/GeneG/CO[3]
                         net (fo=2, routed)           1.103     9.681    compressor_CLA64_12/LCU64/LCU16_0/gene[3]
    SLICE_X1Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.966 r  compressor_CLA64_12/LCU64/LCU16_0/GeneG/CO[3]
                         net (fo=1, routed)           0.667    10.634    compressor_CLA64_12/LCU64/gene[0]
    SLICE_X4Y66          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.286    10.920 r  compressor_CLA64_12/LCU64/CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.670    11.590    compressor_CLA64_12/LCU64/LCU16_1/CLA0/cin
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.626    12.216 r  compressor_CLA64_12/LCU64/LCU16_1/CLA0/CARRY4_inst/O[1]
                         net (fo=1, routed)           1.378    13.594    dst17_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.406    16.000 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.000    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------




