{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557306281545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557306281546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:04:41 2019 " "Processing started: Wed May 08 11:04:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557306281546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306281546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_basic -c qsys_basic " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_basic -c qsys_basic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306281546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557306283240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557306283240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316227 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/cpu_system.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/cpu_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System " "Found entity 1: CPU_System" {  } { { "CPU_System/synthesis/CPU_System.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_irq_mapper " "Found entity 1: CPU_System_irq_mapper" {  } { { "CPU_System/synthesis/submodules/CPU_System_irq_mapper.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0 " "Found entity 1: CPU_System_mm_interconnect_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: CPU_System_mm_interconnect_0_avalon_st_adapter_007" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_System_mm_interconnect_0_avalon_st_adapter" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "CPU_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU_System_mm_interconnect_0_rsp_mux_001" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316373 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_System_mm_interconnect_0_rsp_mux" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_System_mm_interconnect_0_rsp_demux" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_cmd_mux_002 " "Found entity 1: CPU_System_mm_interconnect_0_cmd_mux_002" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_System_mm_interconnect_0_cmd_mux" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU_System_mm_interconnect_0_cmd_demux_001" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_System_mm_interconnect_0_cmd_demux" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpu_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316461 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316461 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316461 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316461 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "CPU_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "CPU_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "CPU_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "CPU_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "CPU_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPU_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_System_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_System_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_router_009_default_decode " "Found entity 1: CPU_System_mm_interconnect_0_router_009_default_decode" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316534 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_mm_interconnect_0_router_009 " "Found entity 2: CPU_System_mm_interconnect_0_router_009" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: CPU_System_mm_interconnect_0_router_004_default_decode" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316546 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_mm_interconnect_0_router_004 " "Found entity 2: CPU_System_mm_interconnect_0_router_004" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_System_mm_interconnect_0_router_002_default_decode" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316556 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_mm_interconnect_0_router_002 " "Found entity 2: CPU_System_mm_interconnect_0_router_002" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_System_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_System_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU_System_mm_interconnect_0_router_001_default_decode" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316566 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_mm_interconnect_0_router_001 " "Found entity 2: CPU_System_mm_interconnect_0_router_001" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557306316572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/cpu_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_System_mm_interconnect_0_router_default_decode" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316576 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_mm_interconnect_0_router " "Found entity 2: CPU_System_mm_interconnect_0_router" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_timer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_timer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_timer_system " "Found entity 1: CPU_System_timer_system" {  } { { "CPU_System/synthesis/submodules/CPU_System_timer_system.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_timer_system.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_sysid " "Found entity 1: CPU_System_sysid" {  } { { "CPU_System/synthesis/submodules/CPU_System_sysid.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_pll " "Found entity 1: CPU_System_pll" {  } { { "CPU_System/synthesis/submodules/CPU_System_pll.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_pio_output_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_pio_output_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_pio_output_0 " "Found entity 1: CPU_System_pio_output_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_pio_output_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_pio_output_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_pio_input_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_pio_input_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_pio_input_0 " "Found entity 1: CPU_System_pio_input_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_pio_input_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_pio_input_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_onchip_memory2_1 " "Found entity 1: CPU_System_onchip_memory2_1" {  } { { "CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu_system/synthesis/submodules/cpu_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU_System_jtag_uart_0_sim_scfifo_w" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316715 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_jtag_uart_0_scfifo_w " "Found entity 2: CPU_System_jtag_uart_0_scfifo_w" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316715 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_System_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU_System_jtag_uart_0_sim_scfifo_r" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316715 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_System_jtag_uart_0_scfifo_r " "Found entity 4: CPU_System_jtag_uart_0_scfifo_r" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316715 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_System_jtag_uart_0 " "Found entity 5: CPU_System_jtag_uart_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_fpga_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system/synthesis/submodules/cpu_system_fpga_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_fpga_sdram_input_efifo_module " "Found entity 1: CPU_System_fpga_sdram_input_efifo_module" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316731 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_fpga_sdram " "Found entity 2: CPU_System_fpga_sdram" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_cpu_0 " "Found entity 1: CPU_System_cpu_0" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_cpu_0_cpu_register_bank_a_module " "Found entity 1: CPU_System_cpu_0_cpu_register_bank_a_module" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_System_cpu_0_cpu_register_bank_b_module " "Found entity 2: CPU_System_cpu_0_cpu_register_bank_b_module" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_System_cpu_0_cpu_nios2_oci_debug " "Found entity 3: CPU_System_cpu_0_cpu_nios2_oci_debug" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_System_cpu_0_cpu_nios2_oci_break " "Found entity 4: CPU_System_cpu_0_cpu_nios2_oci_break" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_System_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: CPU_System_cpu_0_cpu_nios2_oci_xbrk" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_System_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: CPU_System_cpu_0_cpu_nios2_oci_dbrk" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_System_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: CPU_System_cpu_0_cpu_nios2_oci_itrace" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_System_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: CPU_System_cpu_0_cpu_nios2_oci_td_mode" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_System_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: CPU_System_cpu_0_cpu_nios2_oci_dtrace" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_System_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: CPU_System_cpu_0_cpu_nios2_oci_fifo" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_System_cpu_0_cpu_nios2_oci_pib " "Found entity 14: CPU_System_cpu_0_cpu_nios2_oci_pib" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_System_cpu_0_cpu_nios2_oci_im " "Found entity 15: CPU_System_cpu_0_cpu_nios2_oci_im" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_System_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: CPU_System_cpu_0_cpu_nios2_performance_monitors" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_System_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: CPU_System_cpu_0_cpu_nios2_avalon_reg" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_System_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: CPU_System_cpu_0_cpu_ociram_sp_ram_module" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_System_cpu_0_cpu_nios2_ocimem " "Found entity 19: CPU_System_cpu_0_cpu_nios2_ocimem" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_System_cpu_0_cpu_nios2_oci " "Found entity 20: CPU_System_cpu_0_cpu_nios2_oci" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_System_cpu_0_cpu " "Found entity 21: CPU_System_cpu_0_cpu" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: CPU_System_cpu_0_cpu_debug_slave_sysclk" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_cpu_0_cpu_debug_slave_tck " "Found entity 1: CPU_System_cpu_0_cpu_debug_slave_tck" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: CPU_System_cpu_0_cpu_debug_slave_wrapper" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system/synthesis/submodules/cpu_system_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_System_cpu_0_cpu_test_bench " "Found entity 1: CPU_System_cpu_0_cpu_test_bench" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_test_bench.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306316878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hello_world.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306316886 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_System_fpga_sdram.v(318) " "Verilog HDL or VHDL warning at CPU_System_fpga_sdram.v(318): conditional expression evaluates to a constant" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557306316913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_System_fpga_sdram.v(328) " "Verilog HDL or VHDL warning at CPU_System_fpga_sdram.v(328): conditional expression evaluates to a constant" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557306316913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_System_fpga_sdram.v(338) " "Verilog HDL or VHDL warning at CPU_System_fpga_sdram.v(338): conditional expression evaluates to a constant" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557306316913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_System_fpga_sdram.v(682) " "Verilog HDL or VHDL warning at CPU_System_fpga_sdram.v(682): conditional expression evaluates to a constant" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557306316916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557306317081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System CPU_System:u0 " "Elaborating entity \"CPU_System\" for hierarchy \"CPU_System:u0\"" {  } { { "top.vhd" "u0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0 CPU_System:u0\|CPU_System_cpu_0:cpu_0 " "Elaborating entity \"CPU_System_cpu_0\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\"" {  } { { "CPU_System/synthesis/CPU_System.v" "cpu_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu " "Elaborating entity \"CPU_System_cpu_0_cpu\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0.v" "cpu" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_test_bench CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_test_bench:the_CPU_System_cpu_0_cpu_test_bench " "Elaborating entity \"CPU_System_cpu_0_cpu_test_bench\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_test_bench:the_CPU_System_cpu_0_cpu_test_bench\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_test_bench" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_register_bank_a_module CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a " "Elaborating entity \"CPU_System_cpu_0_cpu_register_bank_a_module\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "CPU_System_cpu_0_cpu_register_bank_a" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306317811 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306317811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306317936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306317936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_a_module:CPU_System_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306317942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_register_bank_b_module CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_b_module:CPU_System_cpu_0_cpu_register_bank_b " "Elaborating entity \"CPU_System_cpu_0_cpu_register_bank_b_module\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_register_bank_b_module:CPU_System_cpu_0_cpu_register_bank_b\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "CPU_System_cpu_0_cpu_register_bank_b" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_debug CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_debug" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_debug:the_CPU_System_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306318436 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306318436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_break CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_break:the_CPU_System_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_break\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_break:the_CPU_System_cpu_0_cpu_nios2_oci_break\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_break" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_xbrk CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_xbrk:the_CPU_System_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_xbrk:the_CPU_System_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_xbrk" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_dbrk CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_dbrk:the_CPU_System_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_dbrk:the_CPU_System_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_dbrk" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_itrace CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_itrace:the_CPU_System_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_itrace:the_CPU_System_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_itrace" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_dtrace CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_dtrace:the_CPU_System_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_dtrace:the_CPU_System_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_dtrace" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_td_mode CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_dtrace:the_CPU_System_cpu_0_cpu_nios2_oci_dtrace\|CPU_System_cpu_0_cpu_nios2_oci_td_mode:CPU_System_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_dtrace:the_CPU_System_cpu_0_cpu_nios2_oci_dtrace\|CPU_System_cpu_0_cpu_nios2_oci_td_mode:CPU_System_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "CPU_System_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_fifo CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_fifo" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306318921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\|CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\|CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\|CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\|CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\|CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_fifo:the_CPU_System_cpu_0_cpu_nios2_oci_fifo\|CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_pib CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_pib:the_CPU_System_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_pib:the_CPU_System_cpu_0_cpu_nios2_oci_pib\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_pib" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_oci_im CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_im:the_CPU_System_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_oci_im\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_oci_im:the_CPU_System_cpu_0_cpu_nios2_oci_im\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_oci_im" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_avalon_reg CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_avalon_reg:the_CPU_System_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_avalon_reg:the_CPU_System_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_avalon_reg" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_nios2_ocimem CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"CPU_System_cpu_0_cpu_nios2_ocimem\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_nios2_ocimem" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_ociram_sp_ram_module CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"CPU_System_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "CPU_System_cpu_0_cpu_ociram_sp_ram" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319413 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306319413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306319525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306319525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_nios2_ocimem:the_CPU_System_cpu_0_cpu_nios2_ocimem\|CPU_System_cpu_0_cpu_ociram_sp_ram_module:CPU_System_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_debug_slave_wrapper CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"CPU_System_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" "the_CPU_System_cpu_0_cpu_debug_slave_wrapper" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_debug_slave_tck CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|CPU_System_cpu_0_cpu_debug_slave_tck:the_CPU_System_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"CPU_System_cpu_0_cpu_debug_slave_tck\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|CPU_System_cpu_0_cpu_debug_slave_tck:the_CPU_System_cpu_0_cpu_debug_slave_tck\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "the_CPU_System_cpu_0_cpu_debug_slave_tck" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_cpu_0_cpu_debug_slave_sysclk CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|CPU_System_cpu_0_cpu_debug_slave_sysclk:the_CPU_System_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"CPU_System_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|CPU_System_cpu_0_cpu_debug_slave_sysclk:the_CPU_System_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "the_CPU_System_cpu_0_cpu_debug_slave_sysclk" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "CPU_System_cpu_0_cpu_debug_slave_phy" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306319987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy " "Instantiated megafunction \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306319987 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306319987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306320003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306320025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306320565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU_System:u0\|CPU_System_cpu_0:cpu_0\|CPU_System_cpu_0_cpu:cpu\|CPU_System_cpu_0_cpu_nios2_oci:the_CPU_System_cpu_0_cpu_nios2_oci\|CPU_System_cpu_0_cpu_debug_slave_wrapper:the_CPU_System_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_System_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306320942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_fpga_sdram CPU_System:u0\|CPU_System_fpga_sdram:fpga_sdram " "Elaborating entity \"CPU_System_fpga_sdram\" for hierarchy \"CPU_System:u0\|CPU_System_fpga_sdram:fpga_sdram\"" {  } { { "CPU_System/synthesis/CPU_System.v" "fpga_sdram" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306321101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_fpga_sdram_input_efifo_module CPU_System:u0\|CPU_System_fpga_sdram:fpga_sdram\|CPU_System_fpga_sdram_input_efifo_module:the_CPU_System_fpga_sdram_input_efifo_module " "Elaborating entity \"CPU_System_fpga_sdram_input_efifo_module\" for hierarchy \"CPU_System:u0\|CPU_System_fpga_sdram:fpga_sdram\|CPU_System_fpga_sdram_input_efifo_module:the_CPU_System_fpga_sdram_input_efifo_module\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" "the_CPU_System_fpga_sdram_input_efifo_module" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_fpga_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306321291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_jtag_uart_0 CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"CPU_System_jtag_uart_0\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\"" {  } { { "CPU_System/synthesis/CPU_System.v" "jtag_uart_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306321327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_jtag_uart_0_scfifo_w CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w " "Elaborating entity \"CPU_System_jtag_uart_0_scfifo_w\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "the_CPU_System_jtag_uart_0_scfifo_w" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306321361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "wfifo" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306321908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306321921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306321921 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306321921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306322027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306322027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306322090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306322090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306322160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306322160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306322295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306322295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306322465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306322465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306322602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306322602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_w:the_CPU_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_jtag_uart_0_scfifo_r CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_r:the_CPU_System_jtag_uart_0_scfifo_r " "Elaborating entity \"CPU_System_jtag_uart_0_scfifo_r\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|CPU_System_jtag_uart_0_scfifo_r:the_CPU_System_jtag_uart_0_scfifo_r\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "the_CPU_System_jtag_uart_0_scfifo_r" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306322676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "CPU_System_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323638 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306323638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU_System:u0\|CPU_System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU_System_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_onchip_memory2_1 CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"CPU_System_onchip_memory2_1\" for hierarchy \"CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\"" {  } { { "CPU_System/synthesis/CPU_System.v" "onchip_memory2_1" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306323932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_System_onchip_memory2_1.hex " "Parameter \"init_file\" = \"CPU_System_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306323932 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306323932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nn1 " "Found entity 1: altsyncram_0nn1" {  } { { "db/altsyncram_0nn1.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/altsyncram_0nn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306324048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306324048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0nn1 CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_0nn1:auto_generated " "Elaborating entity \"altsyncram_0nn1\" for hierarchy \"CPU_System:u0\|CPU_System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_0nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_pio_input_0 CPU_System:u0\|CPU_System_pio_input_0:pio_input_0 " "Elaborating entity \"CPU_System_pio_input_0\" for hierarchy \"CPU_System:u0\|CPU_System_pio_input_0:pio_input_0\"" {  } { { "CPU_System/synthesis/CPU_System.v" "pio_input_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_pio_output_0 CPU_System:u0\|CPU_System_pio_output_0:pio_output_0 " "Elaborating entity \"CPU_System_pio_output_0\" for hierarchy \"CPU_System:u0\|CPU_System_pio_output_0:pio_output_0\"" {  } { { "CPU_System/synthesis/CPU_System.v" "pio_output_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_pll CPU_System:u0\|CPU_System_pll:pll " "Elaborating entity \"CPU_System_pll\" for hierarchy \"CPU_System:u0\|CPU_System_pll:pll\"" {  } { { "CPU_System/synthesis/CPU_System.v" "pll" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_pll.v" "altera_pll_i" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557306324940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_pll.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306324978 ""}  } { { "CPU_System/synthesis/submodules/CPU_System_pll.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306324978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_sysid CPU_System:u0\|CPU_System_sysid:sysid " "Elaborating entity \"CPU_System_sysid\" for hierarchy \"CPU_System:u0\|CPU_System_sysid:sysid\"" {  } { { "CPU_System/synthesis/CPU_System.v" "sysid" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306324999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_timer_system CPU_System:u0\|CPU_System_timer_system:timer_system " "Elaborating entity \"CPU_System_timer_system\" for hierarchy \"CPU_System:u0\|CPU_System_timer_system:timer_system\"" {  } { { "CPU_System/synthesis/CPU_System.v" "timer_system" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306325020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_System_mm_interconnect_0\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPU_System/synthesis/CPU_System.v" "mm_interconnect_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306325084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306325720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306325774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306325938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cpu_0_debug_mem_slave_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_system_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_system_s1_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "timer_system_s1_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_output_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_output_0_s1_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "pio_output_0_s1_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_sdram_s1_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_sdram_s1_agent\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_agent" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306326947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rsp_fifo\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_agent_rsp_fifo" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_agent_rdata_fifo" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router:router " "Elaborating entity \"CPU_System_mm_interconnect_0_router\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router:router\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "router" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_default_decode CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router:router\|CPU_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU_System_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router:router\|CPU_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_001 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU_System_mm_interconnect_0_router_001\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_001:router_001\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "router_001" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_001_default_decode CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_001:router_001\|CPU_System_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU_System_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_001:router_001\|CPU_System_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_002 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU_System_mm_interconnect_0_router_002\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_002:router_002\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_002_default_decode CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_002:router_002\|CPU_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_002:router_002\|CPU_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_004 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"CPU_System_mm_interconnect_0_router_004\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_004:router_004\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "router_004" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_004_default_decode CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_004:router_004\|CPU_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"CPU_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_004:router_004\|CPU_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_009 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"CPU_System_mm_interconnect_0_router_009\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_009:router_009\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "router_009" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_router_009_default_decode CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_009:router_009\|CPU_System_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"CPU_System_mm_interconnect_0_router_009_default_decode\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_router_009:router_009\|CPU_System_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_sdram_s1_burst_adapter\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_burst_adapter" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "CPU_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_cmd_demux CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU_System_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_cmd_demux_001 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU_System_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_cmd_mux CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU_System_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_cmd_mux_002 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"CPU_System_mm_interconnect_0_cmd_mux_002\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_cmd_mux_002.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306327949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_rsp_demux CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU_System_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_rsp_mux CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU_System_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_rsp_mux_001 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU_System_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_sdram_s1_rsp_width_adapter\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_rsp_width_adapter" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557306328437 "|top|CPU_System:u0|CPU_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557306328439 "|top|CPU_System:u0|CPU_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557306328439 "|top|CPU_System:u0|CPU_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_sdram_s1_cmd_width_adapter\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "fpga_sdram_s1_cmd_width_adapter" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_avalon_st_adapter CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_avalon_st_adapter_007 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"CPU_System_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0.v" 3809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|CPU_System_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|CPU_System_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/CPU_System_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_System_irq_mapper CPU_System:u0\|CPU_System_irq_mapper:irq_mapper " "Elaborating entity \"CPU_System_irq_mapper\" for hierarchy \"CPU_System:u0\|CPU_System_irq_mapper:irq_mapper\"" {  } { { "CPU_System/synthesis/CPU_System.v" "irq_mapper" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU_System:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU_System:u0\|altera_reset_controller:rst_controller\"" {  } { { "CPU_System/synthesis/CPU_System.v" "rst_controller" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/CPU_System.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU_System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU_System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPU_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU_System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU_System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPU_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306328854 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557306331994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.08.11:05:48 Progress: Loading sldf79ec6db/alt_sld_fab_wrapper_hw.tcl " "2019.05.08.11:05:48 Progress: Loading sldf79ec6db/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306348966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306359030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306359624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306364560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306364878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306365229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306365599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306365670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306365683 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557306366502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf79ec6db/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf79ec6db/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf79ec6db/alt_sld_fab.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306366997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306366997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306367215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306367215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306367235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306367235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306367408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306367408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306367626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306367626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306367626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/ip/sldf79ec6db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306367822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306367822 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557306377639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557306377639 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557306377639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306377747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"CPU_System:u0\|CPU_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557306377747 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557306377747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557306377898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306377898 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557306379285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557306382466 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557306382466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306382933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "399 " "399 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557306387392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306388885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fenta/Desktop/DSPC/ExProject/output_files/qsys_basic.map.smsg " "Generated suppressed messages file C:/Users/fenta/Desktop/DSPC/ExProject/output_files/qsys_basic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306393574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557306401176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557306401176 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557306401715 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557306401715 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance CPU_System:u0\|CPU_System_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557306401746 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557306401746 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557306402661 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557306402661 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557306402661 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/ExProject/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557306402661 "|top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557306402661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2775 " "Implemented 2775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557306402693 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557306402693 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557306402693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2548 " "Implemented 2548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557306402693 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557306402693 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557306402693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557306402693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557306402872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:06:42 2019 " "Processing ended: Wed May 08 11:06:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557306402872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557306402872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557306402872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557306402872 ""}
