
*** Running vivado
    with args -log LAPILU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LAPILU.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LAPILU.tcl -notrace
Command: link_design -top LAPILU -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.320 ; gain = 0.000 ; free physical = 587 ; free virtual = 2958
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/constrs_1/imports/VHDL/Puertos-Nexys-A7-100T.xdc]
Finished Parsing XDC File [/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.srcs/constrs_1/imports/VHDL/Puertos-Nexys-A7-100T.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1880.645 ; gain = 0.000 ; free physical = 500 ; free virtual = 2871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1883.613 ; gain = 352.477 ; free physical = 499 ; free virtual = 2871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1962.223 ; gain = 78.609 ; free physical = 461 ; free virtual = 2838

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b6232e95

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2361.074 ; gain = 398.852 ; free physical = 166 ; free virtual = 2445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b6232e95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b6232e95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 69cffbdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 69cffbdc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 69cffbdc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 69cffbdc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288
Ending Logic Optimization Task | Checksum: aa0e85dc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 174 ; free virtual = 2288

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aa0e85dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 173 ; free virtual = 2287

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aa0e85dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 173 ; free virtual = 2287

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 173 ; free virtual = 2287
Ending Netlist Obfuscation Task | Checksum: aa0e85dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 173 ; free virtual = 2287
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2518.012 ; gain = 634.398 ; free physical = 173 ; free virtual = 2287
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.012 ; gain = 0.000 ; free physical = 173 ; free virtual = 2287
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LAPILU_drc_opted.rpt -pb LAPILU_drc_opted.pb -rpx LAPILU_drc_opted.rpx
Command: report_drc -file LAPILU_drc_opted.rpt -pb LAPILU_drc_opted.pb -rpx LAPILU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 158 ; free virtual = 2276
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3a88e258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 158 ; free virtual = 2276
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 158 ; free virtual = 2276

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 68f6ef40

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 144 ; free virtual = 2265

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1453bfb53

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 139 ; free virtual = 2261

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1453bfb53

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 139 ; free virtual = 2261
Phase 1 Placer Initialization | Checksum: 1453bfb53

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 137 ; free virtual = 2260

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1453bfb53

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2561.000 ; gain = 0.000 ; free physical = 135 ; free virtual = 2258

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 795733f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.973 ; gain = 11.973 ; free physical = 128 ; free virtual = 2227
Phase 2 Global Placement | Checksum: 795733f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.973 ; gain = 11.973 ; free physical = 128 ; free virtual = 2227

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 795733f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.973 ; gain = 11.973 ; free physical = 128 ; free virtual = 2227

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 79a09c19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.973 ; gain = 11.973 ; free physical = 128 ; free virtual = 2227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a396799f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.973 ; gain = 11.973 ; free physical = 127 ; free virtual = 2226

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a396799f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.973 ; gain = 11.973 ; free physical = 127 ; free virtual = 2226

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a3a63a49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 143 ; free virtual = 2243

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a3a63a49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 143 ; free virtual = 2243

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a3a63a49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 143 ; free virtual = 2243
Phase 3 Detail Placement | Checksum: 1a3a63a49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 143 ; free virtual = 2243

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a3a63a49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 143 ; free virtual = 2243

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a3a63a49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 144 ; free virtual = 2244

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a3a63a49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 144 ; free virtual = 2244

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.977 ; gain = 0.000 ; free physical = 144 ; free virtual = 2244
Phase 4.4 Final Placement Cleanup | Checksum: 1a3a63a49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 144 ; free virtual = 2244
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a3a63a49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 144 ; free virtual = 2244
Ending Placer Task | Checksum: 12b4524d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 144 ; free virtual = 2244
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.977 ; gain = 12.977 ; free physical = 154 ; free virtual = 2254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.977 ; gain = 0.000 ; free physical = 154 ; free virtual = 2254
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2590.887 ; gain = 2.969 ; free physical = 155 ; free virtual = 2256
INFO: [Common 17-1381] The checkpoint '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file LAPILU_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2590.887 ; gain = 0.000 ; free physical = 147 ; free virtual = 2248
INFO: [runtcl-4] Executing : report_utilization -file LAPILU_utilization_placed.rpt -pb LAPILU_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file LAPILU_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2590.887 ; gain = 0.000 ; free physical = 155 ; free virtual = 2255
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.887 ; gain = 0.000 ; free physical = 134 ; free virtual = 2235
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2602.762 ; gain = 2.969 ; free physical = 133 ; free virtual = 2234
INFO: [Common 17-1381] The checkpoint '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f0bc427b ConstDB: 0 ShapeSum: 3a88e258 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8f7fdcb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2733.062 ; gain = 85.676 ; free physical = 120 ; free virtual = 2047
Post Restoration Checksum: NetGraph: 3dc3a7af NumContArr: ab34561c Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e8f7fdcb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2741.059 ; gain = 93.672 ; free physical = 112 ; free virtual = 2030

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e8f7fdcb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2741.059 ; gain = 93.672 ; free physical = 113 ; free virtual = 2029
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: eed97eb2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2747.324 ; gain = 99.938 ; free physical = 133 ; free virtual = 2028

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2026

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2026
Phase 4 Rip-up And Reroute | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2026

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2026

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2026
Phase 6 Post Hold Fix | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2026

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.70436e-05 %
  Global Horizontal Routing Utilization  = 0.000284172 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 130 ; free virtual = 2025

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 129 ; free virtual = 2024

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 94aa0309

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 129 ; free virtual = 2024
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.758 ; gain = 104.371 ; free physical = 147 ; free virtual = 2042

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2751.758 ; gain = 148.996 ; free physical = 148 ; free virtual = 2044
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.758 ; gain = 0.000 ; free physical = 148 ; free virtual = 2044
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.633 ; gain = 11.875 ; free physical = 147 ; free virtual = 2043
INFO: [Common 17-1381] The checkpoint '/home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LAPILU_drc_routed.rpt -pb LAPILU_drc_routed.pb -rpx LAPILU_drc_routed.rpx
Command: report_drc -file LAPILU_drc_routed.rpt -pb LAPILU_drc_routed.pb -rpx LAPILU_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file LAPILU_methodology_drc_routed.rpt -pb LAPILU_methodology_drc_routed.pb -rpx LAPILU_methodology_drc_routed.rpx
Command: report_methodology -file LAPILU_methodology_drc_routed.rpt -pb LAPILU_methodology_drc_routed.pb -rpx LAPILU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/millocorona/Desarrollo/VHDL/LAPILU-SimpleSoftCoreMicroProcessorUnit/LAPILU-SimpleSoftCoreMicroProcessorUnit.runs/impl_1/LAPILU_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file LAPILU_power_routed.rpt -pb LAPILU_power_summary_routed.pb -rpx LAPILU_power_routed.rpx
Command: report_power -file LAPILU_power_routed.rpt -pb LAPILU_power_summary_routed.pb -rpx LAPILU_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file LAPILU_route_status.rpt -pb LAPILU_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file LAPILU_timing_summary_routed.rpt -pb LAPILU_timing_summary_routed.pb -rpx LAPILU_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file LAPILU_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file LAPILU_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file LAPILU_bus_skew_routed.rpt -pb LAPILU_bus_skew_routed.pb -rpx LAPILU_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr  7 18:13:20 2020...
