circuit OCPburst_SPI_memory :
  module SPI :
    input clock : Clock
    input reset : UInt<1>
    input io_ReadEnable : UInt<1>
    input io_WriteEnable : UInt<1>
    input io_Address : UInt<24>
    input io_WriteData_0 : UInt<32>
    input io_WriteData_1 : UInt<32>
    input io_WriteData_2 : UInt<32>
    input io_WriteData_3 : UInt<32>
    input io_ByteEnable : UInt<16>
    output io_ReadData_0 : UInt<32>
    output io_ReadData_1 : UInt<32>
    output io_ReadData_2 : UInt<32>
    output io_ReadData_3 : UInt<32>
    output io_DataValid : UInt<1>
    output io_WriteCompleted : UInt<1>
    output io_CE : UInt<1>
    output io_MOSI : UInt<1>
    input io_MISO : UInt<1>

    reg StateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), StateReg) @[SPI.scala 47:25]
    reg SubStateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), SubStateReg) @[SPI.scala 50:28]
    reg CntReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), CntReg) @[SPI.scala 52:23]
    node _T = eq(UInt<3>("h0"), StateReg) @[Conditional.scala 37:30]
    node _T_1 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 57:37]
    node _T_2 = tail(_T_1, 1) @[SPI.scala 57:37]
    node _T_3 = dshr(UInt<8>("h66"), _T_2) @[SPI.scala 57:32]
    node _T_4 = bits(_T_3, 0, 0) @[SPI.scala 57:32]
    node _T_5 = add(CntReg, UInt<1>("h1")) @[SPI.scala 58:24]
    node _T_6 = tail(_T_5, 1) @[SPI.scala 58:24]
    node _T_7 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 60:19]
    node _GEN_0 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 60:28 SPI.scala 61:15 SPI.scala 56:13]
    node _GEN_1 = mux(_T_7, UInt<1>("h0"), _T_6) @[SPI.scala 60:28 SPI.scala 62:16 SPI.scala 58:14]
    node _GEN_2 = mux(_T_7, UInt<1>("h0"), _T_4) @[SPI.scala 60:28 SPI.scala 63:17 SPI.scala 57:15]
    node _GEN_3 = mux(_T_7, UInt<3>("h1"), StateReg) @[SPI.scala 60:28 SPI.scala 65:18 SPI.scala 47:25]
    node _T_8 = eq(UInt<3>("h1"), StateReg) @[Conditional.scala 37:30]
    node _T_9 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 70:31]
    node _T_10 = tail(_T_9, 1) @[SPI.scala 70:31]
    node _T_11 = dshr(UInt<8>("h99"), _T_10) @[SPI.scala 70:26]
    node _T_12 = bits(_T_11, 0, 0) @[SPI.scala 70:26]
    node _T_13 = add(CntReg, UInt<1>("h1")) @[SPI.scala 71:24]
    node _T_14 = tail(_T_13, 1) @[SPI.scala 71:24]
    node _T_15 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 73:19]
    node _GEN_4 = mux(io_WriteEnable, UInt<3>("h4"), UInt<3>("h2")) @[SPI.scala 81:36 SPI.scala 82:20 SPI.scala 85:20]
    node _GEN_5 = mux(io_ReadEnable, UInt<3>("h3"), _GEN_4) @[SPI.scala 78:29 SPI.scala 79:20]
    node _GEN_6 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 73:28 SPI.scala 74:15 SPI.scala 69:13]
    node _GEN_7 = mux(_T_15, UInt<1>("h0"), _T_14) @[SPI.scala 73:28 SPI.scala 75:16 SPI.scala 71:14]
    node _GEN_8 = mux(_T_15, UInt<1>("h0"), _T_12) @[SPI.scala 73:28 SPI.scala 76:17 SPI.scala 70:15]
    node _GEN_9 = mux(_T_15, _GEN_5, StateReg) @[SPI.scala 73:28 SPI.scala 47:25]
    node _T_16 = eq(UInt<3>("h2"), StateReg) @[Conditional.scala 37:30]
    node _GEN_10 = mux(io_WriteEnable, UInt<3>("h4"), StateReg) @[SPI.scala 97:34 SPI.scala 98:18 SPI.scala 47:25]
    node _GEN_11 = mux(io_ReadEnable, UInt<3>("h3"), _GEN_10) @[SPI.scala 94:27 SPI.scala 95:18]
    node _T_17 = eq(UInt<3>("h3"), StateReg) @[Conditional.scala 37:30]
    node _T_18 = eq(UInt<3>("h0"), SubStateReg) @[Conditional.scala 37:30]
    node _T_19 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 105:37]
    node _T_20 = tail(_T_19, 1) @[SPI.scala 105:37]
    node _T_21 = dshr(UInt<8>("h3"), _T_20) @[SPI.scala 105:32]
    node _T_22 = bits(_T_21, 0, 0) @[SPI.scala 105:32]
    node _T_23 = add(CntReg, UInt<1>("h1")) @[SPI.scala 106:28]
    node _T_24 = tail(_T_23, 1) @[SPI.scala 106:28]
    node _T_25 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 108:23]
    node _GEN_12 = mux(_T_25, UInt<1>("h0"), _T_24) @[SPI.scala 108:32 SPI.scala 109:20 SPI.scala 106:18]
    node _GEN_13 = mux(_T_25, UInt<3>("h1"), SubStateReg) @[SPI.scala 108:32 SPI.scala 110:25 SPI.scala 50:28]
    node _T_26 = eq(UInt<3>("h1"), SubStateReg) @[Conditional.scala 37:30]
    node _T_27 = sub(UInt<5>("h18"), CntReg) @[SPI.scala 115:38]
    node _T_28 = tail(_T_27, 1) @[SPI.scala 115:38]
    node _T_29 = dshr(io_Address, _T_28) @[SPI.scala 115:32]
    node _T_30 = bits(_T_29, 0, 0) @[SPI.scala 115:32]
    node _T_31 = add(CntReg, UInt<1>("h1")) @[SPI.scala 116:28]
    node _T_32 = tail(_T_31, 1) @[SPI.scala 116:28]
    node _T_33 = eq(CntReg, UInt<5>("h17")) @[SPI.scala 118:23]
    node _GEN_14 = mux(_T_33, UInt<1>("h0"), _T_32) @[SPI.scala 118:33 SPI.scala 119:20 SPI.scala 116:18]
    node _GEN_15 = mux(_T_33, UInt<3>("h3"), SubStateReg) @[SPI.scala 118:33 SPI.scala 120:25 SPI.scala 50:28]
    node _T_34 = eq(UInt<3>("h3"), SubStateReg) @[Conditional.scala 37:30]
    reg hi : UInt<128>, clock with :
      reset => (UInt<1>("h0"), hi) @[SPI.scala 126:32]
    node _T_35 = cat(hi, io_MISO) @[Cat.scala 30:58]
    node _T_36 = add(CntReg, UInt<1>("h1")) @[SPI.scala 129:28]
    node _T_37 = tail(_T_36, 1) @[SPI.scala 129:28]
    node _T_38 = eq(CntReg, UInt<7>("h7f")) @[SPI.scala 130:23]
    node _T_39 = bits(hi, 127, 96) @[SPI.scala 131:38]
    node _T_40 = bits(hi, 95, 64) @[SPI.scala 132:38]
    node _T_41 = bits(hi, 63, 32) @[SPI.scala 133:38]
    node _T_42 = bits(hi, 31, 0) @[SPI.scala 134:38]
    node _GEN_16 = mux(_T_38, _T_39, UInt<1>("h0")) @[SPI.scala 130:34 SPI.scala 131:28 SPI.scala 39:18]
    node _GEN_17 = mux(_T_38, _T_40, UInt<1>("h0")) @[SPI.scala 130:34 SPI.scala 132:28 SPI.scala 40:18]
    node _GEN_18 = mux(_T_38, _T_41, UInt<1>("h0")) @[SPI.scala 130:34 SPI.scala 133:28 SPI.scala 41:18]
    node _GEN_19 = mux(_T_38, _T_42, UInt<1>("h0")) @[SPI.scala 130:34 SPI.scala 134:28 SPI.scala 42:18]
    node _GEN_20 = mux(_T_38, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 130:34 SPI.scala 136:26 SPI.scala 38:16]
    node _GEN_21 = mux(_T_38, UInt<3>("h2"), StateReg) @[SPI.scala 130:34 SPI.scala 138:22 SPI.scala 47:25]
    node _GEN_22 = mux(_T_34, _T_37, CntReg) @[Conditional.scala 39:67 SPI.scala 129:18 SPI.scala 52:23]
    node _GEN_23 = mux(_T_34, _GEN_16, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 39:18]
    node _GEN_24 = mux(_T_34, _GEN_17, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 40:18]
    node _GEN_25 = mux(_T_34, _GEN_18, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 41:18]
    node _GEN_26 = mux(_T_34, _GEN_19, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_27 = mux(_T_34, _GEN_20, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 38:16]
    node _GEN_28 = mux(_T_34, _GEN_21, StateReg) @[Conditional.scala 39:67 SPI.scala 47:25]
    node _GEN_29 = mux(_T_26, _T_30, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 115:19 SPI.scala 35:11]
    node _GEN_30 = mux(_T_26, _GEN_14, _GEN_22) @[Conditional.scala 39:67]
    node _GEN_31 = mux(_T_26, _GEN_15, SubStateReg) @[Conditional.scala 39:67 SPI.scala 50:28]
    node _GEN_32 = mux(_T_26, UInt<1>("h0"), _GEN_23) @[Conditional.scala 39:67 SPI.scala 39:18]
    node _GEN_33 = mux(_T_26, UInt<1>("h0"), _GEN_24) @[Conditional.scala 39:67 SPI.scala 40:18]
    node _GEN_34 = mux(_T_26, UInt<1>("h0"), _GEN_25) @[Conditional.scala 39:67 SPI.scala 41:18]
    node _GEN_35 = mux(_T_26, UInt<1>("h0"), _GEN_26) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_36 = mux(_T_26, UInt<1>("h0"), _GEN_27) @[Conditional.scala 39:67 SPI.scala 38:16]
    node _GEN_37 = mux(_T_26, StateReg, _GEN_28) @[Conditional.scala 39:67 SPI.scala 47:25]
    node _GEN_38 = mux(_T_18, UInt<1>("h1"), UInt<1>("h1")) @[Conditional.scala 40:58 SPI.scala 104:17 SPI.scala 34:9]
    node _GEN_39 = mux(_T_18, _T_22, _GEN_29) @[Conditional.scala 40:58 SPI.scala 105:19]
    node _GEN_40 = mux(_T_18, _GEN_12, _GEN_30) @[Conditional.scala 40:58]
    node _GEN_41 = mux(_T_18, _GEN_13, _GEN_31) @[Conditional.scala 40:58]
    node _GEN_42 = mux(_T_18, UInt<1>("h0"), _GEN_32) @[Conditional.scala 40:58 SPI.scala 39:18]
    node _GEN_43 = mux(_T_18, UInt<1>("h0"), _GEN_33) @[Conditional.scala 40:58 SPI.scala 40:18]
    node _GEN_44 = mux(_T_18, UInt<1>("h0"), _GEN_34) @[Conditional.scala 40:58 SPI.scala 41:18]
    node _GEN_45 = mux(_T_18, UInt<1>("h0"), _GEN_35) @[Conditional.scala 40:58 SPI.scala 42:18]
    node _GEN_46 = mux(_T_18, UInt<1>("h0"), _GEN_36) @[Conditional.scala 40:58 SPI.scala 38:16]
    node _GEN_47 = mux(_T_18, StateReg, _GEN_37) @[Conditional.scala 40:58 SPI.scala 47:25]
    node _T_43 = eq(UInt<3>("h4"), StateReg) @[Conditional.scala 37:30]
    reg REG : UInt<24>, clock with :
      reset => (UInt<1>("h0"), REG) @[SPI.scala 151:32]
    reg REG_1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[SPI.scala 154:27]
    node _T_44 = eq(UInt<3>("h4"), SubStateReg) @[Conditional.scala 37:30]
    node _T_45 = eq(UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_46 = bits(io_ByteEnable, 0, 0) @[SPI.scala 168:46]
    node _T_47 = and(_T_45, _T_46) @[SPI.scala 168:30]
    node _T_48 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_49 = and(_T_47, _T_48) @[SPI.scala 168:50]
    node _T_50 = gt(UInt<1>("h0"), REG_1) @[SPI.scala 175:28]
    node _T_51 = bits(io_ByteEnable, 0, 0) @[SPI.scala 175:53]
    node _T_52 = and(_T_50, _T_51) @[SPI.scala 175:37]
    node _T_53 = shl(UInt<1>("h0"), 3) @[SPI.scala 176:48]
    node _T_54 = add(io_Address, _T_53) @[SPI.scala 176:41]
    node _T_55 = tail(_T_54, 1) @[SPI.scala 176:41]
    node _GEN_48 = mux(_T_52, _T_55, REG) @[SPI.scala 175:57 SPI.scala 176:27 SPI.scala 151:32]
    node _GEN_49 = mux(_T_52, UInt<1>("h0"), REG_1) @[SPI.scala 175:57 SPI.scala 177:22 SPI.scala 154:27]
    node _GEN_50 = mux(_T_52, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_0 = UInt<1>("h0") @[SPI.scala 158:27 SPI.scala 160:22]
    node _GEN_51 = mux(_WIRE_0, UInt<1>("h1"), _GEN_50) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_52 = mux(_WIRE_0, REG, _GEN_48) @[SPI.scala 172:33 SPI.scala 151:32]
    node _GEN_53 = mux(_WIRE_0, REG_1, _GEN_49) @[SPI.scala 172:33 SPI.scala 154:27]
    node _GEN_54 = mux(_T_49, io_Address, _GEN_52) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_55 = mux(_T_49, UInt<1>("h1"), _GEN_51) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_56 = mux(_T_49, REG_1, _GEN_53) @[SPI.scala 168:68 SPI.scala 154:27]
    node _T_56 = eq(UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_57 = bits(io_ByteEnable, 1, 1) @[SPI.scala 168:46]
    node _T_58 = and(_T_56, _T_57) @[SPI.scala 168:30]
    node _T_59 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_60 = and(_T_58, _T_59) @[SPI.scala 168:50]
    node _T_61 = gt(UInt<1>("h1"), REG_1) @[SPI.scala 175:28]
    node _T_62 = bits(io_ByteEnable, 1, 1) @[SPI.scala 175:53]
    node _T_63 = and(_T_61, _T_62) @[SPI.scala 175:37]
    node _T_64 = shl(UInt<1>("h1"), 3) @[SPI.scala 176:48]
    node _T_65 = add(io_Address, _T_64) @[SPI.scala 176:41]
    node _T_66 = tail(_T_65, 1) @[SPI.scala 176:41]
    node _GEN_57 = mux(_T_63, _T_66, _GEN_54) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_58 = mux(_T_63, UInt<1>("h1"), _GEN_56) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_59 = mux(_T_63, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_1 = _GEN_55 @[SPI.scala 158:27]
    node _GEN_60 = mux(_WIRE_1, UInt<1>("h1"), _GEN_59) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_61 = mux(_WIRE_1, _GEN_54, _GEN_57) @[SPI.scala 172:33]
    node _GEN_62 = mux(_WIRE_1, _GEN_56, _GEN_58) @[SPI.scala 172:33]
    node _GEN_63 = mux(_T_60, io_Address, _GEN_61) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_64 = mux(_T_60, UInt<1>("h1"), _GEN_60) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_65 = mux(_T_60, _GEN_56, _GEN_62) @[SPI.scala 168:68]
    node _T_67 = eq(UInt<2>("h2"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_68 = bits(io_ByteEnable, 2, 2) @[SPI.scala 168:46]
    node _T_69 = and(_T_67, _T_68) @[SPI.scala 168:30]
    node _T_70 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_71 = and(_T_69, _T_70) @[SPI.scala 168:50]
    node _T_72 = gt(UInt<2>("h2"), REG_1) @[SPI.scala 175:28]
    node _T_73 = bits(io_ByteEnable, 2, 2) @[SPI.scala 175:53]
    node _T_74 = and(_T_72, _T_73) @[SPI.scala 175:37]
    node _T_75 = shl(UInt<2>("h2"), 3) @[SPI.scala 176:48]
    node _T_76 = add(io_Address, _T_75) @[SPI.scala 176:41]
    node _T_77 = tail(_T_76, 1) @[SPI.scala 176:41]
    node _GEN_66 = mux(_T_74, _T_77, _GEN_63) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_67 = mux(_T_74, UInt<2>("h2"), _GEN_65) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_68 = mux(_T_74, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_2 = _GEN_64 @[SPI.scala 158:27]
    node _GEN_69 = mux(_WIRE_2, UInt<1>("h1"), _GEN_68) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_70 = mux(_WIRE_2, _GEN_63, _GEN_66) @[SPI.scala 172:33]
    node _GEN_71 = mux(_WIRE_2, _GEN_65, _GEN_67) @[SPI.scala 172:33]
    node _GEN_72 = mux(_T_71, io_Address, _GEN_70) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_73 = mux(_T_71, UInt<1>("h1"), _GEN_69) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_74 = mux(_T_71, _GEN_65, _GEN_71) @[SPI.scala 168:68]
    node _T_78 = eq(UInt<2>("h3"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_79 = bits(io_ByteEnable, 3, 3) @[SPI.scala 168:46]
    node _T_80 = and(_T_78, _T_79) @[SPI.scala 168:30]
    node _T_81 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_82 = and(_T_80, _T_81) @[SPI.scala 168:50]
    node _T_83 = gt(UInt<2>("h3"), REG_1) @[SPI.scala 175:28]
    node _T_84 = bits(io_ByteEnable, 3, 3) @[SPI.scala 175:53]
    node _T_85 = and(_T_83, _T_84) @[SPI.scala 175:37]
    node _T_86 = shl(UInt<2>("h3"), 3) @[SPI.scala 176:48]
    node _T_87 = add(io_Address, _T_86) @[SPI.scala 176:41]
    node _T_88 = tail(_T_87, 1) @[SPI.scala 176:41]
    node _GEN_75 = mux(_T_85, _T_88, _GEN_72) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_76 = mux(_T_85, UInt<2>("h3"), _GEN_74) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_77 = mux(_T_85, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_3 = _GEN_73 @[SPI.scala 158:27]
    node _GEN_78 = mux(_WIRE_3, UInt<1>("h1"), _GEN_77) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_79 = mux(_WIRE_3, _GEN_72, _GEN_75) @[SPI.scala 172:33]
    node _GEN_80 = mux(_WIRE_3, _GEN_74, _GEN_76) @[SPI.scala 172:33]
    node _GEN_81 = mux(_T_82, io_Address, _GEN_79) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_82 = mux(_T_82, UInt<1>("h1"), _GEN_78) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_83 = mux(_T_82, _GEN_74, _GEN_80) @[SPI.scala 168:68]
    node _T_89 = eq(UInt<3>("h4"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_90 = bits(io_ByteEnable, 4, 4) @[SPI.scala 168:46]
    node _T_91 = and(_T_89, _T_90) @[SPI.scala 168:30]
    node _T_92 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_93 = and(_T_91, _T_92) @[SPI.scala 168:50]
    node _T_94 = gt(UInt<3>("h4"), REG_1) @[SPI.scala 175:28]
    node _T_95 = bits(io_ByteEnable, 4, 4) @[SPI.scala 175:53]
    node _T_96 = and(_T_94, _T_95) @[SPI.scala 175:37]
    node _T_97 = shl(UInt<3>("h4"), 3) @[SPI.scala 176:48]
    node _T_98 = add(io_Address, _T_97) @[SPI.scala 176:41]
    node _T_99 = tail(_T_98, 1) @[SPI.scala 176:41]
    node _GEN_84 = mux(_T_96, _T_99, _GEN_81) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_85 = mux(_T_96, UInt<3>("h4"), _GEN_83) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_86 = mux(_T_96, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_4 = _GEN_82 @[SPI.scala 158:27]
    node _GEN_87 = mux(_WIRE_4, UInt<1>("h1"), _GEN_86) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_88 = mux(_WIRE_4, _GEN_81, _GEN_84) @[SPI.scala 172:33]
    node _GEN_89 = mux(_WIRE_4, _GEN_83, _GEN_85) @[SPI.scala 172:33]
    node _GEN_90 = mux(_T_93, io_Address, _GEN_88) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_91 = mux(_T_93, UInt<1>("h1"), _GEN_87) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_92 = mux(_T_93, _GEN_83, _GEN_89) @[SPI.scala 168:68]
    node _T_100 = eq(UInt<3>("h5"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_101 = bits(io_ByteEnable, 5, 5) @[SPI.scala 168:46]
    node _T_102 = and(_T_100, _T_101) @[SPI.scala 168:30]
    node _T_103 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_104 = and(_T_102, _T_103) @[SPI.scala 168:50]
    node _T_105 = gt(UInt<3>("h5"), REG_1) @[SPI.scala 175:28]
    node _T_106 = bits(io_ByteEnable, 5, 5) @[SPI.scala 175:53]
    node _T_107 = and(_T_105, _T_106) @[SPI.scala 175:37]
    node _T_108 = shl(UInt<3>("h5"), 3) @[SPI.scala 176:48]
    node _T_109 = add(io_Address, _T_108) @[SPI.scala 176:41]
    node _T_110 = tail(_T_109, 1) @[SPI.scala 176:41]
    node _GEN_93 = mux(_T_107, _T_110, _GEN_90) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_94 = mux(_T_107, UInt<3>("h5"), _GEN_92) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_95 = mux(_T_107, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_5 = _GEN_91 @[SPI.scala 158:27]
    node _GEN_96 = mux(_WIRE_5, UInt<1>("h1"), _GEN_95) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_97 = mux(_WIRE_5, _GEN_90, _GEN_93) @[SPI.scala 172:33]
    node _GEN_98 = mux(_WIRE_5, _GEN_92, _GEN_94) @[SPI.scala 172:33]
    node _GEN_99 = mux(_T_104, io_Address, _GEN_97) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_100 = mux(_T_104, UInt<1>("h1"), _GEN_96) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_101 = mux(_T_104, _GEN_92, _GEN_98) @[SPI.scala 168:68]
    node _T_111 = eq(UInt<3>("h6"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_112 = bits(io_ByteEnable, 6, 6) @[SPI.scala 168:46]
    node _T_113 = and(_T_111, _T_112) @[SPI.scala 168:30]
    node _T_114 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_115 = and(_T_113, _T_114) @[SPI.scala 168:50]
    node _T_116 = gt(UInt<3>("h6"), REG_1) @[SPI.scala 175:28]
    node _T_117 = bits(io_ByteEnable, 6, 6) @[SPI.scala 175:53]
    node _T_118 = and(_T_116, _T_117) @[SPI.scala 175:37]
    node _T_119 = shl(UInt<3>("h6"), 3) @[SPI.scala 176:48]
    node _T_120 = add(io_Address, _T_119) @[SPI.scala 176:41]
    node _T_121 = tail(_T_120, 1) @[SPI.scala 176:41]
    node _GEN_102 = mux(_T_118, _T_121, _GEN_99) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_103 = mux(_T_118, UInt<3>("h6"), _GEN_101) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_104 = mux(_T_118, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_6 = _GEN_100 @[SPI.scala 158:27]
    node _GEN_105 = mux(_WIRE_6, UInt<1>("h1"), _GEN_104) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_106 = mux(_WIRE_6, _GEN_99, _GEN_102) @[SPI.scala 172:33]
    node _GEN_107 = mux(_WIRE_6, _GEN_101, _GEN_103) @[SPI.scala 172:33]
    node _GEN_108 = mux(_T_115, io_Address, _GEN_106) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_109 = mux(_T_115, UInt<1>("h1"), _GEN_105) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_110 = mux(_T_115, _GEN_101, _GEN_107) @[SPI.scala 168:68]
    node _T_122 = eq(UInt<3>("h7"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_123 = bits(io_ByteEnable, 7, 7) @[SPI.scala 168:46]
    node _T_124 = and(_T_122, _T_123) @[SPI.scala 168:30]
    node _T_125 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_126 = and(_T_124, _T_125) @[SPI.scala 168:50]
    node _T_127 = gt(UInt<3>("h7"), REG_1) @[SPI.scala 175:28]
    node _T_128 = bits(io_ByteEnable, 7, 7) @[SPI.scala 175:53]
    node _T_129 = and(_T_127, _T_128) @[SPI.scala 175:37]
    node _T_130 = shl(UInt<3>("h7"), 3) @[SPI.scala 176:48]
    node _T_131 = add(io_Address, _T_130) @[SPI.scala 176:41]
    node _T_132 = tail(_T_131, 1) @[SPI.scala 176:41]
    node _GEN_111 = mux(_T_129, _T_132, _GEN_108) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_112 = mux(_T_129, UInt<3>("h7"), _GEN_110) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_113 = mux(_T_129, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_7 = _GEN_109 @[SPI.scala 158:27]
    node _GEN_114 = mux(_WIRE_7, UInt<1>("h1"), _GEN_113) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_115 = mux(_WIRE_7, _GEN_108, _GEN_111) @[SPI.scala 172:33]
    node _GEN_116 = mux(_WIRE_7, _GEN_110, _GEN_112) @[SPI.scala 172:33]
    node _GEN_117 = mux(_T_126, io_Address, _GEN_115) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_118 = mux(_T_126, UInt<1>("h1"), _GEN_114) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_119 = mux(_T_126, _GEN_110, _GEN_116) @[SPI.scala 168:68]
    node _T_133 = eq(UInt<4>("h8"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_134 = bits(io_ByteEnable, 8, 8) @[SPI.scala 168:46]
    node _T_135 = and(_T_133, _T_134) @[SPI.scala 168:30]
    node _T_136 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_137 = and(_T_135, _T_136) @[SPI.scala 168:50]
    node _T_138 = gt(UInt<4>("h8"), REG_1) @[SPI.scala 175:28]
    node _T_139 = bits(io_ByteEnable, 8, 8) @[SPI.scala 175:53]
    node _T_140 = and(_T_138, _T_139) @[SPI.scala 175:37]
    node _T_141 = shl(UInt<4>("h8"), 3) @[SPI.scala 176:48]
    node _T_142 = add(io_Address, _T_141) @[SPI.scala 176:41]
    node _T_143 = tail(_T_142, 1) @[SPI.scala 176:41]
    node _GEN_120 = mux(_T_140, _T_143, _GEN_117) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_121 = mux(_T_140, UInt<4>("h8"), _GEN_119) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_122 = mux(_T_140, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_8 = _GEN_118 @[SPI.scala 158:27]
    node _GEN_123 = mux(_WIRE_8, UInt<1>("h1"), _GEN_122) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_124 = mux(_WIRE_8, _GEN_117, _GEN_120) @[SPI.scala 172:33]
    node _GEN_125 = mux(_WIRE_8, _GEN_119, _GEN_121) @[SPI.scala 172:33]
    node _GEN_126 = mux(_T_137, io_Address, _GEN_124) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_127 = mux(_T_137, UInt<1>("h1"), _GEN_123) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_128 = mux(_T_137, _GEN_119, _GEN_125) @[SPI.scala 168:68]
    node _T_144 = eq(UInt<4>("h9"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_145 = bits(io_ByteEnable, 9, 9) @[SPI.scala 168:46]
    node _T_146 = and(_T_144, _T_145) @[SPI.scala 168:30]
    node _T_147 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_148 = and(_T_146, _T_147) @[SPI.scala 168:50]
    node _T_149 = gt(UInt<4>("h9"), REG_1) @[SPI.scala 175:28]
    node _T_150 = bits(io_ByteEnable, 9, 9) @[SPI.scala 175:53]
    node _T_151 = and(_T_149, _T_150) @[SPI.scala 175:37]
    node _T_152 = shl(UInt<4>("h9"), 3) @[SPI.scala 176:48]
    node _T_153 = add(io_Address, _T_152) @[SPI.scala 176:41]
    node _T_154 = tail(_T_153, 1) @[SPI.scala 176:41]
    node _GEN_129 = mux(_T_151, _T_154, _GEN_126) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_130 = mux(_T_151, UInt<4>("h9"), _GEN_128) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_131 = mux(_T_151, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_9 = _GEN_127 @[SPI.scala 158:27]
    node _GEN_132 = mux(_WIRE_9, UInt<1>("h1"), _GEN_131) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_133 = mux(_WIRE_9, _GEN_126, _GEN_129) @[SPI.scala 172:33]
    node _GEN_134 = mux(_WIRE_9, _GEN_128, _GEN_130) @[SPI.scala 172:33]
    node _GEN_135 = mux(_T_148, io_Address, _GEN_133) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_136 = mux(_T_148, UInt<1>("h1"), _GEN_132) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_137 = mux(_T_148, _GEN_128, _GEN_134) @[SPI.scala 168:68]
    node _T_155 = eq(UInt<4>("ha"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_156 = bits(io_ByteEnable, 10, 10) @[SPI.scala 168:46]
    node _T_157 = and(_T_155, _T_156) @[SPI.scala 168:30]
    node _T_158 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_159 = and(_T_157, _T_158) @[SPI.scala 168:50]
    node _T_160 = gt(UInt<4>("ha"), REG_1) @[SPI.scala 175:28]
    node _T_161 = bits(io_ByteEnable, 10, 10) @[SPI.scala 175:53]
    node _T_162 = and(_T_160, _T_161) @[SPI.scala 175:37]
    node _T_163 = shl(UInt<4>("ha"), 3) @[SPI.scala 176:48]
    node _T_164 = add(io_Address, _T_163) @[SPI.scala 176:41]
    node _T_165 = tail(_T_164, 1) @[SPI.scala 176:41]
    node _GEN_138 = mux(_T_162, _T_165, _GEN_135) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_139 = mux(_T_162, UInt<4>("ha"), _GEN_137) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_140 = mux(_T_162, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_10 = _GEN_136 @[SPI.scala 158:27]
    node _GEN_141 = mux(_WIRE_10, UInt<1>("h1"), _GEN_140) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_142 = mux(_WIRE_10, _GEN_135, _GEN_138) @[SPI.scala 172:33]
    node _GEN_143 = mux(_WIRE_10, _GEN_137, _GEN_139) @[SPI.scala 172:33]
    node _GEN_144 = mux(_T_159, io_Address, _GEN_142) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_145 = mux(_T_159, UInt<1>("h1"), _GEN_141) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_146 = mux(_T_159, _GEN_137, _GEN_143) @[SPI.scala 168:68]
    node _T_166 = eq(UInt<4>("hb"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_167 = bits(io_ByteEnable, 11, 11) @[SPI.scala 168:46]
    node _T_168 = and(_T_166, _T_167) @[SPI.scala 168:30]
    node _T_169 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_170 = and(_T_168, _T_169) @[SPI.scala 168:50]
    node _T_171 = gt(UInt<4>("hb"), REG_1) @[SPI.scala 175:28]
    node _T_172 = bits(io_ByteEnable, 11, 11) @[SPI.scala 175:53]
    node _T_173 = and(_T_171, _T_172) @[SPI.scala 175:37]
    node _T_174 = shl(UInt<4>("hb"), 3) @[SPI.scala 176:48]
    node _T_175 = add(io_Address, _T_174) @[SPI.scala 176:41]
    node _T_176 = tail(_T_175, 1) @[SPI.scala 176:41]
    node _GEN_147 = mux(_T_173, _T_176, _GEN_144) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_148 = mux(_T_173, UInt<4>("hb"), _GEN_146) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_149 = mux(_T_173, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_11 = _GEN_145 @[SPI.scala 158:27]
    node _GEN_150 = mux(_WIRE_11, UInt<1>("h1"), _GEN_149) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_151 = mux(_WIRE_11, _GEN_144, _GEN_147) @[SPI.scala 172:33]
    node _GEN_152 = mux(_WIRE_11, _GEN_146, _GEN_148) @[SPI.scala 172:33]
    node _GEN_153 = mux(_T_170, io_Address, _GEN_151) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_154 = mux(_T_170, UInt<1>("h1"), _GEN_150) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_155 = mux(_T_170, _GEN_146, _GEN_152) @[SPI.scala 168:68]
    node _T_177 = eq(UInt<4>("hc"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_178 = bits(io_ByteEnable, 12, 12) @[SPI.scala 168:46]
    node _T_179 = and(_T_177, _T_178) @[SPI.scala 168:30]
    node _T_180 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_181 = and(_T_179, _T_180) @[SPI.scala 168:50]
    node _T_182 = gt(UInt<4>("hc"), REG_1) @[SPI.scala 175:28]
    node _T_183 = bits(io_ByteEnable, 12, 12) @[SPI.scala 175:53]
    node _T_184 = and(_T_182, _T_183) @[SPI.scala 175:37]
    node _T_185 = shl(UInt<4>("hc"), 3) @[SPI.scala 176:48]
    node _T_186 = add(io_Address, _T_185) @[SPI.scala 176:41]
    node _T_187 = tail(_T_186, 1) @[SPI.scala 176:41]
    node _GEN_156 = mux(_T_184, _T_187, _GEN_153) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_157 = mux(_T_184, UInt<4>("hc"), _GEN_155) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_158 = mux(_T_184, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_12 = _GEN_154 @[SPI.scala 158:27]
    node _GEN_159 = mux(_WIRE_12, UInt<1>("h1"), _GEN_158) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_160 = mux(_WIRE_12, _GEN_153, _GEN_156) @[SPI.scala 172:33]
    node _GEN_161 = mux(_WIRE_12, _GEN_155, _GEN_157) @[SPI.scala 172:33]
    node _GEN_162 = mux(_T_181, io_Address, _GEN_160) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_163 = mux(_T_181, UInt<1>("h1"), _GEN_159) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_164 = mux(_T_181, _GEN_155, _GEN_161) @[SPI.scala 168:68]
    node _T_188 = eq(UInt<4>("hd"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_189 = bits(io_ByteEnable, 13, 13) @[SPI.scala 168:46]
    node _T_190 = and(_T_188, _T_189) @[SPI.scala 168:30]
    node _T_191 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_192 = and(_T_190, _T_191) @[SPI.scala 168:50]
    node _T_193 = gt(UInt<4>("hd"), REG_1) @[SPI.scala 175:28]
    node _T_194 = bits(io_ByteEnable, 13, 13) @[SPI.scala 175:53]
    node _T_195 = and(_T_193, _T_194) @[SPI.scala 175:37]
    node _T_196 = shl(UInt<4>("hd"), 3) @[SPI.scala 176:48]
    node _T_197 = add(io_Address, _T_196) @[SPI.scala 176:41]
    node _T_198 = tail(_T_197, 1) @[SPI.scala 176:41]
    node _GEN_165 = mux(_T_195, _T_198, _GEN_162) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_166 = mux(_T_195, UInt<4>("hd"), _GEN_164) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_167 = mux(_T_195, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_13 = _GEN_163 @[SPI.scala 158:27]
    node _GEN_168 = mux(_WIRE_13, UInt<1>("h1"), _GEN_167) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_169 = mux(_WIRE_13, _GEN_162, _GEN_165) @[SPI.scala 172:33]
    node _GEN_170 = mux(_WIRE_13, _GEN_164, _GEN_166) @[SPI.scala 172:33]
    node _GEN_171 = mux(_T_192, io_Address, _GEN_169) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_172 = mux(_T_192, UInt<1>("h1"), _GEN_168) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_173 = mux(_T_192, _GEN_164, _GEN_170) @[SPI.scala 168:68]
    node _T_199 = eq(UInt<4>("he"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_200 = bits(io_ByteEnable, 14, 14) @[SPI.scala 168:46]
    node _T_201 = and(_T_199, _T_200) @[SPI.scala 168:30]
    node _T_202 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_203 = and(_T_201, _T_202) @[SPI.scala 168:50]
    node _T_204 = gt(UInt<4>("he"), REG_1) @[SPI.scala 175:28]
    node _T_205 = bits(io_ByteEnable, 14, 14) @[SPI.scala 175:53]
    node _T_206 = and(_T_204, _T_205) @[SPI.scala 175:37]
    node _T_207 = shl(UInt<4>("he"), 3) @[SPI.scala 176:48]
    node _T_208 = add(io_Address, _T_207) @[SPI.scala 176:41]
    node _T_209 = tail(_T_208, 1) @[SPI.scala 176:41]
    node _GEN_174 = mux(_T_206, _T_209, _GEN_171) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_175 = mux(_T_206, UInt<4>("he"), _GEN_173) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_176 = mux(_T_206, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_14 = _GEN_172 @[SPI.scala 158:27]
    node _GEN_177 = mux(_WIRE_14, UInt<1>("h1"), _GEN_176) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_178 = mux(_WIRE_14, _GEN_171, _GEN_174) @[SPI.scala 172:33]
    node _GEN_179 = mux(_WIRE_14, _GEN_173, _GEN_175) @[SPI.scala 172:33]
    node _GEN_180 = mux(_T_203, io_Address, _GEN_178) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_181 = mux(_T_203, UInt<1>("h1"), _GEN_177) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_182 = mux(_T_203, _GEN_173, _GEN_179) @[SPI.scala 168:68]
    node _T_210 = eq(UInt<4>("hf"), UInt<1>("h0")) @[SPI.scala 168:22]
    node _T_211 = bits(io_ByteEnable, 15, 15) @[SPI.scala 168:46]
    node _T_212 = and(_T_210, _T_211) @[SPI.scala 168:30]
    node _T_213 = eq(REG_1, UInt<1>("h0")) @[SPI.scala 168:60]
    node _T_214 = and(_T_212, _T_213) @[SPI.scala 168:50]
    node _T_215 = gt(UInt<4>("hf"), REG_1) @[SPI.scala 175:28]
    node _T_216 = bits(io_ByteEnable, 15, 15) @[SPI.scala 175:53]
    node _T_217 = and(_T_215, _T_216) @[SPI.scala 175:37]
    node _T_218 = shl(UInt<4>("hf"), 3) @[SPI.scala 176:48]
    node _T_219 = add(io_Address, _T_218) @[SPI.scala 176:41]
    node _T_220 = tail(_T_219, 1) @[SPI.scala 176:41]
    node _GEN_183 = mux(_T_217, _T_220, _GEN_180) @[SPI.scala 175:57 SPI.scala 176:27]
    node _GEN_184 = mux(_T_217, UInt<4>("hf"), _GEN_182) @[SPI.scala 175:57 SPI.scala 177:22]
    node _GEN_185 = mux(_T_217, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 175:57 SPI.scala 178:28 SPI.scala 181:28]
    node _WIRE_15 = _GEN_181 @[SPI.scala 158:27]
    node _GEN_186 = mux(_WIRE_15, UInt<1>("h1"), _GEN_185) @[SPI.scala 172:33 SPI.scala 173:28]
    node _GEN_187 = mux(_WIRE_15, _GEN_180, _GEN_183) @[SPI.scala 172:33]
    node _GEN_188 = mux(_WIRE_15, _GEN_182, _GEN_184) @[SPI.scala 172:33]
    node _GEN_189 = mux(_T_214, io_Address, _GEN_187) @[SPI.scala 168:68 SPI.scala 169:27]
    node _GEN_190 = mux(_T_214, UInt<1>("h1"), _GEN_186) @[SPI.scala 168:68 SPI.scala 170:28]
    node _GEN_191 = mux(_T_214, _GEN_182, _GEN_188) @[SPI.scala 168:68]
    node _T_221 = eq(UInt<3>("h0"), SubStateReg) @[Conditional.scala 37:30]
    node _T_222 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 188:38]
    node _T_223 = tail(_T_222, 1) @[SPI.scala 188:38]
    node _T_224 = dshr(UInt<8>("h2"), _T_223) @[SPI.scala 188:33]
    node _T_225 = bits(_T_224, 0, 0) @[SPI.scala 188:33]
    node _T_226 = add(CntReg, UInt<1>("h1")) @[SPI.scala 189:28]
    node _T_227 = tail(_T_226, 1) @[SPI.scala 189:28]
    node _T_228 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 190:23]
    node _GEN_192 = mux(_T_228, UInt<1>("h0"), _T_227) @[SPI.scala 190:32 SPI.scala 191:20 SPI.scala 189:18]
    node _GEN_193 = mux(_T_228, UInt<3>("h1"), UInt<3>("h4")) @[SPI.scala 190:32 SPI.scala 192:25 SPI.scala 144:19]
    node _T_229 = eq(UInt<3>("h1"), SubStateReg) @[Conditional.scala 37:30]
    node _T_230 = sub(UInt<5>("h17"), CntReg) @[SPI.scala 196:39]
    node _T_231 = tail(_T_230, 1) @[SPI.scala 196:39]
    node _T_232 = dshr(REG, _T_231) @[SPI.scala 196:33]
    node _T_233 = bits(_T_232, 0, 0) @[SPI.scala 196:33]
    node _T_234 = add(CntReg, UInt<1>("h1")) @[SPI.scala 198:28]
    node _T_235 = tail(_T_234, 1) @[SPI.scala 198:28]
    node _T_236 = eq(CntReg, UInt<5>("h17")) @[SPI.scala 200:23]
    node _GEN_194 = mux(_T_236, UInt<1>("h0"), _T_235) @[SPI.scala 200:32 SPI.scala 201:20 SPI.scala 198:18]
    node _GEN_195 = mux(_T_236, UInt<3>("h2"), UInt<3>("h4")) @[SPI.scala 200:32 SPI.scala 202:25 SPI.scala 144:19]
    node _T_237 = eq(UInt<3>("h2"), SubStateReg) @[Conditional.scala 37:30]
    node _T_238 = bits(CntReg, 7, 5) @[SPI.scala 206:41]
    node _T_239 = bits(_T_238, 1, 0)
    node _T_240 = bits(CntReg, 4, 0) @[SPI.scala 206:61]
    node _T_241 = sub(UInt<5>("h1f"), _T_240) @[SPI.scala 206:53]
    node _T_242 = tail(_T_241, 1) @[SPI.scala 206:53]
    node _GEN_196 = validif(eq(UInt<1>("h0"), _T_239), io_WriteData_0) @[SPI.scala 206:47 SPI.scala 206:47]
    node _GEN_197 = mux(eq(UInt<1>("h1"), _T_239), io_WriteData_1, _GEN_196) @[SPI.scala 206:47 SPI.scala 206:47]
    node _GEN_198 = mux(eq(UInt<2>("h2"), _T_239), io_WriteData_2, _GEN_197) @[SPI.scala 206:47 SPI.scala 206:47]
    node _GEN_199 = mux(eq(UInt<2>("h3"), _T_239), io_WriteData_3, _GEN_198) @[SPI.scala 206:47 SPI.scala 206:47]
    node _io_WriteData_T_239 = _GEN_199 @[SPI.scala 206:47]
    node _T_243 = dshr(_io_WriteData_T_239, _T_242) @[SPI.scala 206:47]
    node _T_244 = bits(_T_243, 0, 0) @[SPI.scala 206:47]
    node _T_245 = add(CntReg, UInt<1>("h1")) @[SPI.scala 207:28]
    node _T_246 = tail(_T_245, 1) @[SPI.scala 207:28]
    node _T_247 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 209:23]
    node _T_248 = add(REG_1, UInt<1>("h1")) @[SPI.scala 210:30]
    node _T_249 = tail(_T_248, 1) @[SPI.scala 210:30]
    node _T_250 = add(REG_1, UInt<1>("h1")) @[SPI.scala 213:40]
    node _T_251 = tail(_T_250, 1) @[SPI.scala 213:40]
    node _T_252 = dshr(io_ByteEnable, _T_251) @[SPI.scala 213:32]
    node _T_253 = bits(_T_252, 0, 0) @[SPI.scala 213:32]
    node _T_254 = eq(_T_253, UInt<1>("h0")) @[SPI.scala 213:18]
    node _GEN_200 = mux(_T_254, UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 213:48 SPI.scala 214:22 SPI.scala 211:20]
    node _GEN_201 = mux(_T_254, UInt<1>("h1"), UInt<1>("h1")) @[SPI.scala 213:48 SPI.scala 215:21 SPI.scala 34:9]
    node _GEN_202 = mux(_T_247, _T_249, REG_1) @[SPI.scala 209:32 SPI.scala 210:20 SPI.scala 154:27]
    node _GEN_203 = mux(_T_247, _GEN_200, _T_246) @[SPI.scala 209:32 SPI.scala 207:18]
    node _GEN_204 = mux(_T_247, _GEN_201, UInt<1>("h1")) @[SPI.scala 209:32 SPI.scala 34:9]
    node _T_255 = shl(REG_1, 3) @[SPI.scala 219:34]
    node _T_256 = add(CntReg, _T_255) @[SPI.scala 219:24]
    node _T_257 = tail(_T_256, 1) @[SPI.scala 219:24]
    node _T_258 = eq(_T_257, UInt<7>("h7f")) @[SPI.scala 219:48]
    node _GEN_205 = mux(_T_258, UInt<1>("h0"), _GEN_203) @[SPI.scala 219:59 SPI.scala 220:20]
    node _GEN_206 = mux(_T_258, UInt<1>("h0"), _GEN_202) @[SPI.scala 219:59 SPI.scala 221:20]
    node _GEN_207 = mux(_T_258, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 219:59 SPI.scala 222:31 SPI.scala 44:21]
    node _GEN_208 = mux(_T_258, UInt<3>("h2"), StateReg) @[SPI.scala 219:59 SPI.scala 223:22 SPI.scala 47:25]
    node _GEN_209 = mux(_T_237, _T_244, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 206:19 SPI.scala 35:11]
    node _GEN_210 = mux(_T_237, _GEN_205, CntReg) @[Conditional.scala 39:67 SPI.scala 52:23]
    node _GEN_211 = mux(_T_237, _GEN_206, REG_1) @[Conditional.scala 39:67 SPI.scala 154:27]
    node _GEN_212 = mux(_T_237, _GEN_204, UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 34:9]
    node _GEN_213 = mux(_T_237, _GEN_207, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_214 = mux(_T_237, _GEN_208, StateReg) @[Conditional.scala 39:67 SPI.scala 47:25]
    node _GEN_215 = mux(_T_229, _T_233, _GEN_209) @[Conditional.scala 39:67 SPI.scala 196:19]
    node _GEN_216 = mux(_T_229, _GEN_194, _GEN_210) @[Conditional.scala 39:67]
    node _GEN_217 = mux(_T_229, _GEN_195, UInt<3>("h4")) @[Conditional.scala 39:67 SPI.scala 144:19]
    node _GEN_218 = mux(_T_229, REG_1, _GEN_211) @[Conditional.scala 39:67 SPI.scala 154:27]
    node _GEN_219 = mux(_T_229, UInt<1>("h1"), _GEN_212) @[Conditional.scala 39:67 SPI.scala 34:9]
    node _GEN_220 = mux(_T_229, UInt<1>("h0"), _GEN_213) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_221 = mux(_T_229, StateReg, _GEN_214) @[Conditional.scala 39:67 SPI.scala 47:25]
    node _GEN_222 = mux(_T_221, UInt<1>("h0"), _GEN_219) @[Conditional.scala 39:67 SPI.scala 187:17]
    node _GEN_223 = mux(_T_221, _T_225, _GEN_215) @[Conditional.scala 39:67 SPI.scala 188:19]
    node _GEN_224 = mux(_T_221, _GEN_192, _GEN_216) @[Conditional.scala 39:67]
    node _GEN_225 = mux(_T_221, _GEN_193, _GEN_217) @[Conditional.scala 39:67]
    node _GEN_226 = mux(_T_221, REG_1, _GEN_218) @[Conditional.scala 39:67 SPI.scala 154:27]
    node _GEN_227 = mux(_T_221, UInt<1>("h0"), _GEN_220) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_228 = mux(_T_221, StateReg, _GEN_221) @[Conditional.scala 39:67 SPI.scala 47:25]
    node _GEN_229 = mux(_T_44, _GEN_189, REG) @[Conditional.scala 40:58 SPI.scala 151:32]
    node _GEN_230 = mux(_T_44, _GEN_191, _GEN_226) @[Conditional.scala 40:58]
    node _GEN_231 = mux(_T_44, UInt<3>("h0"), _GEN_225) @[Conditional.scala 40:58 SPI.scala 184:23]
    node _GEN_232 = mux(_T_44, UInt<1>("h1"), _GEN_222) @[Conditional.scala 40:58 SPI.scala 34:9]
    node _GEN_233 = mux(_T_44, UInt<1>("h0"), _GEN_223) @[Conditional.scala 40:58 SPI.scala 35:11]
    node _GEN_234 = mux(_T_44, CntReg, _GEN_224) @[Conditional.scala 40:58 SPI.scala 52:23]
    node _GEN_235 = mux(_T_44, UInt<1>("h0"), _GEN_227) @[Conditional.scala 40:58 SPI.scala 44:21]
    node _GEN_236 = mux(_T_44, StateReg, _GEN_228) @[Conditional.scala 40:58 SPI.scala 47:25]
    node _GEN_237 = mux(_T_43, _GEN_231, SubStateReg) @[Conditional.scala 39:67 SPI.scala 50:28]
    node _GEN_238 = mux(_T_43, _GEN_232, UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 34:9]
    node _GEN_239 = mux(_T_43, _GEN_233, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 35:11]
    node _GEN_240 = mux(_T_43, _GEN_234, CntReg) @[Conditional.scala 39:67 SPI.scala 52:23]
    node _GEN_241 = mux(_T_43, _GEN_235, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_242 = mux(_T_43, _GEN_236, StateReg) @[Conditional.scala 39:67 SPI.scala 47:25]
    node _GEN_243 = mux(_T_17, _GEN_38, _GEN_238) @[Conditional.scala 39:67]
    node _GEN_244 = mux(_T_17, _GEN_39, _GEN_239) @[Conditional.scala 39:67]
    node _GEN_245 = mux(_T_17, _GEN_40, _GEN_240) @[Conditional.scala 39:67]
    node _GEN_246 = mux(_T_17, _GEN_41, _GEN_237) @[Conditional.scala 39:67]
    node _GEN_247 = mux(_T_17, _GEN_42, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 39:18]
    node _GEN_248 = mux(_T_17, _GEN_43, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 40:18]
    node _GEN_249 = mux(_T_17, _GEN_44, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 41:18]
    node _GEN_250 = mux(_T_17, _GEN_45, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_251 = mux(_T_17, _GEN_46, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 38:16]
    node _GEN_252 = mux(_T_17, _GEN_47, _GEN_242) @[Conditional.scala 39:67]
    node _GEN_253 = mux(_T_17, UInt<1>("h0"), _GEN_241) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_254 = mux(_T_16, UInt<1>("h1"), _GEN_243) @[Conditional.scala 39:67 SPI.scala 90:13]
    node _GEN_255 = mux(_T_16, UInt<1>("h0"), _GEN_251) @[Conditional.scala 39:67 SPI.scala 91:20]
    node _GEN_256 = mux(_T_16, UInt<3>("h0"), _GEN_246) @[Conditional.scala 39:67 SPI.scala 92:19]
    node _GEN_257 = mux(_T_16, _GEN_11, _GEN_252) @[Conditional.scala 39:67]
    node _GEN_258 = mux(_T_16, UInt<1>("h0"), _GEN_244) @[Conditional.scala 39:67 SPI.scala 35:11]
    node _GEN_259 = mux(_T_16, CntReg, _GEN_245) @[Conditional.scala 39:67 SPI.scala 52:23]
    node _GEN_260 = mux(_T_16, UInt<1>("h0"), _GEN_247) @[Conditional.scala 39:67 SPI.scala 39:18]
    node _GEN_261 = mux(_T_16, UInt<1>("h0"), _GEN_248) @[Conditional.scala 39:67 SPI.scala 40:18]
    node _GEN_262 = mux(_T_16, UInt<1>("h0"), _GEN_249) @[Conditional.scala 39:67 SPI.scala 41:18]
    node _GEN_263 = mux(_T_16, UInt<1>("h0"), _GEN_250) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_264 = mux(_T_16, UInt<1>("h0"), _GEN_253) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_265 = mux(_T_8, _GEN_6, _GEN_254) @[Conditional.scala 39:67]
    node _GEN_266 = mux(_T_8, _GEN_8, _GEN_258) @[Conditional.scala 39:67]
    node _GEN_267 = mux(_T_8, _GEN_7, _GEN_259) @[Conditional.scala 39:67]
    node _GEN_268 = mux(_T_8, _GEN_9, _GEN_257) @[Conditional.scala 39:67]
    node _GEN_269 = mux(_T_8, UInt<1>("h0"), _GEN_255) @[Conditional.scala 39:67 SPI.scala 38:16]
    node _GEN_270 = mux(_T_8, SubStateReg, _GEN_256) @[Conditional.scala 39:67 SPI.scala 50:28]
    node _GEN_271 = mux(_T_8, UInt<1>("h0"), _GEN_260) @[Conditional.scala 39:67 SPI.scala 39:18]
    node _GEN_272 = mux(_T_8, UInt<1>("h0"), _GEN_261) @[Conditional.scala 39:67 SPI.scala 40:18]
    node _GEN_273 = mux(_T_8, UInt<1>("h0"), _GEN_262) @[Conditional.scala 39:67 SPI.scala 41:18]
    node _GEN_274 = mux(_T_8, UInt<1>("h0"), _GEN_263) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_275 = mux(_T_8, UInt<1>("h0"), _GEN_264) @[Conditional.scala 39:67 SPI.scala 44:21]
    node _GEN_276 = mux(_T, _GEN_0, _GEN_265) @[Conditional.scala 40:58]
    node _GEN_277 = mux(_T, _GEN_2, _GEN_266) @[Conditional.scala 40:58]
    node _GEN_278 = mux(_T, _GEN_1, _GEN_267) @[Conditional.scala 40:58]
    node _GEN_279 = mux(_T, _GEN_3, _GEN_268) @[Conditional.scala 40:58]
    node _GEN_280 = mux(_T, UInt<1>("h0"), _GEN_269) @[Conditional.scala 40:58 SPI.scala 38:16]
    node _GEN_281 = mux(_T, SubStateReg, _GEN_270) @[Conditional.scala 40:58 SPI.scala 50:28]
    node _GEN_282 = mux(_T, UInt<1>("h0"), _GEN_271) @[Conditional.scala 40:58 SPI.scala 39:18]
    node _GEN_283 = mux(_T, UInt<1>("h0"), _GEN_272) @[Conditional.scala 40:58 SPI.scala 40:18]
    node _GEN_284 = mux(_T, UInt<1>("h0"), _GEN_273) @[Conditional.scala 40:58 SPI.scala 41:18]
    node _GEN_285 = mux(_T, UInt<1>("h0"), _GEN_274) @[Conditional.scala 40:58 SPI.scala 42:18]
    node _GEN_286 = mux(_T, UInt<1>("h0"), _GEN_275) @[Conditional.scala 40:58 SPI.scala 44:21]
    node _WIRE_16 = _GEN_190 @[SPI.scala 158:27]
    io_ReadData_0 <= _GEN_282
    io_ReadData_1 <= _GEN_283
    io_ReadData_2 <= _GEN_284
    io_ReadData_3 <= _GEN_285
    io_DataValid <= _GEN_280
    io_WriteCompleted <= _GEN_286
    io_CE <= _GEN_276
    io_MOSI <= _GEN_277
    StateReg <= mux(reset, UInt<3>("h0"), _GEN_279) @[SPI.scala 47:25 SPI.scala 47:25]
    SubStateReg <= mux(reset, UInt<3>("h0"), _GEN_281) @[SPI.scala 50:28 SPI.scala 50:28]
    CntReg <= mux(reset, UInt<8>("h0"), _GEN_278) @[SPI.scala 52:23 SPI.scala 52:23]
    hi <= mux(reset, UInt<128>("h0"), bits(_T_35, 127, 0)) @[SPI.scala 126:32 SPI.scala 126:32 SPI.scala 127:19]
    REG <= mux(reset, UInt<24>("h0"), _GEN_229) @[SPI.scala 151:32 SPI.scala 151:32]
    REG_1 <= mux(reset, UInt<4>("h0"), _GEN_230) @[SPI.scala 154:27 SPI.scala 154:27]

  module OCPburst_SPI_memory :
    input clock : Clock
    input reset : UInt<1>
    input io_OCP_interface_M_Cmd : UInt<3>
    input io_OCP_interface_M_Addr : UInt<24>
    input io_OCP_interface_M_Data : UInt<32>
    input io_OCP_interface_M_DataValid : UInt<1>
    input io_OCP_interface_M_DataByteEn : UInt<4>
    output io_OCP_interface_S_Resp : UInt<2>
    output io_OCP_interface_S_Data : UInt<32>
    output io_OCP_interface_S_CmdAccept : UInt<1>
    output io_OCP_interface_S_DataAccept : UInt<1>
    output io_CE : UInt<1>
    output io_MOSI : UInt<1>
    input io_MISO : UInt<1>

    inst SPI of SPI @[OCPburst_SPI_memory.scala 39:19]
    reg StateReg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), StateReg) @[OCPburst_SPI_memory.scala 55:25]
    reg CntReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), CntReg) @[OCPburst_SPI_memory.scala 57:23]
    reg WriteData_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_0) @[OCPburst_SPI_memory.scala 59:22]
    reg WriteData_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_1) @[OCPburst_SPI_memory.scala 59:22]
    reg WriteData_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_2) @[OCPburst_SPI_memory.scala 59:22]
    reg WriteData_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_3) @[OCPburst_SPI_memory.scala 59:22]
    reg WriteByteEN_0 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_0) @[OCPburst_SPI_memory.scala 60:24]
    reg WriteByteEN_1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_1) @[OCPburst_SPI_memory.scala 60:24]
    reg WriteByteEN_2 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_2) @[OCPburst_SPI_memory.scala 60:24]
    reg WriteByteEN_3 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_3) @[OCPburst_SPI_memory.scala 60:24]
    node _T = eq(UInt<2>("h0"), StateReg) @[Conditional.scala 37:30]
    node _T_1 = eq(UInt<3>("h1"), io_OCP_interface_M_Cmd) @[Conditional.scala 37:30]
    node _T_2 = eq(UInt<3>("h2"), io_OCP_interface_M_Cmd) @[Conditional.scala 37:30]
    node _GEN_0 = mux(_T_2, UInt<2>("h1"), StateReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 69:20 OCPburst_SPI_memory.scala 55:25]
    node _GEN_1 = mux(_T_1, UInt<2>("h2"), _GEN_0) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 66:20]
    node _T_3 = eq(UInt<2>("h1"), StateReg) @[Conditional.scala 37:30]
    node _T_4 = bits(CntReg, 1, 0)
    node _GEN_2 = validif(eq(UInt<1>("h0"), _T_4), SPI.io_ReadData_0) @[OCPburst_SPI_memory.scala 77:33 OCPburst_SPI_memory.scala 77:33]
    node _GEN_3 = mux(eq(UInt<1>("h1"), _T_4), SPI.io_ReadData_1, _GEN_2) @[OCPburst_SPI_memory.scala 77:33 OCPburst_SPI_memory.scala 77:33]
    node _GEN_4 = mux(eq(UInt<2>("h2"), _T_4), SPI.io_ReadData_2, _GEN_3) @[OCPburst_SPI_memory.scala 77:33 OCPburst_SPI_memory.scala 77:33]
    node _GEN_5 = mux(eq(UInt<2>("h3"), _T_4), SPI.io_ReadData_3, _GEN_4) @[OCPburst_SPI_memory.scala 77:33 OCPburst_SPI_memory.scala 77:33]
    node _T_5 = add(CntReg, UInt<1>("h1")) @[OCPburst_SPI_memory.scala 78:26]
    node _T_6 = tail(_T_5, 1) @[OCPburst_SPI_memory.scala 78:26]
    node _T_7 = eq(CntReg, UInt<2>("h3")) @[OCPburst_SPI_memory.scala 79:21]
    node _GEN_6 = mux(_T_7, UInt<1>("h0"), _T_6) @[OCPburst_SPI_memory.scala 79:30 OCPburst_SPI_memory.scala 80:18 OCPburst_SPI_memory.scala 78:16]
    node _GEN_7 = mux(_T_7, UInt<2>("h0"), StateReg) @[OCPburst_SPI_memory.scala 79:30 OCPburst_SPI_memory.scala 81:20 OCPburst_SPI_memory.scala 55:25]
    node _SPI_io_ReadData_T_4 = _GEN_5 @[OCPburst_SPI_memory.scala 77:33]
    node _GEN_8 = mux(SPI.io_DataValid, _SPI_io_ReadData_T_4, UInt<1>("h0")) @[OCPburst_SPI_memory.scala 76:30 OCPburst_SPI_memory.scala 77:33 OCPburst_SPI_memory.scala 36:27]
    node _GEN_9 = mux(SPI.io_DataValid, _GEN_6, CntReg) @[OCPburst_SPI_memory.scala 76:30 OCPburst_SPI_memory.scala 57:23]
    node _GEN_10 = mux(SPI.io_DataValid, _GEN_7, StateReg) @[OCPburst_SPI_memory.scala 76:30 OCPburst_SPI_memory.scala 55:25]
    node _GEN_11 = mux(SPI.io_DataValid, UInt<1>("h0"), UInt<1>("h1")) @[OCPburst_SPI_memory.scala 76:30 OCPburst_SPI_memory.scala 83:27 OCPburst_SPI_memory.scala 75:25]
    node _GEN_12 = mux(SPI.io_DataValid, UInt<2>("h1"), UInt<1>("h0")) @[OCPburst_SPI_memory.scala 76:30 OCPburst_SPI_memory.scala 84:33 OCPburst_SPI_memory.scala 33:27]
    node _T_8 = eq(UInt<2>("h2"), StateReg) @[Conditional.scala 37:30]
    node _T_9 = bits(io_OCP_interface_M_DataValid, 0, 0) @[OCPburst_SPI_memory.scala 91:47]
    node _T_10 = bits(CntReg, 1, 0)
    node _WriteData_T_10 = io_OCP_interface_M_Data @[OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 92:27]
    node _GEN_13 = mux(eq(UInt<1>("h0"), _T_10), _WriteData_T_10, WriteData_0) @[OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 59:22]
    node _GEN_14 = mux(eq(UInt<1>("h1"), _T_10), _WriteData_T_10, WriteData_1) @[OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 59:22]
    node _GEN_15 = mux(eq(UInt<2>("h2"), _T_10), _WriteData_T_10, WriteData_2) @[OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 59:22]
    node _GEN_16 = mux(eq(UInt<2>("h3"), _T_10), _WriteData_T_10, WriteData_3) @[OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 92:27 OCPburst_SPI_memory.scala 59:22]
    node _T_11 = bits(CntReg, 1, 0)
    node _WriteByteEN_T_11 = io_OCP_interface_M_DataByteEn @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 93:29]
    node _GEN_17 = mux(eq(UInt<1>("h0"), _T_11), _WriteByteEN_T_11, WriteByteEN_0) @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 60:24]
    node _GEN_18 = mux(eq(UInt<1>("h1"), _T_11), _WriteByteEN_T_11, WriteByteEN_1) @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 60:24]
    node _GEN_19 = mux(eq(UInt<2>("h2"), _T_11), _WriteByteEN_T_11, WriteByteEN_2) @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 60:24]
    node _GEN_20 = mux(eq(UInt<2>("h3"), _T_11), _WriteByteEN_T_11, WriteByteEN_3) @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 60:24]
    node _T_12 = add(CntReg, UInt<1>("h1")) @[OCPburst_SPI_memory.scala 94:26]
    node _T_13 = tail(_T_12, 1) @[OCPburst_SPI_memory.scala 94:26]
    node _GEN_21 = mux(_T_9, _GEN_13, WriteData_0) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 59:22]
    node _GEN_22 = mux(_T_9, _GEN_14, WriteData_1) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 59:22]
    node _GEN_23 = mux(_T_9, _GEN_15, WriteData_2) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 59:22]
    node _GEN_24 = mux(_T_9, _GEN_16, WriteData_3) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 59:22]
    node _GEN_25 = mux(_T_9, _GEN_17, WriteByteEN_0) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 60:24]
    node _GEN_26 = mux(_T_9, _GEN_18, WriteByteEN_1) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 60:24]
    node _GEN_27 = mux(_T_9, _GEN_19, WriteByteEN_2) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 60:24]
    node _GEN_28 = mux(_T_9, _GEN_20, WriteByteEN_3) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 60:24]
    node _GEN_29 = mux(_T_9, _T_13, CntReg) @[OCPburst_SPI_memory.scala 91:51 OCPburst_SPI_memory.scala 94:16 OCPburst_SPI_memory.scala 57:23]
    node _T_14 = eq(CntReg, UInt<2>("h3")) @[OCPburst_SPI_memory.scala 97:19]
    node _GEN_30 = mux(_T_14, UInt<1>("h0"), _GEN_29) @[OCPburst_SPI_memory.scala 97:28 OCPburst_SPI_memory.scala 98:16]
    node _GEN_31 = mux(_T_14, UInt<2>("h3"), StateReg) @[OCPburst_SPI_memory.scala 97:28 OCPburst_SPI_memory.scala 99:18 OCPburst_SPI_memory.scala 55:25]
    node _T_15 = eq(UInt<2>("h3"), StateReg) @[Conditional.scala 37:30]
    node _T_16 = shl(WriteByteEN_3, 12) @[OCPburst_SPI_memory.scala 107:44]
    node _T_17 = shl(WriteByteEN_2, 8) @[OCPburst_SPI_memory.scala 107:76]
    node _T_18 = add(_T_16, _T_17) @[OCPburst_SPI_memory.scala 107:58]
    node _T_19 = tail(_T_18, 1) @[OCPburst_SPI_memory.scala 107:58]
    node _T_20 = shl(WriteByteEN_1, 4) @[OCPburst_SPI_memory.scala 107:107]
    node _T_21 = add(_T_19, _T_20) @[OCPburst_SPI_memory.scala 107:89]
    node _T_22 = tail(_T_21, 1) @[OCPburst_SPI_memory.scala 107:89]
    node _T_23 = add(_T_22, WriteByteEN_0) @[OCPburst_SPI_memory.scala 107:120]
    node _T_24 = tail(_T_23, 1) @[OCPburst_SPI_memory.scala 107:120]
    node _GEN_32 = mux(SPI.io_WriteCompleted, UInt<1>("h1"), UInt<1>("h0")) @[OCPburst_SPI_memory.scala 109:35 OCPburst_SPI_memory.scala 110:33 OCPburst_SPI_memory.scala 33:27]
    node _GEN_33 = mux(SPI.io_WriteCompleted, UInt<2>("h0"), StateReg) @[OCPburst_SPI_memory.scala 109:35 OCPburst_SPI_memory.scala 111:18 OCPburst_SPI_memory.scala 55:25]
    node _GEN_34 = mux(_T_15, io_OCP_interface_M_Addr, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 103:22 OCPburst_SPI_memory.scala 44:18]
    node _GEN_35 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 104:26 OCPburst_SPI_memory.scala 46:22]
    node _GEN_36 = mux(_T_15, WriteData_0, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 106:24 OCPburst_SPI_memory.scala 41:25]
    node _GEN_37 = mux(_T_15, WriteData_1, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 106:24 OCPburst_SPI_memory.scala 41:25]
    node _GEN_38 = mux(_T_15, WriteData_2, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 106:24 OCPburst_SPI_memory.scala 41:25]
    node _GEN_39 = mux(_T_15, WriteData_3, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 106:24 OCPburst_SPI_memory.scala 41:25]
    node _GEN_40 = mux(_T_15, _T_24, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 107:25 OCPburst_SPI_memory.scala 47:21]
    node _GEN_41 = mux(_T_15, _GEN_32, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 33:27]
    node _GEN_42 = mux(_T_15, _GEN_33, StateReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 55:25]
    node _GEN_43 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 88:36 OCPburst_SPI_memory.scala 34:32]
    node _GEN_44 = mux(_T_8, _GEN_21, WriteData_0) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_45 = mux(_T_8, _GEN_22, WriteData_1) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_46 = mux(_T_8, _GEN_23, WriteData_2) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_47 = mux(_T_8, _GEN_24, WriteData_3) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_48 = mux(_T_8, _GEN_25, WriteByteEN_0) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_49 = mux(_T_8, _GEN_26, WriteByteEN_1) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_50 = mux(_T_8, _GEN_27, WriteByteEN_2) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_51 = mux(_T_8, _GEN_28, WriteByteEN_3) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_52 = mux(_T_8, _GEN_30, CntReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 57:23]
    node _GEN_53 = mux(_T_8, _GEN_31, _GEN_42) @[Conditional.scala 39:67]
    node _GEN_54 = mux(_T_8, UInt<1>("h0"), _GEN_34) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 44:18]
    node _GEN_55 = mux(_T_8, UInt<1>("h0"), _GEN_35) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 46:22]
    node _GEN_56 = mux(_T_8, UInt<1>("h0"), _GEN_36) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_57 = mux(_T_8, UInt<1>("h0"), _GEN_37) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_58 = mux(_T_8, UInt<1>("h0"), _GEN_38) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_59 = mux(_T_8, UInt<1>("h0"), _GEN_39) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_60 = mux(_T_8, UInt<1>("h0"), _GEN_40) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 47:21]
    node _GEN_61 = mux(_T_8, UInt<1>("h0"), _GEN_41) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 33:27]
    node _GEN_62 = mux(_T_3, io_OCP_interface_M_Addr, _GEN_54) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 74:22]
    node _GEN_63 = mux(_T_3, _GEN_11, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 45:21]
    node _GEN_64 = mux(_T_3, _GEN_8, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:27]
    node _GEN_65 = mux(_T_3, _GEN_9, _GEN_52) @[Conditional.scala 39:67]
    node _GEN_66 = mux(_T_3, _GEN_10, _GEN_53) @[Conditional.scala 39:67]
    node _GEN_67 = mux(_T_3, _GEN_12, _GEN_61) @[Conditional.scala 39:67]
    node _GEN_68 = mux(_T_3, UInt<1>("h0"), _GEN_43) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 34:32]
    node _GEN_69 = mux(_T_3, WriteData_0, _GEN_44) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_70 = mux(_T_3, WriteData_1, _GEN_45) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_71 = mux(_T_3, WriteData_2, _GEN_46) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_72 = mux(_T_3, WriteData_3, _GEN_47) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:22]
    node _GEN_73 = mux(_T_3, WriteByteEN_0, _GEN_48) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_74 = mux(_T_3, WriteByteEN_1, _GEN_49) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_75 = mux(_T_3, WriteByteEN_2, _GEN_50) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_76 = mux(_T_3, WriteByteEN_3, _GEN_51) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 60:24]
    node _GEN_77 = mux(_T_3, UInt<1>("h0"), _GEN_55) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 46:22]
    node _GEN_78 = mux(_T_3, UInt<1>("h0"), _GEN_56) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_79 = mux(_T_3, UInt<1>("h0"), _GEN_57) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_80 = mux(_T_3, UInt<1>("h0"), _GEN_58) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_81 = mux(_T_3, UInt<1>("h0"), _GEN_59) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:25]
    node _GEN_82 = mux(_T_3, UInt<1>("h0"), _GEN_60) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 47:21]
    node _GEN_83 = mux(_T, _GEN_1, _GEN_66) @[Conditional.scala 40:58]
    node _GEN_84 = mux(_T, UInt<1>("h0"), _GEN_62) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 44:18]
    node _GEN_85 = mux(_T, UInt<1>("h0"), _GEN_63) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 45:21]
    node _GEN_86 = mux(_T, UInt<1>("h0"), _GEN_64) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 36:27]
    node _GEN_87 = mux(_T, CntReg, _GEN_65) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 57:23]
    node _GEN_88 = mux(_T, UInt<1>("h0"), _GEN_67) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 33:27]
    node _GEN_89 = mux(_T, UInt<1>("h0"), _GEN_68) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 34:32]
    node _GEN_90 = mux(_T, WriteData_0, _GEN_69) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 59:22]
    node _GEN_91 = mux(_T, WriteData_1, _GEN_70) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 59:22]
    node _GEN_92 = mux(_T, WriteData_2, _GEN_71) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 59:22]
    node _GEN_93 = mux(_T, WriteData_3, _GEN_72) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 59:22]
    node _GEN_94 = mux(_T, WriteByteEN_0, _GEN_73) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 60:24]
    node _GEN_95 = mux(_T, WriteByteEN_1, _GEN_74) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 60:24]
    node _GEN_96 = mux(_T, WriteByteEN_2, _GEN_75) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 60:24]
    node _GEN_97 = mux(_T, WriteByteEN_3, _GEN_76) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 60:24]
    node _GEN_98 = mux(_T, UInt<1>("h0"), _GEN_77) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 46:22]
    node _GEN_99 = mux(_T, UInt<1>("h0"), _GEN_78) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 41:25]
    node _GEN_100 = mux(_T, UInt<1>("h0"), _GEN_79) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 41:25]
    node _GEN_101 = mux(_T, UInt<1>("h0"), _GEN_80) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 41:25]
    node _GEN_102 = mux(_T, UInt<1>("h0"), _GEN_81) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 41:25]
    node _GEN_103 = mux(_T, UInt<1>("h0"), _GEN_82) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 47:21]
    io_OCP_interface_S_Resp <= _GEN_88
    io_OCP_interface_S_Data <= _GEN_86
    io_OCP_interface_S_CmdAccept <= _GEN_89
    io_OCP_interface_S_DataAccept <= _GEN_89
    io_CE <= SPI.io_CE @[OCPburst_SPI_memory.scala 51:9]
    io_MOSI <= SPI.io_MOSI @[OCPburst_SPI_memory.scala 50:11]
    SPI.clock <= clock
    SPI.reset <= reset
    SPI.io_ReadEnable <= _GEN_85
    SPI.io_WriteEnable <= _GEN_98
    SPI.io_Address <= _GEN_84
    SPI.io_WriteData_0 <= _GEN_99
    SPI.io_WriteData_1 <= _GEN_100
    SPI.io_WriteData_2 <= _GEN_101
    SPI.io_WriteData_3 <= _GEN_102
    SPI.io_ByteEnable <= _GEN_103
    SPI.io_MISO <= io_MISO @[OCPburst_SPI_memory.scala 52:15]
    StateReg <= mux(reset, UInt<2>("h0"), _GEN_83) @[OCPburst_SPI_memory.scala 55:25 OCPburst_SPI_memory.scala 55:25]
    CntReg <= mux(reset, UInt<8>("h0"), _GEN_87) @[OCPburst_SPI_memory.scala 57:23 OCPburst_SPI_memory.scala 57:23]
    WriteData_0 <= _GEN_90
    WriteData_1 <= _GEN_91
    WriteData_2 <= _GEN_92
    WriteData_3 <= _GEN_93
    WriteByteEN_0 <= _GEN_94
    WriteByteEN_1 <= _GEN_95
    WriteByteEN_2 <= _GEN_96
    WriteByteEN_3 <= _GEN_97
