
#ifndef GP_WB_PROP_BASIC_H
#define GP_WB_PROP_BASIC_H

/***************************
 * layout: plme
 ***************************/
#define GP_WB_PLME_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0000) 
#define GP_WB_PLME_SIZE  0x0030
#define GP_WB_PLME_MAX_MEMBER_SIZE  6

#define GP_WB_PLME_ILLEGAL_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x000)
#define GP_WB_PLME_ILLEGAL_ADDRESS_LEN     1
#define GP_WB_PLME_ILLEGAL_ADDRESS_MASK    0xFF
#define GP_WB_PLME_ILLEGAL_ADDRESS_LSB     0

#define GP_WB_PLME_TRX_STATE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x001)
#define GP_WB_PLME_TRX_STATE_STATUS_LEN     1
#define GP_WB_PLME_TRX_STATE_STATUS_MASK    0x03
#define GP_WB_PLME_TRX_STATE_STATUS_LSB     0

#define GP_WB_PLME_CCA_ED_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x002)
#define GP_WB_PLME_CCA_ED_THRESH_LEN     1
#define GP_WB_PLME_CCA_ED_THRESH_MASK    0xFF
#define GP_WB_PLME_CCA_ED_THRESH_LSB     0

#define GP_WB_PLME_CCA_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x003)
#define GP_WB_PLME_CCA_MODE_LEN     1
#define GP_WB_PLME_CCA_MODE_MASK    0x01
#define GP_WB_PLME_CCA_MODE_LSB     0

#define GP_WB_PLME_CCA_MEASUREMENT_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x003)
#define GP_WB_PLME_CCA_MEASUREMENT_TIME_LEN     1
#define GP_WB_PLME_CCA_MEASUREMENT_TIME_MASK    0x0E
#define GP_WB_PLME_CCA_MEASUREMENT_TIME_LSB     1

#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x003)
#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_LEN     1
#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_MASK    0x30
#define GP_WB_PLME_SIG_GEN_PRESCALE_DIV_LSB     4

#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x004)
#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_LEN     3
#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_MASK    0x1FFFFF
#define GP_WB_PLME_SIG_GEN_PATTERN_DESCRIPTOR_PTR_LSB     0

#define GP_WB_PLME_SIG_GEN_TRANSITION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x007)
#define GP_WB_PLME_SIG_GEN_TRANSITION_LEN     1
#define GP_WB_PLME_SIG_GEN_TRANSITION_MASK    0x0F
#define GP_WB_PLME_SIG_GEN_TRANSITION_LSB     0

#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x007)
#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_LEN     1
#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_MASK    0x10
#define GP_WB_PLME_SIG_GEN_TRIGGER_FROM_REGMAP_LSB     4

#define GP_WB_PLME_SIG_GEN_START_SEQUENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x008)
#define GP_WB_PLME_SIG_GEN_START_SEQUENCE_LEN     1
#define GP_WB_PLME_SIG_GEN_START_SEQUENCE_MASK    0x01
#define GP_WB_PLME_SIG_GEN_START_SEQUENCE_LSB     0

#define GP_WB_PLME_SIG_GEN_ABORT_SEQUENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x008)
#define GP_WB_PLME_SIG_GEN_ABORT_SEQUENCE_LEN     1
#define GP_WB_PLME_SIG_GEN_ABORT_SEQUENCE_MASK    0x02
#define GP_WB_PLME_SIG_GEN_ABORT_SEQUENCE_LSB     1

#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x008)
#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_PLME_CLR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_PLME_SIG_GEN_STOP_REPEAT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x008)
#define GP_WB_PLME_SIG_GEN_STOP_REPEAT_LEN     1
#define GP_WB_PLME_SIG_GEN_STOP_REPEAT_MASK    0x08
#define GP_WB_PLME_SIG_GEN_STOP_REPEAT_LSB     3

#define GP_WB_PLME_SIG_GEN_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x009)
#define GP_WB_PLME_SIG_GEN_BUSY_LEN     1
#define GP_WB_PLME_SIG_GEN_BUSY_MASK    0x01
#define GP_WB_PLME_SIG_GEN_BUSY_LSB     0

#define GP_WB_PLME_SIG_GEN_MEM_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x009)
#define GP_WB_PLME_SIG_GEN_MEM_ERR_LEN     1
#define GP_WB_PLME_SIG_GEN_MEM_ERR_MASK    0x02
#define GP_WB_PLME_SIG_GEN_MEM_ERR_LSB     1

#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x009)
#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_PLME_UNMASKED_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x009)
#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_LEN     1
#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_MASK    0x78
#define GP_WB_PLME_SIG_GEN_TRANSITION_OBSERVE_LSB     3

#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00a)
#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_LEN     1
#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_MASK    0xFF
#define GP_WB_PLME_SIG_GEN_SEQUENCE_IDX_LSB     0

#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00b)
#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_LEN     1
#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_MASK    0x0F
#define GP_WB_PLME_DUTY_CYCLING_START_TRANSITION_LSB     0

#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00b)
#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_LEN     1
#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_MASK    0xF0
#define GP_WB_PLME_DUTY_CYCLING_STOP_TRANSITION_LSB     4

#define GP_WB_PLME_CHANNEL_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_CHANNEL_OVERRULE_LEN     1
#define GP_WB_PLME_CHANNEL_OVERRULE_MASK    0x003F
#define GP_WB_PLME_CHANNEL_OVERRULE_LSB     0

#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_LEN     1
#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_MASK    0x0040
#define GP_WB_PLME_CHANNEL_OVERRULE_ENA_LSB     6

#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_LEN     1
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_MASK    0x0080
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_UPDATE_LSB     7

#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_LEN     1
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_MASK    0x0100
#define GP_WB_PLME_DISABLE_MAC_CHANNEL_FORCE_LSB     8

#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_LEN     1
#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_MASK    0x0200
#define GP_WB_PLME_FORCE_CHANNEL_TRANSITION_ON_EACH_SLOT_LSB     9

#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_FEATURE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_FEATURE_LEN     1
#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_FEATURE_MASK    0x0400
#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_FEATURE_LSB     10

#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_SINGLE_CH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00c)
#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_SINGLE_CH_LEN     1
#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_SINGLE_CH_MASK    0x0800
#define GP_WB_PLME_ENABLE_CHANNEL_DISABLE_SINGLE_CH_LSB     11

#define GP_WB_PLME_CHANNEL_SET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00e)
#define GP_WB_PLME_CHANNEL_SET_LEN     1
#define GP_WB_PLME_CHANNEL_SET_MASK    0x3F
#define GP_WB_PLME_CHANNEL_SET_LSB     0

#define GP_WB_PLME_APPLY_CHANNEL_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_APPLY_CHANNEL_0_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_0_MASK    0x01
#define GP_WB_PLME_APPLY_CHANNEL_0_LSB     0

#define GP_WB_PLME_APPLY_CHANNEL_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_APPLY_CHANNEL_1_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_1_MASK    0x02
#define GP_WB_PLME_APPLY_CHANNEL_1_LSB     1

#define GP_WB_PLME_APPLY_CHANNEL_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_APPLY_CHANNEL_2_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_2_MASK    0x04
#define GP_WB_PLME_APPLY_CHANNEL_2_LSB     2

#define GP_WB_PLME_APPLY_CHANNEL_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_APPLY_CHANNEL_3_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_3_MASK    0x08
#define GP_WB_PLME_APPLY_CHANNEL_3_LSB     3

#define GP_WB_PLME_APPLY_CHANNEL_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_APPLY_CHANNEL_4_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_4_MASK    0x10
#define GP_WB_PLME_APPLY_CHANNEL_4_LSB     4

#define GP_WB_PLME_APPLY_CHANNEL_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_APPLY_CHANNEL_5_LEN     1
#define GP_WB_PLME_APPLY_CHANNEL_5_MASK    0x20
#define GP_WB_PLME_APPLY_CHANNEL_5_LSB     5

#define GP_WB_PLME_DISABLE_CHANNEL_FOR_REMAINING_PART_OF_PACKET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x00f)
#define GP_WB_PLME_DISABLE_CHANNEL_FOR_REMAINING_PART_OF_PACKET_LEN     1
#define GP_WB_PLME_DISABLE_CHANNEL_FOR_REMAINING_PART_OF_PACKET_MASK    0x40
#define GP_WB_PLME_DISABLE_CHANNEL_FOR_REMAINING_PART_OF_PACKET_LSB     6

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x010)
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_MASK    0x01
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_0_LSB     0

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x010)
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_MASK    0x02
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_1_LSB     1

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x010)
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_MASK    0x04
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_2_LSB     2

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x010)
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_MASK    0x08
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_3_LSB     3

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x010)
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_MASK    0x10
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_4_LSB     4

#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x010)
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_LEN     1
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_MASK    0x20
#define GP_WB_PLME_DISABLE_PREAMBLE_DET_ON_CH_IDX_5_LSB     5

#define GP_WB_PLME_DISABLE_LF_PRELOAD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x011)
#define GP_WB_PLME_DISABLE_LF_PRELOAD_UPDATE_LEN     1
#define GP_WB_PLME_DISABLE_LF_PRELOAD_UPDATE_MASK    0x01
#define GP_WB_PLME_DISABLE_LF_PRELOAD_UPDATE_LSB     0

#define GP_WB_PLME_DISABLE_WRITE_BACK_TO_MEM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x011)
#define GP_WB_PLME_DISABLE_WRITE_BACK_TO_MEM_LEN     1
#define GP_WB_PLME_DISABLE_WRITE_BACK_TO_MEM_MASK    0x02
#define GP_WB_PLME_DISABLE_WRITE_BACK_TO_MEM_LSB     1

#define GP_WB_PLME_TRIGGER_FLL_CONFIG_LOAD_FROM_RAM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x012)
#define GP_WB_PLME_TRIGGER_FLL_CONFIG_LOAD_FROM_RAM_LEN     1
#define GP_WB_PLME_TRIGGER_FLL_CONFIG_LOAD_FROM_RAM_MASK    0x01
#define GP_WB_PLME_TRIGGER_FLL_CONFIG_LOAD_FROM_RAM_LSB     0

#define GP_WB_PLME_TRIGGER_FLL_START_CAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x012)
#define GP_WB_PLME_TRIGGER_FLL_START_CAL_LEN     1
#define GP_WB_PLME_TRIGGER_FLL_START_CAL_MASK    0x02
#define GP_WB_PLME_TRIGGER_FLL_START_CAL_LSB     1

#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x013)
#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_LEN     1
#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_MASK    0x01
#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_LSB     0

#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x013)
#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_ENA_LEN     1
#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_ENA_MASK    0x02
#define GP_WB_PLME_FLL_CLOSED_LOOP_ENABLE_OVERRULE_ENA_LSB     1

#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x013)
#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_LEN     1
#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_MASK    0x04
#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_LSB     2

#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x013)
#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_ENA_LEN     1
#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_ENA_MASK    0x08
#define GP_WB_PLME_FLL_TX_NOT_RX_OVERRULE_ENA_LSB     3

#define GP_WB_PLME_ACTIVE_CHANNEL_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x014)
#define GP_WB_PLME_ACTIVE_CHANNEL_0_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_0_MASK    0x00000000003F
#define GP_WB_PLME_ACTIVE_CHANNEL_0_LSB     0

#define GP_WB_PLME_ACTIVE_CHANNEL_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x014)
#define GP_WB_PLME_ACTIVE_CHANNEL_1_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_1_MASK    0x000000003F00
#define GP_WB_PLME_ACTIVE_CHANNEL_1_LSB     8

#define GP_WB_PLME_ACTIVE_CHANNEL_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x014)
#define GP_WB_PLME_ACTIVE_CHANNEL_2_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_2_MASK    0x0000003F0000
#define GP_WB_PLME_ACTIVE_CHANNEL_2_LSB     16

#define GP_WB_PLME_ACTIVE_CHANNEL_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x014)
#define GP_WB_PLME_ACTIVE_CHANNEL_3_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_3_MASK    0x00003F000000
#define GP_WB_PLME_ACTIVE_CHANNEL_3_LSB     24

#define GP_WB_PLME_ACTIVE_CHANNEL_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x014)
#define GP_WB_PLME_ACTIVE_CHANNEL_4_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_4_MASK    0x003F00000000
#define GP_WB_PLME_ACTIVE_CHANNEL_4_LSB     32

#define GP_WB_PLME_ACTIVE_CHANNEL_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x014)
#define GP_WB_PLME_ACTIVE_CHANNEL_5_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_5_MASK    0x3F0000000000
#define GP_WB_PLME_ACTIVE_CHANNEL_5_LSB     40

#define GP_WB_PLME_MATCHING_CH_IDX_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01a)
#define GP_WB_PLME_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PLME_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PLME_MATCHING_CH_IDX_MASK_LSB     0

#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01b)
#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_MASK    0x01
#define GP_WB_PLME_CLR_RSSI_CHANNEL_0_LSB     0

#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01b)
#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_MASK    0x02
#define GP_WB_PLME_CLR_RSSI_CHANNEL_1_LSB     1

#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01b)
#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_MASK    0x04
#define GP_WB_PLME_CLR_RSSI_CHANNEL_2_LSB     2

#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01b)
#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_MASK    0x08
#define GP_WB_PLME_CLR_RSSI_CHANNEL_3_LSB     3

#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01b)
#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_MASK    0x10
#define GP_WB_PLME_CLR_RSSI_CHANNEL_4_LSB     4

#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01b)
#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_LEN     1
#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_MASK    0x20
#define GP_WB_PLME_CLR_RSSI_CHANNEL_5_LSB     5

#define GP_WB_PLME_RSSI_CHANNEL_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01c)
#define GP_WB_PLME_RSSI_CHANNEL_0_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_0_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_0_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01d)
#define GP_WB_PLME_RSSI_CHANNEL_1_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_1_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_1_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01e)
#define GP_WB_PLME_RSSI_CHANNEL_2_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_2_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_2_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x01f)
#define GP_WB_PLME_RSSI_CHANNEL_3_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_3_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_3_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x020)
#define GP_WB_PLME_RSSI_CHANNEL_4_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_4_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_4_LSB     0

#define GP_WB_PLME_RSSI_CHANNEL_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x021)
#define GP_WB_PLME_RSSI_CHANNEL_5_LEN     1
#define GP_WB_PLME_RSSI_CHANNEL_5_MASK    0xFF
#define GP_WB_PLME_RSSI_CHANNEL_5_LSB     0

#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x022)
#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_MASK    0x01
#define GP_WB_PLME_RSSI_VALID_CHANNEL_0_LSB     0

#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x022)
#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_MASK    0x02
#define GP_WB_PLME_RSSI_VALID_CHANNEL_1_LSB     1

#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x022)
#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_MASK    0x04
#define GP_WB_PLME_RSSI_VALID_CHANNEL_2_LSB     2

#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x022)
#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_MASK    0x08
#define GP_WB_PLME_RSSI_VALID_CHANNEL_3_LSB     3

#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x022)
#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_MASK    0x10
#define GP_WB_PLME_RSSI_VALID_CHANNEL_4_LSB     4

#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x022)
#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_LEN     1
#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_MASK    0x20
#define GP_WB_PLME_RSSI_VALID_CHANNEL_5_LSB     5

#define GP_WB_PLME_LF_PRELOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x024)
#define GP_WB_PLME_LF_PRELOAD_LEN     3
#define GP_WB_PLME_LF_PRELOAD_MASK    0x3FFFFF
#define GP_WB_PLME_LF_PRELOAD_LSB     0

#define GP_WB_PLME_CAPBANK_FINE_TX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x027)
#define GP_WB_PLME_CAPBANK_FINE_TX_LEN     1
#define GP_WB_PLME_CAPBANK_FINE_TX_MASK    0x7F
#define GP_WB_PLME_CAPBANK_FINE_TX_LSB     0

#define GP_WB_PLME_CAPBANK_FINE_RX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x028)
#define GP_WB_PLME_CAPBANK_FINE_RX_LEN     1
#define GP_WB_PLME_CAPBANK_FINE_RX_MASK    0x7F
#define GP_WB_PLME_CAPBANK_FINE_RX_LSB     0

#define GP_WB_PLME_LOOP_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02a)
#define GP_WB_PLME_LOOP_GAIN_LEN     2
#define GP_WB_PLME_LOOP_GAIN_MASK    0x01FF
#define GP_WB_PLME_LOOP_GAIN_LSB     0

#define GP_WB_PLME_ACTIVE_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02c)
#define GP_WB_PLME_ACTIVE_CHANNEL_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_MASK    0x003F
#define GP_WB_PLME_ACTIVE_CHANNEL_LSB     0

#define GP_WB_PLME_ACTIVE_CHANNEL_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02c)
#define GP_WB_PLME_ACTIVE_CHANNEL_IDX_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_IDX_MASK    0x0700
#define GP_WB_PLME_ACTIVE_CHANNEL_IDX_LSB     8

#define GP_WB_PLME_ACTIVE_CHANNEL_IS_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02c)
#define GP_WB_PLME_ACTIVE_CHANNEL_IS_BLE_LEN     1
#define GP_WB_PLME_ACTIVE_CHANNEL_IS_BLE_MASK    0x0800
#define GP_WB_PLME_ACTIVE_CHANNEL_IS_BLE_LSB     11

#define GP_WB_PLME_RX_MULTI_STD_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02e)
#define GP_WB_PLME_RX_MULTI_STD_MODE_LEN     1
#define GP_WB_PLME_RX_MULTI_STD_MODE_MASK    0x07
#define GP_WB_PLME_RX_MULTI_STD_MODE_LSB     0

#define GP_WB_PLME_RX_MODE_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02e)
#define GP_WB_PLME_RX_MODE_ZB_LEN     1
#define GP_WB_PLME_RX_MODE_ZB_MASK    0x18
#define GP_WB_PLME_RX_MODE_ZB_LSB     3

#define GP_WB_PLME_RX_MODE_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02e)
#define GP_WB_PLME_RX_MODE_BLE_LEN     1
#define GP_WB_PLME_RX_MODE_BLE_MASK    0x60
#define GP_WB_PLME_RX_MODE_BLE_LSB     5

#define GP_WB_PLME_RX_MODE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02f)
#define GP_WB_PLME_RX_MODE_OVERRULE_LEN     1
#define GP_WB_PLME_RX_MODE_OVERRULE_MASK    0x07
#define GP_WB_PLME_RX_MODE_OVERRULE_LSB     0

#define GP_WB_PLME_RX_MODE_OVERRULE_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x02f)
#define GP_WB_PLME_RX_MODE_OVERRULE_EN_LEN     1
#define GP_WB_PLME_RX_MODE_OVERRULE_EN_MASK    0x08
#define GP_WB_PLME_RX_MODE_OVERRULE_EN_LSB     3

/***************************
 * layout: trx
 ***************************/
#define GP_WB_TRX_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0080) 
#define GP_WB_TRX_SIZE  0x0020
#define GP_WB_TRX_MAX_MEMBER_SIZE  3

#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x080)
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_LEN     1
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_MASK    0x00000F
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_TRX_OFF_LSB     0

#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_LOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x080)
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_LOW_LEN     1
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_LOW_MASK    0x0000F0
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_LOW_LSB     4

#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_HIGH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x080)
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_HIGH_LEN     1
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_HIGH_MASK    0x000F00
#define GP_WB_TRX_EXT_MODE_CTRL_FOR_RX_ON_ATT_CTRL_HIGH_LSB     8

#define GP_WB_TRX_EXT_CHANNEL_CTRL_FOR_TRX_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x080)
#define GP_WB_TRX_EXT_CHANNEL_CTRL_FOR_TRX_OFF_LEN     1
#define GP_WB_TRX_EXT_CHANNEL_CTRL_FOR_TRX_OFF_MASK    0x00F000
#define GP_WB_TRX_EXT_CHANNEL_CTRL_FOR_TRX_OFF_LSB     12

#define GP_WB_TRX_MASK_CHANNEL_CTRL_FOR_TRX_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x080)
#define GP_WB_TRX_MASK_CHANNEL_CTRL_FOR_TRX_OFF_LEN     1
#define GP_WB_TRX_MASK_CHANNEL_CTRL_FOR_TRX_OFF_MASK    0x010000
#define GP_WB_TRX_MASK_CHANNEL_CTRL_FOR_TRX_OFF_LSB     16

#define GP_WB_TRX_RX_ANT0_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x083)
#define GP_WB_TRX_RX_ANT0_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_RX_ANT0_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x083)
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x083)
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x084)
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x084)
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x085)
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_RX_ANT0_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x085)
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_RX_ANT0_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_RX_ANT1_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x086)
#define GP_WB_TRX_RX_ANT1_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_RX_ANT1_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x086)
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x086)
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x087)
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x087)
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x088)
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_RX_ANT1_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x088)
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_RX_ANT1_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_RX_RX_BPF_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x089)
#define GP_WB_TRX_RX_RX_BPF_GAIN_LEN     1
#define GP_WB_TRX_RX_RX_BPF_GAIN_MASK    0x0F
#define GP_WB_TRX_RX_RX_BPF_GAIN_LSB     0

#define GP_WB_TRX_RX_RX_LNA_LOWBIAS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x089)
#define GP_WB_TRX_RX_RX_LNA_LOWBIAS_LEN     1
#define GP_WB_TRX_RX_RX_LNA_LOWBIAS_MASK    0x10
#define GP_WB_TRX_RX_RX_LNA_LOWBIAS_LSB     4

#define GP_WB_TRX_RX_RX_LNA_LOWGAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x089)
#define GP_WB_TRX_RX_RX_LNA_LOWGAIN_LEN     1
#define GP_WB_TRX_RX_RX_LNA_LOWGAIN_MASK    0x20
#define GP_WB_TRX_RX_RX_LNA_LOWGAIN_LSB     5

#define GP_WB_TRX_TX_ANT0_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08a)
#define GP_WB_TRX_TX_ANT0_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_TX_ANT0_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08a)
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08a)
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08b)
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08b)
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08c)
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_TX_ANT0_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08c)
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_TX_ANT0_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_TX_ANT1_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08d)
#define GP_WB_TRX_TX_ANT1_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_TX_ANT1_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08d)
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08d)
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08e)
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08e)
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08f)
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_TX_ANT1_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x08f)
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_TX_ANT1_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_TX_RX_BPF_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x090)
#define GP_WB_TRX_TX_RX_BPF_GAIN_LEN     1
#define GP_WB_TRX_TX_RX_BPF_GAIN_MASK    0x0F
#define GP_WB_TRX_TX_RX_BPF_GAIN_LSB     0

#define GP_WB_TRX_TX_RX_LNA_LOWBIAS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x090)
#define GP_WB_TRX_TX_RX_LNA_LOWBIAS_LEN     1
#define GP_WB_TRX_TX_RX_LNA_LOWBIAS_MASK    0x10
#define GP_WB_TRX_TX_RX_LNA_LOWBIAS_LSB     4

#define GP_WB_TRX_TX_RX_LNA_LOWGAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x090)
#define GP_WB_TRX_TX_RX_LNA_LOWGAIN_LEN     1
#define GP_WB_TRX_TX_RX_LNA_LOWGAIN_MASK    0x20
#define GP_WB_TRX_TX_RX_LNA_LOWGAIN_LSB     5

#define GP_WB_TRX_ATT_ANT0_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x091)
#define GP_WB_TRX_ATT_ANT0_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_ATT_ANT0_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x091)
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x091)
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x092)
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x092)
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x093)
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x093)
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_ATT_ANT0_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_ATT_ANT1_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x094)
#define GP_WB_TRX_ATT_ANT1_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_ATT_ANT1_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x094)
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x094)
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x095)
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x095)
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x096)
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x096)
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_ATT_ANT1_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_ATT_RX_BPF_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x097)
#define GP_WB_TRX_ATT_RX_BPF_GAIN_LEN     1
#define GP_WB_TRX_ATT_RX_BPF_GAIN_MASK    0x0F
#define GP_WB_TRX_ATT_RX_BPF_GAIN_LSB     0

#define GP_WB_TRX_ATT_RX_LNA_LOWBIAS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x097)
#define GP_WB_TRX_ATT_RX_LNA_LOWBIAS_LEN     1
#define GP_WB_TRX_ATT_RX_LNA_LOWBIAS_MASK    0x10
#define GP_WB_TRX_ATT_RX_LNA_LOWBIAS_LSB     4

#define GP_WB_TRX_ATT_RX_LNA_LOWGAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x097)
#define GP_WB_TRX_ATT_RX_LNA_LOWGAIN_LEN     1
#define GP_WB_TRX_ATT_RX_LNA_LOWGAIN_MASK    0x20
#define GP_WB_TRX_ATT_RX_LNA_LOWGAIN_LSB     5

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x098)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x098)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x098)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x099)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x099)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09a)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09a)
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_LOW_ATT_ANT0_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_TX_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09b)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_TX_TUNE_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_TX_TUNE_MASK    0x07
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_TX_TUNE_LSB     0

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09b)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_SELECT_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_SELECT_MASK    0x08
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_SELECT_LSB     3

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09b)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_SELECT_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_SELECT_MASK    0x10
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_SELECT_LSB     4

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09c)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_TUNE_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_TUNE_MASK    0x07
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_TUNE_LSB     0

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09c)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_TUNE_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_TUNE_MASK    0x38
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_TUNE_LSB     3

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09d)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_RLOAD_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_RLOAD_MASK    0x07
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT1_RLOAD_LSB     0

#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_RLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09d)
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_RLOAD_LEN     1
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_RLOAD_MASK    0x38
#define GP_WB_TRX_LOW_ATT_ANT1_MATCH_ANT2_RLOAD_LSB     3

#define GP_WB_TRX_LOW_ATT_RX_BPF_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09e)
#define GP_WB_TRX_LOW_ATT_RX_BPF_GAIN_LEN     1
#define GP_WB_TRX_LOW_ATT_RX_BPF_GAIN_MASK    0x0F
#define GP_WB_TRX_LOW_ATT_RX_BPF_GAIN_LSB     0

#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWBIAS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09e)
#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWBIAS_LEN     1
#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWBIAS_MASK    0x10
#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWBIAS_LSB     4

#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWGAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09e)
#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWGAIN_LEN     1
#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWGAIN_MASK    0x20
#define GP_WB_TRX_LOW_ATT_RX_LNA_LOWGAIN_LSB     5

#define GP_WB_TRX_DUMMY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x09f)
#define GP_WB_TRX_DUMMY_LEN     1
#define GP_WB_TRX_DUMMY_MASK    0x01
#define GP_WB_TRX_DUMMY_LSB     0

/***************************
 * layout: fll
 ***************************/
#define GP_WB_FLL_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0100) 
#define GP_WB_FLL_SIZE  0x005B
#define GP_WB_FLL_MAX_MEMBER_SIZE  3

#define GP_WB_FLL_STATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100)
#define GP_WB_FLL_STATE_LEN     1
#define GP_WB_FLL_STATE_MASK    0x03
#define GP_WB_FLL_STATE_LSB     0

#define GP_WB_FLL_MSK_MI_ADJUST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x101)
#define GP_WB_FLL_MSK_MI_ADJUST_LEN     1
#define GP_WB_FLL_MSK_MI_ADJUST_MASK    0xFF
#define GP_WB_FLL_MSK_MI_ADJUST_LSB     0

#define GP_WB_FLL_GFSK_MI_ADJUST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x102)
#define GP_WB_FLL_GFSK_MI_ADJUST_LEN     1
#define GP_WB_FLL_GFSK_MI_ADJUST_MASK    0xFF
#define GP_WB_FLL_GFSK_MI_ADJUST_LSB     0

#define GP_WB_FLL_MSK_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x103)
#define GP_WB_FLL_MSK_DELAY_LEN     1
#define GP_WB_FLL_MSK_DELAY_MASK    0x0F
#define GP_WB_FLL_MSK_DELAY_LSB     0

#define GP_WB_FLL_GFSK_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x103)
#define GP_WB_FLL_GFSK_DELAY_LEN     1
#define GP_WB_FLL_GFSK_DELAY_MASK    0xF0
#define GP_WB_FLL_GFSK_DELAY_LSB     4

#define GP_WB_FLL_DISABLE_CLK_GATING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104)
#define GP_WB_FLL_DISABLE_CLK_GATING_LEN     1
#define GP_WB_FLL_DISABLE_CLK_GATING_MASK    0x01
#define GP_WB_FLL_DISABLE_CLK_GATING_LSB     0

#define GP_WB_FLL_ERR_CORR_DIS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104)
#define GP_WB_FLL_ERR_CORR_DIS_LEN     1
#define GP_WB_FLL_ERR_CORR_DIS_MASK    0x02
#define GP_WB_FLL_ERR_CORR_DIS_LSB     1

#define GP_WB_FLL_SOFT_START_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104)
#define GP_WB_FLL_SOFT_START_BYPASS_LEN     1
#define GP_WB_FLL_SOFT_START_BYPASS_MASK    0x04
#define GP_WB_FLL_SOFT_START_BYPASS_LSB     2

#define GP_WB_FLL_DSM_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104)
#define GP_WB_FLL_DSM_ENA_LEN     1
#define GP_WB_FLL_DSM_ENA_MASK    0x08
#define GP_WB_FLL_DSM_ENA_LSB     3

#define GP_WB_FLL_LFF_INT_COUPLING_FACTOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104)
#define GP_WB_FLL_LFF_INT_COUPLING_FACTOR_LEN     1
#define GP_WB_FLL_LFF_INT_COUPLING_FACTOR_MASK    0x30
#define GP_WB_FLL_LFF_INT_COUPLING_FACTOR_LSB     4

#define GP_WB_FLL_LFF_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104)
#define GP_WB_FLL_LFF_BYPASS_LEN     1
#define GP_WB_FLL_LFF_BYPASS_MASK    0x40
#define GP_WB_FLL_LFF_BYPASS_LSB     6

#define GP_WB_FLL_CHANNEL_INVALID_DURATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105)
#define GP_WB_FLL_CHANNEL_INVALID_DURATION_LEN     1
#define GP_WB_FLL_CHANNEL_INVALID_DURATION_MASK    0xFF
#define GP_WB_FLL_CHANNEL_INVALID_DURATION_LSB     0

#define GP_WB_FLL_RX_OUT_OF_RANGE_HI_THRES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106)
#define GP_WB_FLL_RX_OUT_OF_RANGE_HI_THRES_LEN     2
#define GP_WB_FLL_RX_OUT_OF_RANGE_HI_THRES_MASK    0x03FF
#define GP_WB_FLL_RX_OUT_OF_RANGE_HI_THRES_LSB     0

#define GP_WB_FLL_RX_OUT_OF_RANGE_LO_THRES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x108)
#define GP_WB_FLL_RX_OUT_OF_RANGE_LO_THRES_LEN     2
#define GP_WB_FLL_RX_OUT_OF_RANGE_LO_THRES_MASK    0x03FF
#define GP_WB_FLL_RX_OUT_OF_RANGE_LO_THRES_LSB     0

#define GP_WB_FLL_TX_OUT_OF_RANGE_HI_THRES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a)
#define GP_WB_FLL_TX_OUT_OF_RANGE_HI_THRES_LEN     2
#define GP_WB_FLL_TX_OUT_OF_RANGE_HI_THRES_MASK    0x03FF
#define GP_WB_FLL_TX_OUT_OF_RANGE_HI_THRES_LSB     0

#define GP_WB_FLL_TX_OUT_OF_RANGE_LO_THRES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10c)
#define GP_WB_FLL_TX_OUT_OF_RANGE_LO_THRES_LEN     2
#define GP_WB_FLL_TX_OUT_OF_RANGE_LO_THRES_MASK    0x03FF
#define GP_WB_FLL_TX_OUT_OF_RANGE_LO_THRES_LSB     0

#define GP_WB_FLL_UNMASKED_RX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e)
#define GP_WB_FLL_UNMASKED_RX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_FLL_UNMASKED_RX_OUT_OF_RANGE_INTERRUPT_MASK    0x01
#define GP_WB_FLL_UNMASKED_RX_OUT_OF_RANGE_INTERRUPT_LSB     0

#define GP_WB_FLL_UNMASKED_TX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e)
#define GP_WB_FLL_UNMASKED_TX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_FLL_UNMASKED_TX_OUT_OF_RANGE_INTERRUPT_MASK    0x02
#define GP_WB_FLL_UNMASKED_TX_OUT_OF_RANGE_INTERRUPT_LSB     1

#define GP_WB_FLL_UNMASKED_TX_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e)
#define GP_WB_FLL_UNMASKED_TX_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_FLL_UNMASKED_TX_OUT_OF_LOCK_INTERRUPT_MASK    0x04
#define GP_WB_FLL_UNMASKED_TX_OUT_OF_LOCK_INTERRUPT_LSB     2

#define GP_WB_FLL_UNMASKED_FE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e)
#define GP_WB_FLL_UNMASKED_FE_DONE_INTERRUPT_LEN     1
#define GP_WB_FLL_UNMASKED_FE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_FLL_UNMASKED_FE_DONE_INTERRUPT_LSB     3

#define GP_WB_FLL_UNMASKED_CAL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e)
#define GP_WB_FLL_UNMASKED_CAL_START_INTERRUPT_LEN     1
#define GP_WB_FLL_UNMASKED_CAL_START_INTERRUPT_MASK    0x10
#define GP_WB_FLL_UNMASKED_CAL_START_INTERRUPT_LSB     4

#define GP_WB_FLL_CLR_RX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f)
#define GP_WB_FLL_CLR_RX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_FLL_CLR_RX_OUT_OF_RANGE_INTERRUPT_MASK    0x01
#define GP_WB_FLL_CLR_RX_OUT_OF_RANGE_INTERRUPT_LSB     0

#define GP_WB_FLL_CLR_TX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f)
#define GP_WB_FLL_CLR_TX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_FLL_CLR_TX_OUT_OF_RANGE_INTERRUPT_MASK    0x02
#define GP_WB_FLL_CLR_TX_OUT_OF_RANGE_INTERRUPT_LSB     1

#define GP_WB_FLL_CLR_TX_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f)
#define GP_WB_FLL_CLR_TX_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_FLL_CLR_TX_OUT_OF_LOCK_INTERRUPT_MASK    0x04
#define GP_WB_FLL_CLR_TX_OUT_OF_LOCK_INTERRUPT_LSB     2

#define GP_WB_FLL_CLR_FE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f)
#define GP_WB_FLL_CLR_FE_DONE_INTERRUPT_LEN     1
#define GP_WB_FLL_CLR_FE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_FLL_CLR_FE_DONE_INTERRUPT_LSB     3

#define GP_WB_FLL_CLR_CAL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f)
#define GP_WB_FLL_CLR_CAL_START_INTERRUPT_LEN     1
#define GP_WB_FLL_CLR_CAL_START_INTERRUPT_MASK    0x10
#define GP_WB_FLL_CLR_CAL_START_INTERRUPT_LSB     4

#define GP_WB_FLL_GFSK_FILTER_COEFF0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110)
#define GP_WB_FLL_GFSK_FILTER_COEFF0_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF0_MASK    0x0F
#define GP_WB_FLL_GFSK_FILTER_COEFF0_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x111)
#define GP_WB_FLL_GFSK_FILTER_COEFF1_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF1_MASK    0x0F
#define GP_WB_FLL_GFSK_FILTER_COEFF1_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x112)
#define GP_WB_FLL_GFSK_FILTER_COEFF2_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF2_MASK    0x0F
#define GP_WB_FLL_GFSK_FILTER_COEFF2_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x113)
#define GP_WB_FLL_GFSK_FILTER_COEFF3_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF3_MASK    0x0F
#define GP_WB_FLL_GFSK_FILTER_COEFF3_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114)
#define GP_WB_FLL_GFSK_FILTER_COEFF4_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF4_MASK    0x0F
#define GP_WB_FLL_GFSK_FILTER_COEFF4_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x115)
#define GP_WB_FLL_GFSK_FILTER_COEFF5_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF5_MASK    0x3F
#define GP_WB_FLL_GFSK_FILTER_COEFF5_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x116)
#define GP_WB_FLL_GFSK_FILTER_COEFF6_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF6_MASK    0x3F
#define GP_WB_FLL_GFSK_FILTER_COEFF6_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x117)
#define GP_WB_FLL_GFSK_FILTER_COEFF7_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF7_MASK    0x3F
#define GP_WB_FLL_GFSK_FILTER_COEFF7_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF8_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118)
#define GP_WB_FLL_GFSK_FILTER_COEFF8_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF8_MASK    0x3F
#define GP_WB_FLL_GFSK_FILTER_COEFF8_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF9_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119)
#define GP_WB_FLL_GFSK_FILTER_COEFF9_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF9_MASK    0x7F
#define GP_WB_FLL_GFSK_FILTER_COEFF9_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF10_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a)
#define GP_WB_FLL_GFSK_FILTER_COEFF10_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF10_MASK    0x7F
#define GP_WB_FLL_GFSK_FILTER_COEFF10_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF11_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11b)
#define GP_WB_FLL_GFSK_FILTER_COEFF11_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF11_MASK    0xFF
#define GP_WB_FLL_GFSK_FILTER_COEFF11_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF12_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c)
#define GP_WB_FLL_GFSK_FILTER_COEFF12_LEN     1
#define GP_WB_FLL_GFSK_FILTER_COEFF12_MASK    0xFF
#define GP_WB_FLL_GFSK_FILTER_COEFF12_LSB     0

#define GP_WB_FLL_GFSK_FILTER_COEFF13_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e)
#define GP_WB_FLL_GFSK_FILTER_COEFF13_LEN     2
#define GP_WB_FLL_GFSK_FILTER_COEFF13_MASK    0x07FF
#define GP_WB_FLL_GFSK_FILTER_COEFF13_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x120)
#define GP_WB_FLL_MSK_FILTER_COEFF0_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF0_MASK    0x0F
#define GP_WB_FLL_MSK_FILTER_COEFF0_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x121)
#define GP_WB_FLL_MSK_FILTER_COEFF1_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF1_MASK    0x0F
#define GP_WB_FLL_MSK_FILTER_COEFF1_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122)
#define GP_WB_FLL_MSK_FILTER_COEFF2_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF2_MASK    0x0F
#define GP_WB_FLL_MSK_FILTER_COEFF2_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x123)
#define GP_WB_FLL_MSK_FILTER_COEFF3_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF3_MASK    0x0F
#define GP_WB_FLL_MSK_FILTER_COEFF3_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124)
#define GP_WB_FLL_MSK_FILTER_COEFF4_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF4_MASK    0x0F
#define GP_WB_FLL_MSK_FILTER_COEFF4_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x125)
#define GP_WB_FLL_MSK_FILTER_COEFF5_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF5_MASK    0x3F
#define GP_WB_FLL_MSK_FILTER_COEFF5_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x126)
#define GP_WB_FLL_MSK_FILTER_COEFF6_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF6_MASK    0x3F
#define GP_WB_FLL_MSK_FILTER_COEFF6_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x127)
#define GP_WB_FLL_MSK_FILTER_COEFF7_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF7_MASK    0x3F
#define GP_WB_FLL_MSK_FILTER_COEFF7_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF8_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x128)
#define GP_WB_FLL_MSK_FILTER_COEFF8_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF8_MASK    0x3F
#define GP_WB_FLL_MSK_FILTER_COEFF8_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF9_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129)
#define GP_WB_FLL_MSK_FILTER_COEFF9_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF9_MASK    0x7F
#define GP_WB_FLL_MSK_FILTER_COEFF9_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF10_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a)
#define GP_WB_FLL_MSK_FILTER_COEFF10_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF10_MASK    0x7F
#define GP_WB_FLL_MSK_FILTER_COEFF10_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF11_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b)
#define GP_WB_FLL_MSK_FILTER_COEFF11_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF11_MASK    0xFF
#define GP_WB_FLL_MSK_FILTER_COEFF11_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF12_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12c)
#define GP_WB_FLL_MSK_FILTER_COEFF12_LEN     1
#define GP_WB_FLL_MSK_FILTER_COEFF12_MASK    0xFF
#define GP_WB_FLL_MSK_FILTER_COEFF12_LSB     0

#define GP_WB_FLL_MSK_FILTER_COEFF13_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12e)
#define GP_WB_FLL_MSK_FILTER_COEFF13_LEN     2
#define GP_WB_FLL_MSK_FILTER_COEFF13_MASK    0x07FF
#define GP_WB_FLL_MSK_FILTER_COEFF13_LSB     0

#define GP_WB_FLL_TX_FREQUENCY_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x130)
#define GP_WB_FLL_TX_FREQUENCY_OFFSET_LEN     2
#define GP_WB_FLL_TX_FREQUENCY_OFFSET_MASK    0x07FF
#define GP_WB_FLL_TX_FREQUENCY_OFFSET_LSB     0

#define GP_WB_FLL_RX_FREQUENCY_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x132)
#define GP_WB_FLL_RX_FREQUENCY_OFFSET_LEN     2
#define GP_WB_FLL_RX_FREQUENCY_OFFSET_MASK    0x07FF
#define GP_WB_FLL_RX_FREQUENCY_OFFSET_LSB     0

#define GP_WB_FLL_CB_TUNE_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134)
#define GP_WB_FLL_CB_TUNE_CORE_LEN     2
#define GP_WB_FLL_CB_TUNE_CORE_MASK    0x03FF
#define GP_WB_FLL_CB_TUNE_CORE_LSB     0

#define GP_WB_FLL_LF_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x136)
#define GP_WB_FLL_LF_CORE_LEN     2
#define GP_WB_FLL_LF_CORE_MASK    0x0FFF
#define GP_WB_FLL_LF_CORE_LSB     0

#define GP_WB_FLL_CAL_STOP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x138)
#define GP_WB_FLL_CAL_STOP_LEN     1
#define GP_WB_FLL_CAL_STOP_MASK    0x01
#define GP_WB_FLL_CAL_STOP_LSB     0

#define GP_WB_FLL_FE_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x138)
#define GP_WB_FLL_FE_START_LEN     1
#define GP_WB_FLL_FE_START_MASK    0x02
#define GP_WB_FLL_FE_START_LSB     1

#define GP_WB_FLL_FE_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13a)
#define GP_WB_FLL_FE_RESULT_LEN     2
#define GP_WB_FLL_FE_RESULT_MASK    0x7FFF
#define GP_WB_FLL_FE_RESULT_LSB     0

#define GP_WB_FLL_FE_PERIOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_FE_PERIOD_LEN     1
#define GP_WB_FLL_FE_PERIOD_MASK    0x0003
#define GP_WB_FLL_FE_PERIOD_LSB     0

#define GP_WB_FLL_FE_SAMPLER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_FE_SAMPLER_LEN     1
#define GP_WB_FLL_FE_SAMPLER_MASK    0x000C
#define GP_WB_FLL_FE_SAMPLER_LSB     2

#define GP_WB_FLL_CB_FINE_RM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_CB_FINE_RM_LEN     1
#define GP_WB_FLL_CB_FINE_RM_MASK    0x0010
#define GP_WB_FLL_CB_FINE_RM_LSB     4

#define GP_WB_FLL_CB_FINE_SWEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_CB_FINE_SWEEP_LEN     1
#define GP_WB_FLL_CB_FINE_SWEEP_MASK    0x0020
#define GP_WB_FLL_CB_FINE_SWEEP_LSB     5

#define GP_WB_FLL_CB_TUNE_RM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_CB_TUNE_RM_LEN     1
#define GP_WB_FLL_CB_TUNE_RM_MASK    0x0040
#define GP_WB_FLL_CB_TUNE_RM_LSB     6

#define GP_WB_FLL_CB_TUNE_SWEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_CB_TUNE_SWEEP_LEN     1
#define GP_WB_FLL_CB_TUNE_SWEEP_MASK    0x0080
#define GP_WB_FLL_CB_TUNE_SWEEP_LSB     7

#define GP_WB_FLL_CLK_DELAY_CAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_CLK_DELAY_CAL_LEN     1
#define GP_WB_FLL_CLK_DELAY_CAL_MASK    0x0100
#define GP_WB_FLL_CLK_DELAY_CAL_LSB     8

#define GP_WB_FLL_CLK_DELAY_RM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_CLK_DELAY_RM_LEN     1
#define GP_WB_FLL_CLK_DELAY_RM_MASK    0x0200
#define GP_WB_FLL_CLK_DELAY_RM_LSB     9

#define GP_WB_FLL_DTC_CAL_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_DTC_CAL_DIV_LEN     1
#define GP_WB_FLL_DTC_CAL_DIV_MASK    0x1C00
#define GP_WB_FLL_DTC_CAL_DIV_LSB     10

#define GP_WB_FLL_DTC_CAL_SLOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_DTC_CAL_SLOW_LEN     1
#define GP_WB_FLL_DTC_CAL_SLOW_MASK    0x2000
#define GP_WB_FLL_DTC_CAL_SLOW_LSB     13

#define GP_WB_FLL_DTC_LDO_HP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_DTC_LDO_HP_LEN     1
#define GP_WB_FLL_DTC_LDO_HP_MASK    0x4000
#define GP_WB_FLL_DTC_LDO_HP_LSB     14

#define GP_WB_FLL_DTC_STEP_RM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13c)
#define GP_WB_FLL_DTC_STEP_RM_LEN     1
#define GP_WB_FLL_DTC_STEP_RM_MASK    0x8000
#define GP_WB_FLL_DTC_STEP_RM_LSB     15

#define GP_WB_FLL_DIV64_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13e)
#define GP_WB_FLL_DIV64_LEN     1
#define GP_WB_FLL_DIV64_MASK    0x01
#define GP_WB_FLL_DIV64_LSB     0

#define GP_WB_FLL_CB_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140)
#define GP_WB_FLL_CB_TUNE_LEN     2
#define GP_WB_FLL_CB_TUNE_MASK    0x03FF
#define GP_WB_FLL_CB_TUNE_LSB     0

#define GP_WB_FLL_CB_FINE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x142)
#define GP_WB_FLL_CB_FINE_LEN     1
#define GP_WB_FLL_CB_FINE_MASK    0x7F
#define GP_WB_FLL_CB_FINE_LSB     0

#define GP_WB_FLL_CLK_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x143)
#define GP_WB_FLL_CLK_DELAY_LEN     1
#define GP_WB_FLL_CLK_DELAY_MASK    0x3F
#define GP_WB_FLL_CLK_DELAY_LSB     0

#define GP_WB_FLL_DTC_STEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x144)
#define GP_WB_FLL_DTC_STEP_LEN     1
#define GP_WB_FLL_DTC_STEP_MASK    0x7F
#define GP_WB_FLL_DTC_STEP_LSB     0

#define GP_WB_FLL_DTC_MSB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x145)
#define GP_WB_FLL_DTC_MSB_LEN     1
#define GP_WB_FLL_DTC_MSB_MASK    0xFF
#define GP_WB_FLL_DTC_MSB_LSB     0

#define GP_WB_FLL_DTC_LSB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x146)
#define GP_WB_FLL_DTC_LSB_LEN     1
#define GP_WB_FLL_DTC_LSB_MASK    0x3F
#define GP_WB_FLL_DTC_LSB_LSB     0

#define GP_WB_FLL_CB_COARSE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x147)
#define GP_WB_FLL_CB_COARSE_LEN     1
#define GP_WB_FLL_CB_COARSE_MASK    0x0F
#define GP_WB_FLL_CB_COARSE_LSB     0

#define GP_WB_FLL_CB_COARSE_PC_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x148)
#define GP_WB_FLL_CB_COARSE_PC_ENABLE_LEN     1
#define GP_WB_FLL_CB_COARSE_PC_ENABLE_MASK    0x0001
#define GP_WB_FLL_CB_COARSE_PC_ENABLE_LSB     0

#define GP_WB_FLL_CB_COARSE_PC_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x148)
#define GP_WB_FLL_CB_COARSE_PC_VALUE_LEN     1
#define GP_WB_FLL_CB_COARSE_PC_VALUE_MASK    0x0006
#define GP_WB_FLL_CB_COARSE_PC_VALUE_LSB     1

#define GP_WB_FLL_CB_FINE_PC_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x148)
#define GP_WB_FLL_CB_FINE_PC_ENABLE_LEN     1
#define GP_WB_FLL_CB_FINE_PC_ENABLE_MASK    0x0008
#define GP_WB_FLL_CB_FINE_PC_ENABLE_LSB     3

#define GP_WB_FLL_CB_FINE_PC_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x148)
#define GP_WB_FLL_CB_FINE_PC_VALUE_LEN     1
#define GP_WB_FLL_CB_FINE_PC_VALUE_MASK    0x0030
#define GP_WB_FLL_CB_FINE_PC_VALUE_LSB     4

#define GP_WB_FLL_CB_COARSE_PC_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x148)
#define GP_WB_FLL_CB_COARSE_PC_TIME_LEN     1
#define GP_WB_FLL_CB_COARSE_PC_TIME_MASK    0x3F00
#define GP_WB_FLL_CB_COARSE_PC_TIME_LSB     8

#define GP_WB_FLL_PA_ON_COUNT_LFF_CLR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x14c)
#define GP_WB_FLL_PA_ON_COUNT_LFF_CLR_LEN     1
#define GP_WB_FLL_PA_ON_COUNT_LFF_CLR_MASK    0x0000FF
#define GP_WB_FLL_PA_ON_COUNT_LFF_CLR_LSB     0

#define GP_WB_FLL_PA_ON_COUNT_ERR_CORR_DIS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x14c)
#define GP_WB_FLL_PA_ON_COUNT_ERR_CORR_DIS_LEN     1
#define GP_WB_FLL_PA_ON_COUNT_ERR_CORR_DIS_MASK    0x00FF00
#define GP_WB_FLL_PA_ON_COUNT_ERR_CORR_DIS_LSB     8

#define GP_WB_FLL_PA_ON_COUNT_ERR_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x14c)
#define GP_WB_FLL_PA_ON_COUNT_ERR_GAIN_LEN     1
#define GP_WB_FLL_PA_ON_COUNT_ERR_GAIN_MASK    0xFF0000
#define GP_WB_FLL_PA_ON_COUNT_ERR_GAIN_LSB     16

#define GP_WB_FLL_ERR_GAIN_NORMAL_RX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x14f)
#define GP_WB_FLL_ERR_GAIN_NORMAL_RX_LEN     1
#define GP_WB_FLL_ERR_GAIN_NORMAL_RX_MASK    0x03
#define GP_WB_FLL_ERR_GAIN_NORMAL_RX_LSB     0

#define GP_WB_FLL_ERR_GAIN_NORMAL_TX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x14f)
#define GP_WB_FLL_ERR_GAIN_NORMAL_TX_LEN     1
#define GP_WB_FLL_ERR_GAIN_NORMAL_TX_MASK    0x0C
#define GP_WB_FLL_ERR_GAIN_NORMAL_TX_LSB     2

#define GP_WB_FLL_ERR_GAIN_FAST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x14f)
#define GP_WB_FLL_ERR_GAIN_FAST_LEN     1
#define GP_WB_FLL_ERR_GAIN_FAST_MASK    0x30
#define GP_WB_FLL_ERR_GAIN_FAST_LSB     4

#define GP_WB_FLL_PRG_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x150)
#define GP_WB_FLL_PRG_ENABLE_LEN     1
#define GP_WB_FLL_PRG_ENABLE_MASK    0x01
#define GP_WB_FLL_PRG_ENABLE_LSB     0

#define GP_WB_FLL_PRG_UPDATE_RATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x151)
#define GP_WB_FLL_PRG_UPDATE_RATE_LEN     1
#define GP_WB_FLL_PRG_UPDATE_RATE_MASK    0xFF
#define GP_WB_FLL_PRG_UPDATE_RATE_LSB     0

#define GP_WB_FLL_PRG_BIT_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x152)
#define GP_WB_FLL_PRG_BIT_MASK_LEN     2
#define GP_WB_FLL_PRG_BIT_MASK_MASK    0x03FF
#define GP_WB_FLL_PRG_BIT_MASK_LSB     0

#define GP_WB_FLL_PRG_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x154)
#define GP_WB_FLL_PRG_OFFSET_LEN     2
#define GP_WB_FLL_PRG_OFFSET_MASK    0x03FF
#define GP_WB_FLL_PRG_OFFSET_LSB     0

#define GP_WB_FLL_FLL_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x156)
#define GP_WB_FLL_FLL_LDO_REFBITS_LEN     1
#define GP_WB_FLL_FLL_LDO_REFBITS_MASK    0x0F
#define GP_WB_FLL_FLL_LDO_REFBITS_LSB     0

#define GP_WB_FLL_SX_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x156)
#define GP_WB_FLL_SX_LDO_REFBITS_LEN     1
#define GP_WB_FLL_SX_LDO_REFBITS_MASK    0xF0
#define GP_WB_FLL_SX_LDO_REFBITS_LSB     4

#define GP_WB_FLL_SX_DCO_PBIAS_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_DCO_PBIAS_SEL_LEN     1
#define GP_WB_FLL_SX_DCO_PBIAS_SEL_MASK    0x000007
#define GP_WB_FLL_SX_DCO_PBIAS_SEL_LSB     0

#define GP_WB_FLL_SX_DCO_RBIAS_CAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_DCO_RBIAS_CAL_LEN     1
#define GP_WB_FLL_SX_DCO_RBIAS_CAL_MASK    0x000038
#define GP_WB_FLL_SX_DCO_RBIAS_CAL_LSB     3

#define GP_WB_FLL_SX_DCO_RBIAS_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_DCO_RBIAS_SEL_LEN     1
#define GP_WB_FLL_SX_DCO_RBIAS_SEL_MASK    0x0000C0
#define GP_WB_FLL_SX_DCO_RBIAS_SEL_LSB     6

#define GP_WB_FLL_FLL_CLK_DELAY_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_CLK_DELAY_BYPASS_LEN     1
#define GP_WB_FLL_FLL_CLK_DELAY_BYPASS_MASK    0x000100
#define GP_WB_FLL_FLL_CLK_DELAY_BYPASS_LSB     8

#define GP_WB_FLL_FLL_DIVSAMP_EDGE_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_DIVSAMP_EDGE_SEL_LEN     1
#define GP_WB_FLL_FLL_DIVSAMP_EDGE_SEL_MASK    0x000200
#define GP_WB_FLL_FLL_DIVSAMP_EDGE_SEL_LSB     9

#define GP_WB_FLL_FLL_DTC_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_DTC_LDO_PUP_LEN     1
#define GP_WB_FLL_FLL_DTC_LDO_PUP_MASK    0x000400
#define GP_WB_FLL_FLL_DTC_LDO_PUP_LSB     10

#define GP_WB_FLL_FLL_DTC_SEL_CAL_DIV_OUTPUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_DTC_SEL_CAL_DIV_OUTPUT_LEN     1
#define GP_WB_FLL_FLL_DTC_SEL_CAL_DIV_OUTPUT_MASK    0x000800
#define GP_WB_FLL_FLL_DTC_SEL_CAL_DIV_OUTPUT_LSB     11

#define GP_WB_FLL_FLL_LDO_BLEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_LDO_BLEED_LEN     1
#define GP_WB_FLL_FLL_LDO_BLEED_MASK    0x001000
#define GP_WB_FLL_FLL_LDO_BLEED_LSB     12

#define GP_WB_FLL_FLL_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_LDO_PUP_LEN     1
#define GP_WB_FLL_FLL_LDO_PUP_MASK    0x002000
#define GP_WB_FLL_FLL_LDO_PUP_LSB     13

#define GP_WB_FLL_FLL_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_LDO_RES_BYPASS_LEN     1
#define GP_WB_FLL_FLL_LDO_RES_BYPASS_MASK    0x004000
#define GP_WB_FLL_FLL_LDO_RES_BYPASS_LSB     14

#define GP_WB_FLL_FLL_SAMPLER_EDGE_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_FLL_SAMPLER_EDGE_SEL_LEN     1
#define GP_WB_FLL_FLL_SAMPLER_EDGE_SEL_MASK    0x008000
#define GP_WB_FLL_FLL_SAMPLER_EDGE_SEL_LSB     15

#define GP_WB_FLL_SX_CLK_EDGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_CLK_EDGE_LEN     1
#define GP_WB_FLL_SX_CLK_EDGE_MASK    0x010000
#define GP_WB_FLL_SX_CLK_EDGE_LSB     16

#define GP_WB_FLL_SX_DCO_PBIAS_FILTER_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_DCO_PBIAS_FILTER_BYPASS_LEN     1
#define GP_WB_FLL_SX_DCO_PBIAS_FILTER_BYPASS_MASK    0x020000
#define GP_WB_FLL_SX_DCO_PBIAS_FILTER_BYPASS_LSB     17

#define GP_WB_FLL_SX_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_LDO_BLEED_OFF_LEN     1
#define GP_WB_FLL_SX_LDO_BLEED_OFF_MASK    0x040000
#define GP_WB_FLL_SX_LDO_BLEED_OFF_LSB     18

#define GP_WB_FLL_SX_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_LDO_PUP_LEN     1
#define GP_WB_FLL_SX_LDO_PUP_MASK    0x080000
#define GP_WB_FLL_SX_LDO_PUP_LSB     19

#define GP_WB_FLL_SX_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_LDO_RES_BYPASS_LEN     1
#define GP_WB_FLL_SX_LDO_RES_BYPASS_MASK    0x100000
#define GP_WB_FLL_SX_LDO_RES_BYPASS_LSB     20

#define GP_WB_FLL_SX_RETIMER_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x158)
#define GP_WB_FLL_SX_RETIMER_EN_LEN     1
#define GP_WB_FLL_SX_RETIMER_EN_MASK    0x200000
#define GP_WB_FLL_SX_RETIMER_EN_LSB     21

/***************************
 * layout: radioitf
 ***************************/
#define GP_WB_RADIOITF_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0180) 
#define GP_WB_RADIOITF_SIZE  0x0037
#define GP_WB_RADIOITF_MAX_MEMBER_SIZE  8

#define GP_WB_RADIOITF_SWAP_RX_IQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_SWAP_RX_IQ_LEN     1
#define GP_WB_RADIOITF_SWAP_RX_IQ_MASK    0x0001
#define GP_WB_RADIOITF_SWAP_RX_IQ_LSB     0

#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_MASK    0x0002
#define GP_WB_RADIOITF_RX_IQ_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_LEN     1
#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_MASK    0x0004
#define GP_WB_RADIOITF_DIVSAMPLER_POS_EDGE_SAMPLING_LSB     2

#define GP_WB_RADIOITF_RFSAMPLER_POS_EDGE_SAMPLING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_RFSAMPLER_POS_EDGE_SAMPLING_LEN     1
#define GP_WB_RADIOITF_RFSAMPLER_POS_EDGE_SAMPLING_MASK    0x0008
#define GP_WB_RADIOITF_RFSAMPLER_POS_EDGE_SAMPLING_LSB     3

#define GP_WB_RADIOITF_CALSAMPLER_POS_EDGE_SAMPLING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_CALSAMPLER_POS_EDGE_SAMPLING_LEN     1
#define GP_WB_RADIOITF_CALSAMPLER_POS_EDGE_SAMPLING_MASK    0x0010
#define GP_WB_RADIOITF_CALSAMPLER_POS_EDGE_SAMPLING_LSB     4

#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_MASK    0x0020
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_ENA_MASK    0x0040
#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_ENA_MASK    0x0080
#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_RXI_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_RXI_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RXI_OVERRULE_MASK    0x0100
#define GP_WB_RADIOITF_RXI_OVERRULE_LSB     8

#define GP_WB_RADIOITF_RXQ_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_RXQ_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RXQ_OVERRULE_MASK    0x0200
#define GP_WB_RADIOITF_RXQ_OVERRULE_LSB     9

#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_LEN     1
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_MASK    0x0400
#define GP_WB_RADIOITF_DIVSAMPLER_OVERRULE_LSB     10

#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_MASK    0x0800
#define GP_WB_RADIOITF_RFSAMPLER_OVERRULE_LSB     11

#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x180)
#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_LEN     1
#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_MASK    0x1000
#define GP_WB_RADIOITF_CALSAMPLER_OVERRULE_LSB     12

#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_ENA_MASK    0x0001
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_ENA_MASK    0x0002
#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_ENA_MASK    0x0004
#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_ENA_MASK    0x0008
#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_ENA_MASK    0x0010
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_ENA_MASK    0x0020
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_ENA_MASK    0x0040
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_ENA_MASK    0x0080
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_ENA_MASK    0x0100
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_ENA_LSB     8

#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_ENA_MASK    0x0200
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_ENA_LSB     9

#define GP_WB_RADIOITF_TX_POWER_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_POWER_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_POWER_OVERRULE_ENA_MASK    0x0400
#define GP_WB_RADIOITF_TX_POWER_OVERRULE_ENA_LSB     10

#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_ENA_MASK    0x0800
#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_ENA_LSB     11

#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x182)
#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_ENA_MASK    0x1000
#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_ENA_LSB     12

#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_ENA_MASK    0x00000001
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_ENA_MASK    0x00000002
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_ENA_MASK    0x00000004
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_ENA_MASK    0x00000008
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_ENA_MASK    0x00000010
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_ENA_MASK    0x00000020
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_ENA_MASK    0x00000040
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_ENA_MASK    0x00000080
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_ENA_MASK    0x00000100
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_ENA_LSB     8

#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_ENA_MASK    0x00000200
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_ENA_LSB     9

#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_ENA_MASK    0x00000400
#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_ENA_LSB     10

#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_ENA_MASK    0x00000800
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_ENA_LSB     11

#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_ENA_MASK    0x00001000
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_ENA_LSB     12

#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_ENA_MASK    0x00002000
#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_ENA_LSB     13

#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_ENA_MASK    0x00004000
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_ENA_LSB     14

#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_ENA_MASK    0x00008000
#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_ENA_LSB     15

#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_ENA_MASK    0x00010000
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_ENA_LSB     16

#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_ENA_MASK    0x00020000
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_ENA_LSB     17

#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_ENA_MASK    0x00040000
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_ENA_LSB     18

#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_ENA_MASK    0x00080000
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_ENA_LSB     19

#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_ENA_MASK    0x00100000
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_ENA_LSB     20

#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_ENA_MASK    0x00200000
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_ENA_LSB     21

#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_ENA_MASK    0x00400000
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_ENA_LSB     22

#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_ENA_MASK    0x00800000
#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_ENA_LSB     23

#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_ENA_MASK    0x01000000
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_ENA_LSB     24

#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_ENA_MASK    0x02000000
#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_ENA_LSB     25

#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_ENA_MASK    0x04000000
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_ENA_LSB     26

#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x184)
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_ENA_MASK    0x08000000
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_ENA_LSB     27

#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_ENA_MASK    0x0001
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_ENA_MASK    0x0002
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_ENA_MASK    0x0004
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_ENA_MASK    0x0008
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_ENA_MASK    0x0010
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_ENA_MASK    0x0020
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_ENA_MASK    0x0040
#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_ENA_MASK    0x0080
#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_ENA_MASK    0x0100
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_ENA_LSB     8

#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_ENA_MASK    0x0200
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_ENA_LSB     9

#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x188)
#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_ENA_MASK    0x0400
#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_ENA_LSB     10

#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_ENA_MASK    0x000001
#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_ENA_LSB     0

#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_ENA_MASK    0x000002
#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_ENA_LSB     1

#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_ENA_MASK    0x000004
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_ENA_LSB     2

#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_MASK    0x000008
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ENA_LSB     3

#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_ENA_MASK    0x000010
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_ENA_LSB     4

#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_ENA_MASK    0x000020
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_ENA_LSB     5

#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_ENA_MASK    0x000040
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_ENA_LSB     6

#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_ENA_MASK    0x000080
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_ENA_LSB     7

#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_ENA_MASK    0x000100
#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_ENA_LSB     8

#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_ENA_MASK    0x000200
#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_ENA_LSB     9

#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_ENA_MASK    0x000400
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_ENA_LSB     10

#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_ENA_MASK    0x000800
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_ENA_LSB     11

#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_ENA_MASK    0x001000
#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_ENA_LSB     12

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_ENA_MASK    0x002000
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_ENA_LSB     13

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_ENA_MASK    0x004000
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_ENA_LSB     14

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_ENA_MASK    0x008000
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_ENA_LSB     15

#define GP_WB_RADIOITF_SX_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x18c)
#define GP_WB_RADIOITF_SX_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_RADIOITF_SX_PUP_OVERRULE_ENA_MASK    0x010000
#define GP_WB_RADIOITF_SX_PUP_OVERRULE_ENA_LSB     16

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x190)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_LEN     2
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_MASK    0x03FF
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_OVERRULE_LSB     0

#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_MASK    0x00000000000000FF
#define GP_WB_RADIOITF_FLL_DTC_MSB_OVERRULE_LSB     0

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_MASK    0x0000000000007F00
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_OVERRULE_LSB     8

#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_MASK    0x0000000000008000
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_OVERRULE_LSB     15

#define GP_WB_RADIOITF_TX_POWER_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_POWER_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_POWER_OVERRULE_MASK    0x00000000003F0000
#define GP_WB_RADIOITF_TX_POWER_OVERRULE_LSB     16

#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_MASK    0x0000000000C00000
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_OVERRULE_LSB     22

#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_MASK    0x000000003F000000
#define GP_WB_RADIOITF_FLL_CLK_DELAY_OVERRULE_LSB     24

#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_MASK    0x0000000040000000
#define GP_WB_RADIOITF_SW_EXT_PA_EN_OVERRULE_LSB     30

#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_MASK    0x0000000080000000
#define GP_WB_RADIOITF_TX_BIAS_PUP_OVERRULE_LSB     31

#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_MASK    0x0000003F00000000
#define GP_WB_RADIOITF_FLL_DTC_LSB_OVERRULE_LSB     32

#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_MASK    0x0000004000000000
#define GP_WB_RADIOITF_TX_DRIVER_PUP_OVERRULE_LSB     38

#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_MASK    0x0000008000000000
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_OVERRULE_LSB     39

#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_MASK    0x00000F0000000000
#define GP_WB_RADIOITF_RX_BPF_GAIN_OVERRULE_LSB     40

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_MASK    0x0000F00000000000
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_OVERRULE_LSB     44

#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_MASK    0x0007000000000000
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_OVERRULE_LSB     48

#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_MASK    0x0038000000000000
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_OVERRULE_LSB     51

#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_MASK    0x0040000000000000
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_OVERRULE_LSB     54

#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_MASK    0x0080000000000000
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_OVERRULE_LSB     55

#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_MASK    0x0700000000000000
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_OVERRULE_LSB     56

#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_MASK    0x3800000000000000
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_OVERRULE_LSB     59

#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_MASK    0x4000000000000000
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_OVERRULE_LSB     62

#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x194)
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_MASK    0x8000000000000000
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_OVERRULE_LSB     63

#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_MASK    0x00000000000007
#define GP_WB_RADIOITF_MATCH_TX_TUNE_OVERRULE_LSB     0

#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_MASK    0x00000000000038
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_OVERRULE_LSB     3

#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_MASK    0x00000000000040
#define GP_WB_RADIOITF_TX_RF_N_PUP_OVERRULE_LSB     6

#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_MASK    0x00000000000080
#define GP_WB_RADIOITF_TX_RF_P_PUP_OVERRULE_LSB     7

#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_MASK    0x00000000000100
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_OVERRULE_LSB     8

#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_MASK    0x00000000000200
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_OVERRULE_LSB     9

#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_MASK    0x00000000000400
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_OVERRULE_LSB     10

#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_MASK    0x00000000000800
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_OVERRULE_LSB     11

#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_MASK    0x00000000001000
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_OVERRULE_LSB     12

#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_MASK    0x00000000002000
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_OVERRULE_LSB     13

#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_MASK    0x00000000004000
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_OVERRULE_LSB     14

#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_MASK    0x00000000008000
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_OVERRULE_LSB     15

#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_MASK    0x00000000010000
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_OVERRULE_LSB     16

#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_MASK    0x00000000020000
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_OVERRULE_LSB     17

#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_MASK    0x00000000040000
#define GP_WB_RADIOITF_RSSI_INTG_MODE_OVERRULE_LSB     18

#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_MASK    0x00000000080000
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_OVERRULE_LSB     19

#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_MASK    0x00000000100000
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_OVERRULE_LSB     20

#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_MASK    0x00000000200000
#define GP_WB_RADIOITF_RX_BIAS_PUP_OVERRULE_LSB     21

#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_MASK    0x00000000400000
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_OVERRULE_LSB     22

#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_MASK    0x00000000800000
#define GP_WB_RADIOITF_RX_BPF_BLE_OVERRULE_LSB     23

#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_MASK    0x00000001000000
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_OVERRULE_LSB     24

#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_MASK    0x00000002000000
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_OVERRULE_LSB     25

#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_MASK    0x00000004000000
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_OVERRULE_LSB     26

#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_MASK    0x00000008000000
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_OVERRULE_LSB     27

#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_MASK    0x00000010000000
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_OVERRULE_LSB     28

#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_MASK    0x00000020000000
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_OVERRULE_LSB     29

#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_MASK    0x00000040000000
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_OVERRULE_LSB     30

#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_MASK    0x00000080000000
#define GP_WB_RADIOITF_RX_LNA_PUP_OVERRULE_LSB     31

#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_MASK    0x00000100000000
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_OVERRULE_LSB     32

#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_MASK    0x00000200000000
#define GP_WB_RADIOITF_RX_LOBUF_PUP_OVERRULE_LSB     33

#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_MASK    0x00000400000000
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_OVERRULE_LSB     34

#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_MASK    0x00000800000000
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_OVERRULE_LSB     35

#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_MASK    0x00001000000000
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_OVERRULE_LSB     36

#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_MASK    0x00002000000000
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_OVERRULE_LSB     37

#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_MASK    0x00004000000000
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_OVERRULE_LSB     38

#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_LEN     1
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_MASK    0x00008000000000
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_OVERRULE_LSB     39

#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_MASK    0x00010000000000
#define GP_WB_RADIOITF_VDOUBLER_PUP_OVERRULE_LSB     40

#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_MASK    0x00020000000000
#define GP_WB_RADIOITF_FLL_BIAS_PUP_OVERRULE_LSB     41

#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_MASK    0x00040000000000
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_OVERRULE_LSB     42

#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_MASK    0x00080000000000
#define GP_WB_RADIOITF_FLL_DIV16_64_OVERRULE_LSB     43

#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_MASK    0x00100000000000
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_OVERRULE_LSB     44

#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_MASK    0x00200000000000
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_OVERRULE_LSB     45

#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_MASK    0x00400000000000
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_OVERRULE_LSB     46

#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_MASK    0x00800000000000
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_OVERRULE_LSB     47

#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_MASK    0x01000000000000
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_OVERRULE_LSB     48

#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_MASK    0x02000000000000
#define GP_WB_RADIOITF_SX_BIAS_PUP_OVERRULE_LSB     49

#define GP_WB_RADIOITF_SX_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x19c)
#define GP_WB_RADIOITF_SX_PUP_OVERRULE_LEN     1
#define GP_WB_RADIOITF_SX_PUP_OVERRULE_MASK    0x04000000000000
#define GP_WB_RADIOITF_SX_PUP_OVERRULE_LSB     50

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a4)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_STATUS_LEN     2
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_STATUS_MASK    0x03FF
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_TUNE_STATUS_LSB     0

#define GP_WB_RADIOITF_FLL_DTC_MSB_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_FLL_DTC_MSB_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_MSB_STATUS_MASK    0x00000000000000FF
#define GP_WB_RADIOITF_FLL_DTC_MSB_STATUS_LSB     0

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_STATUS_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_STATUS_MASK    0x0000000000007F00
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_FINE_STATUS_LSB     8

#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_STATUS_MASK    0x0000000000008000
#define GP_WB_RADIOITF_MATCH_ANT_ESD_DISABLE_STATUS_LSB     15

#define GP_WB_RADIOITF_TX_POWER_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_POWER_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_POWER_STATUS_MASK    0x00000000003F0000
#define GP_WB_RADIOITF_TX_POWER_STATUS_LSB     16

#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_STATUS_MASK    0x0000000000C00000
#define GP_WB_RADIOITF_TX_PA_BIASTRIM_MULT_STATUS_LSB     22

#define GP_WB_RADIOITF_FLL_CLK_DELAY_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_FLL_CLK_DELAY_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_CLK_DELAY_STATUS_MASK    0x000000003F000000
#define GP_WB_RADIOITF_FLL_CLK_DELAY_STATUS_LSB     24

#define GP_WB_RADIOITF_SW_EXT_PA_EN_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_SW_EXT_PA_EN_STATUS_LEN     1
#define GP_WB_RADIOITF_SW_EXT_PA_EN_STATUS_MASK    0x0000000040000000
#define GP_WB_RADIOITF_SW_EXT_PA_EN_STATUS_LSB     30

#define GP_WB_RADIOITF_TX_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_BIAS_PUP_STATUS_MASK    0x0000000080000000
#define GP_WB_RADIOITF_TX_BIAS_PUP_STATUS_LSB     31

#define GP_WB_RADIOITF_FLL_DTC_LSB_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_FLL_DTC_LSB_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_LSB_STATUS_MASK    0x0000003F00000000
#define GP_WB_RADIOITF_FLL_DTC_LSB_STATUS_LSB     32

#define GP_WB_RADIOITF_TX_DRIVER_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_DRIVER_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_DRIVER_PUP_STATUS_MASK    0x0000004000000000
#define GP_WB_RADIOITF_TX_DRIVER_PUP_STATUS_LSB     38

#define GP_WB_RADIOITF_TX_LO_BUF_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_STATUS_MASK    0x0000008000000000
#define GP_WB_RADIOITF_TX_LO_BUF_PUP_STATUS_LSB     39

#define GP_WB_RADIOITF_RX_BPF_GAIN_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_RX_BPF_GAIN_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_GAIN_STATUS_MASK    0x00000F0000000000
#define GP_WB_RADIOITF_RX_BPF_GAIN_STATUS_LSB     40

#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_STATUS_LEN     1
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_STATUS_MASK    0x0000F00000000000
#define GP_WB_RADIOITF_SX_DCO_CAPBANK_CRS_STATUS_LSB     44

#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_STATUS_MASK    0x0007000000000000
#define GP_WB_RADIOITF_MATCH_ANT1_RLOAD_STATUS_LSB     48

#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_STATUS_MASK    0x0038000000000000
#define GP_WB_RADIOITF_MATCH_ANT1_TUNE_STATUS_LSB     51

#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_STATUS_MASK    0x0040000000000000
#define GP_WB_RADIOITF_TX_PA_BIAS_PUP_STATUS_LSB     54

#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_STATUS_MASK    0x0080000000000000
#define GP_WB_RADIOITF_TX_PA_REFMIR_PUP_STATUS_LSB     55

#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_STATUS_MASK    0x0700000000000000
#define GP_WB_RADIOITF_MATCH_ANT2_RLOAD_STATUS_LSB     56

#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_STATUS_MASK    0x3800000000000000
#define GP_WB_RADIOITF_MATCH_ANT2_TUNE_STATUS_LSB     59

#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_STATUS_MASK    0x4000000000000000
#define GP_WB_RADIOITF_TX_PEAK_DETECT_COMP_PUP_STATUS_LSB     62

#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1a8)
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_STATUS_MASK    0x8000000000000000
#define GP_WB_RADIOITF_TX_PEAK_DETECT_PUP_STATUS_LSB     63

#define GP_WB_RADIOITF_MATCH_TX_TUNE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_MATCH_TX_TUNE_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_TX_TUNE_STATUS_MASK    0x00000000000007
#define GP_WB_RADIOITF_MATCH_TX_TUNE_STATUS_LSB     0

#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_STATUS_MASK    0x00000000000038
#define GP_WB_RADIOITF_FLL_DTC_CAL_DIV_STATUS_LSB     3

#define GP_WB_RADIOITF_TX_RF_N_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_TX_RF_N_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_RF_N_PUP_STATUS_MASK    0x00000000000040
#define GP_WB_RADIOITF_TX_RF_N_PUP_STATUS_LSB     6

#define GP_WB_RADIOITF_TX_RF_P_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_TX_RF_P_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_TX_RF_P_PUP_STATUS_MASK    0x00000000000080
#define GP_WB_RADIOITF_TX_RF_P_PUP_STATUS_LSB     7

#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_STATUS_MASK    0x00000000000100
#define GP_WB_RADIOITF_RSSI_COMP_BIAS_PUP_STATUS_LSB     8

#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_STATUS_MASK    0x00000000000200
#define GP_WB_RADIOITF_RSSI_CONV_REQUEST_STATUS_LSB     9

#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_STATUS_MASK    0x00000000000400
#define GP_WB_RADIOITF_RSSI_INPUT_BUFFER_PUP_STATUS_LSB     10

#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_STATUS_MASK    0x00000000000800
#define GP_WB_RADIOITF_RSSI_INTG1_ACTIVE_STATUS_LSB     11

#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_STATUS_MASK    0x00000000001000
#define GP_WB_RADIOITF_RSSI_INTG1_DISCHARGE_STATUS_LSB     12

#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_STATUS_MASK    0x00000000002000
#define GP_WB_RADIOITF_RSSI_INTG1_SAMPLE_STATUS_LSB     13

#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_STATUS_MASK    0x00000000004000
#define GP_WB_RADIOITF_RSSI_INTG2_ACTIVE_STATUS_LSB     14

#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_STATUS_MASK    0x00000000008000
#define GP_WB_RADIOITF_RSSI_INTG2_DISCHARGE_STATUS_LSB     15

#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_STATUS_MASK    0x00000000010000
#define GP_WB_RADIOITF_RSSI_INTG2_SAMPLE_STATUS_LSB     16

#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_STATUS_MASK    0x00000000020000
#define GP_WB_RADIOITF_RSSI_INTG_CALIBRATION_STATUS_LSB     17

#define GP_WB_RADIOITF_RSSI_INTG_MODE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_INTG_MODE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_INTG_MODE_STATUS_MASK    0x00000000040000
#define GP_WB_RADIOITF_RSSI_INTG_MODE_STATUS_LSB     18

#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_STATUS_MASK    0x00000000080000
#define GP_WB_RADIOITF_RSSI_OUT_DISCHARGE_STATUS_LSB     19

#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_STATUS_MASK    0x00000000100000
#define GP_WB_RADIOITF_RSSI_VCM_BUFFER_PUP_STATUS_LSB     20

#define GP_WB_RADIOITF_RX_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BIAS_PUP_STATUS_MASK    0x00000000200000
#define GP_WB_RADIOITF_RX_BIAS_PUP_STATUS_LSB     21

#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_STATUS_MASK    0x00000000400000
#define GP_WB_RADIOITF_RX_BPF_BIAS_PUP_STATUS_LSB     22

#define GP_WB_RADIOITF_RX_BPF_BLE_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BPF_BLE_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_BLE_STATUS_MASK    0x00000000800000
#define GP_WB_RADIOITF_RX_BPF_BLE_STATUS_LSB     23

#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_STATUS_MASK    0x00000001000000
#define GP_WB_RADIOITF_RX_BPF_DIG_PUP_STATUS_LSB     24

#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_STATUS_MASK    0x00000002000000
#define GP_WB_RADIOITF_RX_BPF_LDO_CGM_PUP_STATUS_LSB     25

#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_STATUS_MASK    0x00000004000000
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_N_PUP_STATUS_LSB     26

#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_STATUS_MASK    0x00000008000000
#define GP_WB_RADIOITF_RX_BPF_SC_BIAS_P_PUP_STATUS_LSB     27

#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_STATUS_MASK    0x00000010000000
#define GP_WB_RADIOITF_RX_LIM_BIAS_PUP_STATUS_LSB     28

#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_STATUS_MASK    0x00000020000000
#define GP_WB_RADIOITF_RX_LIM_CHAIN_PUP_STATUS_LSB     29

#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_STATUS_MASK    0x00000040000000
#define GP_WB_RADIOITF_RX_LIM_DIFF2SE_PUP_STATUS_LSB     30

#define GP_WB_RADIOITF_RX_LNA_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LNA_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LNA_PUP_STATUS_MASK    0x00000080000000
#define GP_WB_RADIOITF_RX_LNA_PUP_STATUS_LSB     31

#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_STATUS_MASK    0x00000100000000
#define GP_WB_RADIOITF_RX_LNA_SWITCH_EN_STATUS_LSB     32

#define GP_WB_RADIOITF_RX_LOBUF_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LOBUF_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LOBUF_PUP_STATUS_MASK    0x00000200000000
#define GP_WB_RADIOITF_RX_LOBUF_PUP_STATUS_LSB     33

#define GP_WB_RADIOITF_XO_CLK_16M_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_STATUS_MASK    0x00000400000000
#define GP_WB_RADIOITF_XO_CLK_16M_PUP_STATUS_LSB     34

#define GP_WB_RADIOITF_XO_CLK_8M_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_STATUS_MASK    0x00000800000000
#define GP_WB_RADIOITF_XO_CLK_8M_PUP_STATUS_LSB     35

#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_STATUS_MASK    0x00001000000000
#define GP_WB_RADIOITF_MATCH_ANT1_SELECT_STATUS_LSB     36

#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_STATUS_LEN     1
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_STATUS_MASK    0x00002000000000
#define GP_WB_RADIOITF_MATCH_ANT2_SELECT_STATUS_LSB     37

#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_STATUS_MASK    0x00004000000000
#define GP_WB_RADIOITF_RX_LNA_LOWBIAS_STATUS_LSB     38

#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_STATUS_LEN     1
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_STATUS_MASK    0x00008000000000
#define GP_WB_RADIOITF_RX_LNA_LOWGAIN_STATUS_LSB     39

#define GP_WB_RADIOITF_VDOUBLER_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_VDOUBLER_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_VDOUBLER_PUP_STATUS_MASK    0x00010000000000
#define GP_WB_RADIOITF_VDOUBLER_PUP_STATUS_LSB     40

#define GP_WB_RADIOITF_FLL_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_BIAS_PUP_STATUS_MASK    0x00020000000000
#define GP_WB_RADIOITF_FLL_BIAS_PUP_STATUS_LSB     41

#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_STATUS_MASK    0x00040000000000
#define GP_WB_RADIOITF_FLL_CLK_DELAY_CAL_STATUS_LSB     42

#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_MASK    0x00080000000000
#define GP_WB_RADIOITF_FLL_DIV16_64_STATUS_LSB     43

#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_STATUS_MASK    0x00100000000000
#define GP_WB_RADIOITF_FLL_DIVSAMP_PUP_STATUS_LSB     44

#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_STATUS_MASK    0x00200000000000
#define GP_WB_RADIOITF_FLL_DTC_CAL_SLOW_STATUS_LSB     45

#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_STATUS_MASK    0x00400000000000
#define GP_WB_RADIOITF_FLL_DTC_LDO_HP_STATUS_LSB     46

#define GP_WB_RADIOITF_FLL_LOBUF_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_STATUS_MASK    0x00800000000000
#define GP_WB_RADIOITF_FLL_LOBUF_PUP_STATUS_LSB     47

#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_STATUS_MASK    0x01000000000000
#define GP_WB_RADIOITF_FLL_SAMPLER_PUP_STATUS_LSB     48

#define GP_WB_RADIOITF_SX_BIAS_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_SX_BIAS_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_SX_BIAS_PUP_STATUS_MASK    0x02000000000000
#define GP_WB_RADIOITF_SX_BIAS_PUP_STATUS_LSB     49

#define GP_WB_RADIOITF_SX_PUP_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1b0)
#define GP_WB_RADIOITF_SX_PUP_STATUS_LEN     1
#define GP_WB_RADIOITF_SX_PUP_STATUS_MASK    0x04000000000000
#define GP_WB_RADIOITF_SX_PUP_STATUS_LSB     50

/***************************
 * layout: rx
 ***************************/
#define GP_WB_RX_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0200) 
#define GP_WB_RX_SIZE  0x00C2
#define GP_WB_RX_MAX_MEMBER_SIZE  8

#define GP_WB_RX_RX_ANTSEL_INT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x200)
#define GP_WB_RX_RX_ANTSEL_INT_LEN     1
#define GP_WB_RX_RX_ANTSEL_INT_MASK    0x03
#define GP_WB_RX_RX_ANTSEL_INT_LSB     0

#define GP_WB_RX_RX_ANTSEL_EXT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x200)
#define GP_WB_RX_RX_ANTSEL_EXT_LEN     1
#define GP_WB_RX_RX_ANTSEL_EXT_MASK    0x0C
#define GP_WB_RX_RX_ANTSEL_EXT_LSB     2

#define GP_WB_RX_RX_ANT_EXT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x201)
#define GP_WB_RX_RX_ANT_EXT_0_LEN     1
#define GP_WB_RX_RX_ANT_EXT_0_MASK    0x0F
#define GP_WB_RX_RX_ANT_EXT_0_LSB     0

#define GP_WB_RX_RX_ANT_EXT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x201)
#define GP_WB_RX_RX_ANT_EXT_1_LEN     1
#define GP_WB_RX_RX_ANT_EXT_1_MASK    0xF0
#define GP_WB_RX_RX_ANT_EXT_1_LSB     4

#define GP_WB_RX_EN_LNA_AGC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_EN_LNA_AGC_LEN     1
#define GP_WB_RX_EN_LNA_AGC_MASK    0x01
#define GP_WB_RX_EN_LNA_AGC_LSB     0

#define GP_WB_RX_ANT_USE_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_ANT_USE_ZB_LEN     1
#define GP_WB_RX_ANT_USE_ZB_MASK    0x02
#define GP_WB_RX_ANT_USE_ZB_LSB     1

#define GP_WB_RX_ANT_USE_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_ANT_USE_BLE_LEN     1
#define GP_WB_RX_ANT_USE_BLE_MASK    0x04
#define GP_WB_RX_ANT_USE_BLE_LSB     2

#define GP_WB_RX_EN_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_EN_PIP_LEN     1
#define GP_WB_RX_EN_PIP_MASK    0x08
#define GP_WB_RX_EN_PIP_LSB     3

#define GP_WB_RX_EN_PIP_FOR_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_EN_PIP_FOR_BLE_LEN     1
#define GP_WB_RX_EN_PIP_FOR_BLE_MASK    0x10
#define GP_WB_RX_EN_PIP_FOR_BLE_LSB     4

#define GP_WB_RX_LQI_RANGE_SWITCH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_LQI_RANGE_SWITCH_LEN     1
#define GP_WB_RX_LQI_RANGE_SWITCH_MASK    0x20
#define GP_WB_RX_LQI_RANGE_SWITCH_LSB     5

#define GP_WB_RX_SWAP_IQ_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x202)
#define GP_WB_RX_SWAP_IQ_BLE_LEN     1
#define GP_WB_RX_SWAP_IQ_BLE_MASK    0x40
#define GP_WB_RX_SWAP_IQ_BLE_LSB     6

#define GP_WB_RX_PREAMBLE_THRESH_LP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x203)
#define GP_WB_RX_PREAMBLE_THRESH_LP_LEN     1
#define GP_WB_RX_PREAMBLE_THRESH_LP_MASK    0x1F
#define GP_WB_RX_PREAMBLE_THRESH_LP_LSB     0

#define GP_WB_RX_PREAMBLE_THRESH_LP_BLE_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x204)
#define GP_WB_RX_PREAMBLE_THRESH_LP_BLE_PIP_LEN     1
#define GP_WB_RX_PREAMBLE_THRESH_LP_BLE_PIP_MASK    0x1F
#define GP_WB_RX_PREAMBLE_THRESH_LP_BLE_PIP_LSB     0

#define GP_WB_RX_PREAMBLE_THRESH_BT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x206)
#define GP_WB_RX_PREAMBLE_THRESH_BT_LEN     2
#define GP_WB_RX_PREAMBLE_THRESH_BT_MASK    0xFFFF
#define GP_WB_RX_PREAMBLE_THRESH_BT_LSB     0

#define GP_WB_RX_SYMBOL_SAMPLE_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x208)
#define GP_WB_RX_SYMBOL_SAMPLE_START_LEN     1
#define GP_WB_RX_SYMBOL_SAMPLE_START_MASK    0xFF
#define GP_WB_RX_SYMBOL_SAMPLE_START_LSB     0

#define GP_WB_RX_ZB_TIMEOUT_QUARD_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x20a)
#define GP_WB_RX_ZB_TIMEOUT_QUARD_TIMER_LEN     1
#define GP_WB_RX_ZB_TIMEOUT_QUARD_TIMER_MASK    0x001F
#define GP_WB_RX_ZB_TIMEOUT_QUARD_TIMER_LSB     0

#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x20a)
#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_LEN     1
#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_MASK    0x1F00
#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_LSB     8

#define GP_WB_RX_ANT_SW_VAR_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x20c)
#define GP_WB_RX_ANT_SW_VAR_DELAY_LEN     1
#define GP_WB_RX_ANT_SW_VAR_DELAY_MASK    0x0F
#define GP_WB_RX_ANT_SW_VAR_DELAY_LSB     0

#define GP_WB_RX_CS_CW_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x20d)
#define GP_WB_RX_CS_CW_THRESHOLD_LEN     1
#define GP_WB_RX_CS_CW_THRESHOLD_MASK    0xFF
#define GP_WB_RX_CS_CW_THRESHOLD_LSB     0

#define GP_WB_RX_CS_UPPER_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x20e)
#define GP_WB_RX_CS_UPPER_THRESHOLD_LEN     2
#define GP_WB_RX_CS_UPPER_THRESHOLD_MASK    0x01FF
#define GP_WB_RX_CS_UPPER_THRESHOLD_LSB     0

#define GP_WB_RX_CS_LOWER_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x210)
#define GP_WB_RX_CS_LOWER_THRESHOLD_LEN     2
#define GP_WB_RX_CS_LOWER_THRESHOLD_MASK    0x01FF
#define GP_WB_RX_CS_LOWER_THRESHOLD_LSB     0

#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x212)
#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_LEN     1
#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_MASK    0xFF
#define GP_WB_RX_START_LISTENING_FROM_RX_ON_DELAY_LSB     0

#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x213)
#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_LEN     1
#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_MASK    0xFF
#define GP_WB_RX_SEQUENCE_TRIGGER_TO_INTERNAL_DELAY_LSB     0

#define GP_WB_RX_PIP_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x214)
#define GP_WB_RX_PIP_THRESH_LEN     1
#define GP_WB_RX_PIP_THRESH_MASK    0x7F
#define GP_WB_RX_PIP_THRESH_LSB     0

#define GP_WB_RX_CH_CHANGE_TUNING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x215)
#define GP_WB_RX_CH_CHANGE_TUNING_LEN     1
#define GP_WB_RX_CH_CHANGE_TUNING_MASK    0x3F
#define GP_WB_RX_CH_CHANGE_TUNING_LSB     0

#define GP_WB_RX_RSSI_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x216)
#define GP_WB_RX_RSSI_OVERRULE_LEN     1
#define GP_WB_RX_RSSI_OVERRULE_MASK    0x00FF
#define GP_WB_RX_RSSI_OVERRULE_LSB     0

#define GP_WB_RX_RSSI_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x216)
#define GP_WB_RX_RSSI_OVERRULE_ENA_LEN     1
#define GP_WB_RX_RSSI_OVERRULE_ENA_MASK    0x0100
#define GP_WB_RX_RSSI_OVERRULE_ENA_LSB     8

#define GP_WB_RX_ZB_PREAMBLE_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_ZB_PREAMBLE_DET_EV_LEN     1
#define GP_WB_RX_ZB_PREAMBLE_DET_EV_MASK    0x000001
#define GP_WB_RX_ZB_PREAMBLE_DET_EV_LSB     0

#define GP_WB_RX_ZB_SFD_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_ZB_SFD_DET_EV_LEN     1
#define GP_WB_RX_ZB_SFD_DET_EV_MASK    0x000002
#define GP_WB_RX_ZB_SFD_DET_EV_LSB     1

#define GP_WB_RX_ZB_SFD_TIMEOUT_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_ZB_SFD_TIMEOUT_EV_LEN     1
#define GP_WB_RX_ZB_SFD_TIMEOUT_EV_MASK    0x000004
#define GP_WB_RX_ZB_SFD_TIMEOUT_EV_LSB     2

#define GP_WB_RX_ZB_PIP_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_ZB_PIP_DET_EV_LEN     1
#define GP_WB_RX_ZB_PIP_DET_EV_MASK    0x000008
#define GP_WB_RX_ZB_PIP_DET_EV_LSB     3

#define GP_WB_RX_ZB_PREAMBLE_VALIDATION_FAILED_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_ZB_PREAMBLE_VALIDATION_FAILED_EV_LEN     1
#define GP_WB_RX_ZB_PREAMBLE_VALIDATION_FAILED_EV_MASK    0x000010
#define GP_WB_RX_ZB_PREAMBLE_VALIDATION_FAILED_EV_LSB     4

#define GP_WB_RX_ZB_DATA_VALIDATION_FAILED_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_ZB_DATA_VALIDATION_FAILED_EV_LEN     1
#define GP_WB_RX_ZB_DATA_VALIDATION_FAILED_EV_MASK    0x000020
#define GP_WB_RX_ZB_DATA_VALIDATION_FAILED_EV_LSB     5

#define GP_WB_RX_BLE_PREAMBLE_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_BLE_PREAMBLE_DET_EV_LEN     1
#define GP_WB_RX_BLE_PREAMBLE_DET_EV_MASK    0x000040
#define GP_WB_RX_BLE_PREAMBLE_DET_EV_LSB     6

#define GP_WB_RX_BLE_FS_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_BLE_FS_DET_EV_LEN     1
#define GP_WB_RX_BLE_FS_DET_EV_MASK    0x000080
#define GP_WB_RX_BLE_FS_DET_EV_LSB     7

#define GP_WB_RX_BLE_FS_TIMEOUT_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_BLE_FS_TIMEOUT_EV_LEN     1
#define GP_WB_RX_BLE_FS_TIMEOUT_EV_MASK    0x000100
#define GP_WB_RX_BLE_FS_TIMEOUT_EV_LSB     8

#define GP_WB_RX_BLE_FS_FAILED_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_BLE_FS_FAILED_EV_LEN     1
#define GP_WB_RX_BLE_FS_FAILED_EV_MASK    0x000200
#define GP_WB_RX_BLE_FS_FAILED_EV_LSB     9

#define GP_WB_RX_BLE_DATA_VALIDATION_FAILED_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_BLE_DATA_VALIDATION_FAILED_EV_LEN     1
#define GP_WB_RX_BLE_DATA_VALIDATION_FAILED_EV_MASK    0x000400
#define GP_WB_RX_BLE_DATA_VALIDATION_FAILED_EV_LSB     10

#define GP_WB_RX_RSSI_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_RSSI_DET_EV_LEN     1
#define GP_WB_RX_RSSI_DET_EV_MASK    0x000800
#define GP_WB_RX_RSSI_DET_EV_LSB     11

#define GP_WB_RX_RSSI_PIP_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_RSSI_PIP_DET_EV_LEN     1
#define GP_WB_RX_RSSI_PIP_DET_EV_MASK    0x001000
#define GP_WB_RX_RSSI_PIP_DET_EV_LSB     12

#define GP_WB_RX_RSSI_TIMEOUT_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_RSSI_TIMEOUT_EV_LEN     1
#define GP_WB_RX_RSSI_TIMEOUT_EV_MASK    0x002000
#define GP_WB_RX_RSSI_TIMEOUT_EV_LSB     13

#define GP_WB_RX_BLE_PIP_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_BLE_PIP_DET_EV_LEN     1
#define GP_WB_RX_BLE_PIP_DET_EV_MASK    0x004000
#define GP_WB_RX_BLE_PIP_DET_EV_LSB     14

#define GP_WB_RX_CW_DET_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_CW_DET_EV_LEN     1
#define GP_WB_RX_CW_DET_EV_MASK    0x008000
#define GP_WB_RX_CW_DET_EV_LSB     15

#define GP_WB_RX_PACKET_TOO_LARGE_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_PACKET_TOO_LARGE_EV_LEN     1
#define GP_WB_RX_PACKET_TOO_LARGE_EV_MASK    0x010000
#define GP_WB_RX_PACKET_TOO_LARGE_EV_LSB     16

#define GP_WB_RX_PACKET_TOO_SMALL_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x218)
#define GP_WB_RX_PACKET_TOO_SMALL_EV_LEN     1
#define GP_WB_RX_PACKET_TOO_SMALL_EV_MASK    0x020000
#define GP_WB_RX_PACKET_TOO_SMALL_EV_LSB     17

#define GP_WB_RX_BLE_TIMEOUT_PIP_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_PIP_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_PIP_EV_MASK    0x01
#define GP_WB_RX_BLE_TIMEOUT_PIP_EV_LSB     0

#define GP_WB_RX_BLE_TIMEOUT_PIP_ZB_FIRST_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_PIP_ZB_FIRST_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_PIP_ZB_FIRST_EV_MASK    0x02
#define GP_WB_RX_BLE_TIMEOUT_PIP_ZB_FIRST_EV_LSB     1

#define GP_WB_RX_BLE_TIMEOUT_SHORT_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_SHORT_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SHORT_EV_MASK    0x04
#define GP_WB_RX_BLE_TIMEOUT_SHORT_EV_LSB     2

#define GP_WB_RX_BLE_TIMEOUT_LONG_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_LONG_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_LONG_EV_MASK    0x08
#define GP_WB_RX_BLE_TIMEOUT_LONG_EV_LSB     3

#define GP_WB_RX_BLE_TIMEOUT_CW_END_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_CW_END_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_CW_END_EV_MASK    0x10
#define GP_WB_RX_BLE_TIMEOUT_CW_END_EV_LSB     4

#define GP_WB_RX_BLE_TIMEOUT_CW_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_CW_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_CW_EV_MASK    0x20
#define GP_WB_RX_BLE_TIMEOUT_CW_EV_LSB     5

#define GP_WB_RX_BLE_TIMEOUT_BT_FAIL_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21b)
#define GP_WB_RX_BLE_TIMEOUT_BT_FAIL_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_BT_FAIL_EV_MASK    0x40
#define GP_WB_RX_BLE_TIMEOUT_BT_FAIL_EV_LSB     6

#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_EV_MASK    0x01
#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_EV_LSB     0

#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_ZB_FIRST_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_ZB_FIRST_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_ZB_FIRST_EV_MASK    0x02
#define GP_WB_RX_BLE_TIMEOUT_SET_PIP_ZB_FIRST_EV_LSB     1

#define GP_WB_RX_BLE_TIMEOUT_SET_SHORT_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_SHORT_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_SHORT_EV_MASK    0x04
#define GP_WB_RX_BLE_TIMEOUT_SET_SHORT_EV_LSB     2

#define GP_WB_RX_BLE_TIMEOUT_SET_LONG_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_LONG_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_LONG_EV_MASK    0x08
#define GP_WB_RX_BLE_TIMEOUT_SET_LONG_EV_LSB     3

#define GP_WB_RX_BLE_TIMEOUT_SET_CW_END_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_CW_END_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_CW_END_EV_MASK    0x10
#define GP_WB_RX_BLE_TIMEOUT_SET_CW_END_EV_LSB     4

#define GP_WB_RX_BLE_TIMEOUT_SET_CW_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_CW_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_CW_EV_MASK    0x20
#define GP_WB_RX_BLE_TIMEOUT_SET_CW_EV_LSB     5

#define GP_WB_RX_BLE_TIMEOUT_SET_BT_FAIL_EV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21c)
#define GP_WB_RX_BLE_TIMEOUT_SET_BT_FAIL_EV_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_SET_BT_FAIL_EV_MASK    0x40
#define GP_WB_RX_BLE_TIMEOUT_SET_BT_FAIL_EV_LSB     6

#define GP_WB_RX_FREQ_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21d)
#define GP_WB_RX_FREQ_OFFSET_LEN     1
#define GP_WB_RX_FREQ_OFFSET_MASK    0x0F
#define GP_WB_RX_FREQ_OFFSET_LSB     0

#define GP_WB_RX_ANT_USED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21d)
#define GP_WB_RX_ANT_USED_LEN     1
#define GP_WB_RX_ANT_USED_MASK    0x10
#define GP_WB_RX_ANT_USED_LSB     4

#define GP_WB_RX_ATT_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21d)
#define GP_WB_RX_ATT_EN_LEN     1
#define GP_WB_RX_ATT_EN_MASK    0x20
#define GP_WB_RX_ATT_EN_LSB     5

#define GP_WB_RX_DSP_POWERED_DOWN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21d)
#define GP_WB_RX_DSP_POWERED_DOWN_LEN     1
#define GP_WB_RX_DSP_POWERED_DOWN_MASK    0x40
#define GP_WB_RX_DSP_POWERED_DOWN_LSB     6

#define GP_WB_RX_RSSI_BBPRX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21e)
#define GP_WB_RX_RSSI_BBPRX_LEN     1
#define GP_WB_RX_RSSI_BBPRX_MASK    0x00FF
#define GP_WB_RX_RSSI_BBPRX_LSB     0

#define GP_WB_RX_RSSI_AVE_BBPRX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x21e)
#define GP_WB_RX_RSSI_AVE_BBPRX_LEN     1
#define GP_WB_RX_RSSI_AVE_BBPRX_MASK    0xFF00
#define GP_WB_RX_RSSI_AVE_BBPRX_LSB     8

#define GP_WB_RX_LQI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x220)
#define GP_WB_RX_LQI_LEN     1
#define GP_WB_RX_LQI_MASK    0xFF
#define GP_WB_RX_LQI_LSB     0

#define GP_WB_RX_RSSI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x221)
#define GP_WB_RX_RSSI_LEN     1
#define GP_WB_RX_RSSI_MASK    0xFF
#define GP_WB_RX_RSSI_LSB     0

#define GP_WB_RX_BT_SAMPLE_RSSI_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x222)
#define GP_WB_RX_BT_SAMPLE_RSSI_DELAY_LEN     1
#define GP_WB_RX_BT_SAMPLE_RSSI_DELAY_MASK    0x00FF
#define GP_WB_RX_BT_SAMPLE_RSSI_DELAY_LSB     0

#define GP_WB_RX_BT_SAMPLE_RSSI_ON_EARLY_SFD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x222)
#define GP_WB_RX_BT_SAMPLE_RSSI_ON_EARLY_SFD_LEN     1
#define GP_WB_RX_BT_SAMPLE_RSSI_ON_EARLY_SFD_MASK    0x0100
#define GP_WB_RX_BT_SAMPLE_RSSI_ON_EARLY_SFD_LSB     8

#define GP_WB_RX_EARLY_IND_CONFIG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x224)
#define GP_WB_RX_EARLY_IND_CONFIG_LEN     1
#define GP_WB_RX_EARLY_IND_CONFIG_MASK    0x03
#define GP_WB_RX_EARLY_IND_CONFIG_LSB     0

#define GP_WB_RX_RSSI_FILTER_CONF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x224)
#define GP_WB_RX_RSSI_FILTER_CONF_LEN     1
#define GP_WB_RX_RSSI_FILTER_CONF_MASK    0x0C
#define GP_WB_RX_RSSI_FILTER_CONF_LSB     2

#define GP_WB_RX_RSSI_AVG_SAMPLE_RATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x224)
#define GP_WB_RX_RSSI_AVG_SAMPLE_RATE_LEN     1
#define GP_WB_RX_RSSI_AVG_SAMPLE_RATE_MASK    0x30
#define GP_WB_RX_RSSI_AVG_SAMPLE_RATE_LSB     4

#define GP_WB_RX_BLE_TIMEOUT_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x224)
#define GP_WB_RX_BLE_TIMEOUT_DISABLE_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_DISABLE_MASK    0x40
#define GP_WB_RX_BLE_TIMEOUT_DISABLE_LSB     6

#define GP_WB_RX_BT_EXP_DSP_POWERDOWN_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x224)
#define GP_WB_RX_BT_EXP_DSP_POWERDOWN_DISABLE_LEN     1
#define GP_WB_RX_BT_EXP_DSP_POWERDOWN_DISABLE_MASK    0x80
#define GP_WB_RX_BT_EXP_DSP_POWERDOWN_DISABLE_LSB     7

#define GP_WB_RX_SFD_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x225)
#define GP_WB_RX_SFD_THRESH_LEN     1
#define GP_WB_RX_SFD_THRESH_MASK    0xFF
#define GP_WB_RX_SFD_THRESH_LSB     0

#define GP_WB_RX_FREQ_TRACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x226)
#define GP_WB_RX_FREQ_TRACK_LEN     1
#define GP_WB_RX_FREQ_TRACK_MASK    0xFF
#define GP_WB_RX_FREQ_TRACK_LSB     0

#define GP_WB_RX_FREQUENCY_COMPENSATION_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x228)
#define GP_WB_RX_FREQUENCY_COMPENSATION_ZB_LEN     2
#define GP_WB_RX_FREQUENCY_COMPENSATION_ZB_MASK    0x0000FFFF
#define GP_WB_RX_FREQUENCY_COMPENSATION_ZB_LSB     0

#define GP_WB_RX_FREQUENCY_COMPENSATION_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x228)
#define GP_WB_RX_FREQUENCY_COMPENSATION_BLE_LEN     2
#define GP_WB_RX_FREQUENCY_COMPENSATION_BLE_MASK    0xFFFF0000
#define GP_WB_RX_FREQUENCY_COMPENSATION_BLE_LSB     16

#define GP_WB_RX_RSSI_THRESHOLD_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x22c)
#define GP_WB_RX_RSSI_THRESHOLD_BLE_LEN     1
#define GP_WB_RX_RSSI_THRESHOLD_BLE_MASK    0x0000FF
#define GP_WB_RX_RSSI_THRESHOLD_BLE_LSB     0

#define GP_WB_RX_RSSI_THRESHOLD_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x22c)
#define GP_WB_RX_RSSI_THRESHOLD_PIP_LEN     1
#define GP_WB_RX_RSSI_THRESHOLD_PIP_MASK    0x00FF00
#define GP_WB_RX_RSSI_THRESHOLD_PIP_LSB     8

#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x22c)
#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_LEN     1
#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_MASK    0xFF0000
#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_LSB     16

#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_LEN     1
#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_MASK    0x0003
#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_LSB     0

#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_PIP_LEN     1
#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_PIP_MASK    0x000C
#define GP_WB_RX_RSSI_REF_WINDOW_SIZE_PIP_LSB     2

#define GP_WB_RX_RSSI_REF_RST_ON_RSSI_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_RST_ON_RSSI_DET_LEN     1
#define GP_WB_RX_RSSI_REF_RST_ON_RSSI_DET_MASK    0x0010
#define GP_WB_RX_RSSI_REF_RST_ON_RSSI_DET_LSB     4

#define GP_WB_RX_RSSI_REF_RST_ON_RESTART_PACKET_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_RST_ON_RESTART_PACKET_DET_LEN     1
#define GP_WB_RX_RSSI_REF_RST_ON_RESTART_PACKET_DET_MASK    0x0020
#define GP_WB_RX_RSSI_REF_RST_ON_RESTART_PACKET_DET_LSB     5

#define GP_WB_RX_RSSI_REF_RST_ON_BLE_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_RST_ON_BLE_TIMEOUT_LEN     1
#define GP_WB_RX_RSSI_REF_RST_ON_BLE_TIMEOUT_MASK    0x0040
#define GP_WB_RX_RSSI_REF_RST_ON_BLE_TIMEOUT_LSB     6

#define GP_WB_RX_RSSI_REF_RST_ON_ZB_PRE_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_RST_ON_ZB_PRE_DET_LEN     1
#define GP_WB_RX_RSSI_REF_RST_ON_ZB_PRE_DET_MASK    0x0080
#define GP_WB_RX_RSSI_REF_RST_ON_ZB_PRE_DET_LSB     7

#define GP_WB_RX_RSSI_REF_RST_ON_ZB_SFD_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_RST_ON_ZB_SFD_DET_LEN     1
#define GP_WB_RX_RSSI_REF_RST_ON_ZB_SFD_DET_MASK    0x0100
#define GP_WB_RX_RSSI_REF_RST_ON_ZB_SFD_DET_LSB     8

#define GP_WB_RX_RSSI_REF_RST_ON_VALIDATION_FAIL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x230)
#define GP_WB_RX_RSSI_REF_RST_ON_VALIDATION_FAIL_LEN     1
#define GP_WB_RX_RSSI_REF_RST_ON_VALIDATION_FAIL_MASK    0x0200
#define GP_WB_RX_RSSI_REF_RST_ON_VALIDATION_FAIL_LSB     9

#define GP_WB_RX_RSSI_CC_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x232)
#define GP_WB_RX_RSSI_CC_DELAY_LEN     1
#define GP_WB_RX_RSSI_CC_DELAY_MASK    0x0F
#define GP_WB_RX_RSSI_CC_DELAY_LSB     0

#define GP_WB_RX_RSSI_BPF_BLE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x232)
#define GP_WB_RX_RSSI_BPF_BLE_OVERRULE_ENA_LEN     1
#define GP_WB_RX_RSSI_BPF_BLE_OVERRULE_ENA_MASK    0x10
#define GP_WB_RX_RSSI_BPF_BLE_OVERRULE_ENA_LSB     4

#define GP_WB_RX_RSSI_BPF_BLE_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x232)
#define GP_WB_RX_RSSI_BPF_BLE_VALUE_LEN     1
#define GP_WB_RX_RSSI_BPF_BLE_VALUE_MASK    0x20
#define GP_WB_RX_RSSI_BPF_BLE_VALUE_LSB     5

#define GP_WB_RX_RSSI_USE_BLE_CT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x232)
#define GP_WB_RX_RSSI_USE_BLE_CT_LEN     1
#define GP_WB_RX_RSSI_USE_BLE_CT_MASK    0x40
#define GP_WB_RX_RSSI_USE_BLE_CT_LSB     6

#define GP_WB_RX_RSSI_PIP_ZB_TRAIN_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x232)
#define GP_WB_RX_RSSI_PIP_ZB_TRAIN_ENA_LEN     1
#define GP_WB_RX_RSSI_PIP_ZB_TRAIN_ENA_MASK    0x80
#define GP_WB_RX_RSSI_PIP_ZB_TRAIN_ENA_LSB     7

#define GP_WB_RX_RSSI_START_CAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x233)
#define GP_WB_RX_RSSI_START_CAL_LEN     1
#define GP_WB_RX_RSSI_START_CAL_MASK    0x01
#define GP_WB_RX_RSSI_START_CAL_LSB     0

#define GP_WB_RX_CLR_MAX_HOLD_RSSI2FRAMEDET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x233)
#define GP_WB_RX_CLR_MAX_HOLD_RSSI2FRAMEDET_LEN     1
#define GP_WB_RX_CLR_MAX_HOLD_RSSI2FRAMEDET_MASK    0x02
#define GP_WB_RX_CLR_MAX_HOLD_RSSI2FRAMEDET_LSB     1

#define GP_WB_RX_BLE_TIMEOUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x234)
#define GP_WB_RX_BLE_TIMEOUT_VALUE_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_VALUE_MASK    0xFF
#define GP_WB_RX_BLE_TIMEOUT_VALUE_LSB     0

#define GP_WB_RX_BLE_TIMEOUT_VALUE_LONG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x235)
#define GP_WB_RX_BLE_TIMEOUT_VALUE_LONG_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_VALUE_LONG_MASK    0xFF
#define GP_WB_RX_BLE_TIMEOUT_VALUE_LONG_LSB     0

#define GP_WB_RX_BLE_TIMEOUT_VALUE_CW_END_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x236)
#define GP_WB_RX_BLE_TIMEOUT_VALUE_CW_END_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_VALUE_CW_END_MASK    0xFF
#define GP_WB_RX_BLE_TIMEOUT_VALUE_CW_END_LSB     0

#define GP_WB_RX_RSSI_GAIN_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x237)
#define GP_WB_RX_RSSI_GAIN_VALID_LEN     1
#define GP_WB_RX_RSSI_GAIN_VALID_MASK    0x01
#define GP_WB_RX_RSSI_GAIN_VALID_LSB     0

#define GP_WB_RX_RSSI_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x238)
#define GP_WB_RX_RSSI_GAIN_LEN     1
#define GP_WB_RX_RSSI_GAIN_MASK    0xFF
#define GP_WB_RX_RSSI_GAIN_LSB     0

#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x239)
#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_MASK    0xFF
#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_LSB     0

#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_ZB_FIRST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23a)
#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_ZB_FIRST_LEN     1
#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_ZB_FIRST_MASK    0xFF
#define GP_WB_RX_BLE_TIMEOUT_VALUE_PIP_ZB_FIRST_LSB     0

#define GP_WB_RX_RSSI_PIP_ZB_FIRST_THR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23b)
#define GP_WB_RX_RSSI_PIP_ZB_FIRST_THR_LEN     1
#define GP_WB_RX_RSSI_PIP_ZB_FIRST_THR_MASK    0x3F
#define GP_WB_RX_RSSI_PIP_ZB_FIRST_THR_LSB     0

#define GP_WB_RX_RSSI_OFFSET_NO_ATT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_NO_ATT_LEN     1
#define GP_WB_RX_RSSI_OFFSET_NO_ATT_MASK    0x00000000000000FF
#define GP_WB_RX_RSSI_OFFSET_NO_ATT_LSB     0

#define GP_WB_RX_RSSI_OFFSET_LOW_ATT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_LOW_ATT_LEN     1
#define GP_WB_RX_RSSI_OFFSET_LOW_ATT_MASK    0x000000000000FF00
#define GP_WB_RX_RSSI_OFFSET_LOW_ATT_LSB     8

#define GP_WB_RX_RSSI_OFFSET_ATT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_ATT_LEN     1
#define GP_WB_RX_RSSI_OFFSET_ATT_MASK    0x0000000000FF0000
#define GP_WB_RX_RSSI_OFFSET_ATT_LSB     16

#define GP_WB_RX_RSSI_OFFSET_FS_MODE_NO_ATT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_NO_ATT_LEN     1
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_NO_ATT_MASK    0x00000000FF000000
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_NO_ATT_LSB     24

#define GP_WB_RX_RSSI_OFFSET_FS_MODE_LOW_ATT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_LOW_ATT_LEN     1
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_LOW_ATT_MASK    0x000000FF00000000
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_LOW_ATT_LSB     32

#define GP_WB_RX_RSSI_OFFSET_FS_MODE_ATT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_ATT_LEN     1
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_ATT_MASK    0x0000FF0000000000
#define GP_WB_RX_RSSI_OFFSET_FS_MODE_ATT_LSB     40

#define GP_WB_RX_RSSI_OFFSET_A_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_A_LEN     1
#define GP_WB_RX_RSSI_OFFSET_A_MASK    0x00FF000000000000
#define GP_WB_RX_RSSI_OFFSET_A_LSB     48

#define GP_WB_RX_RSSI_OFFSET_B_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x23c)
#define GP_WB_RX_RSSI_OFFSET_B_LEN     1
#define GP_WB_RX_RSSI_OFFSET_B_MASK    0xFF00000000000000
#define GP_WB_RX_RSSI_OFFSET_B_LSB     56

#define GP_WB_RX_RSSI_OFFSET_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x244)
#define GP_WB_RX_RSSI_OFFSET_SEL_LEN     1
#define GP_WB_RX_RSSI_OFFSET_SEL_MASK    0x01
#define GP_WB_RX_RSSI_OFFSET_SEL_LSB     0

#define GP_WB_RX_RSSI_USE_ANTSW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x244)
#define GP_WB_RX_RSSI_USE_ANTSW_LEN     1
#define GP_WB_RX_RSSI_USE_ANTSW_MASK    0x02
#define GP_WB_RX_RSSI_USE_ANTSW_LSB     1

#define GP_WB_RX_RSSI_DSP_USE_RAW_RSSI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x244)
#define GP_WB_RX_RSSI_DSP_USE_RAW_RSSI_LEN     1
#define GP_WB_RX_RSSI_DSP_USE_RAW_RSSI_MASK    0x04
#define GP_WB_RX_RSSI_DSP_USE_RAW_RSSI_LSB     2

#define GP_WB_RX_RSSI_DSP_FORCE_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x244)
#define GP_WB_RX_RSSI_DSP_FORCE_ON_LEN     1
#define GP_WB_RX_RSSI_DSP_FORCE_ON_MASK    0x08
#define GP_WB_RX_RSSI_DSP_FORCE_ON_LSB     3

#define GP_WB_RX_LNA_AGC_EN_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x245)
#define GP_WB_RX_LNA_AGC_EN_CH0_LEN     1
#define GP_WB_RX_LNA_AGC_EN_CH0_MASK    0x01
#define GP_WB_RX_LNA_AGC_EN_CH0_LSB     0

#define GP_WB_RX_LNA_AGC_EN_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x245)
#define GP_WB_RX_LNA_AGC_EN_CH1_LEN     1
#define GP_WB_RX_LNA_AGC_EN_CH1_MASK    0x02
#define GP_WB_RX_LNA_AGC_EN_CH1_LSB     1

#define GP_WB_RX_LNA_AGC_EN_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x245)
#define GP_WB_RX_LNA_AGC_EN_CH2_LEN     1
#define GP_WB_RX_LNA_AGC_EN_CH2_MASK    0x04
#define GP_WB_RX_LNA_AGC_EN_CH2_LSB     2

#define GP_WB_RX_LNA_AGC_EN_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x245)
#define GP_WB_RX_LNA_AGC_EN_CH3_LEN     1
#define GP_WB_RX_LNA_AGC_EN_CH3_MASK    0x08
#define GP_WB_RX_LNA_AGC_EN_CH3_LSB     3

#define GP_WB_RX_LNA_AGC_EN_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x245)
#define GP_WB_RX_LNA_AGC_EN_CH4_LEN     1
#define GP_WB_RX_LNA_AGC_EN_CH4_MASK    0x10
#define GP_WB_RX_LNA_AGC_EN_CH4_LSB     4

#define GP_WB_RX_LNA_AGC_EN_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x245)
#define GP_WB_RX_LNA_AGC_EN_CH5_LEN     1
#define GP_WB_RX_LNA_AGC_EN_CH5_MASK    0x20
#define GP_WB_RX_LNA_AGC_EN_CH5_LSB     5

#define GP_WB_RX_LNA_FIXED_ATT_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x246)
#define GP_WB_RX_LNA_FIXED_ATT_CH0_LEN     1
#define GP_WB_RX_LNA_FIXED_ATT_CH0_MASK    0x01
#define GP_WB_RX_LNA_FIXED_ATT_CH0_LSB     0

#define GP_WB_RX_LNA_FIXED_ATT_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x246)
#define GP_WB_RX_LNA_FIXED_ATT_CH1_LEN     1
#define GP_WB_RX_LNA_FIXED_ATT_CH1_MASK    0x02
#define GP_WB_RX_LNA_FIXED_ATT_CH1_LSB     1

#define GP_WB_RX_LNA_FIXED_ATT_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x246)
#define GP_WB_RX_LNA_FIXED_ATT_CH2_LEN     1
#define GP_WB_RX_LNA_FIXED_ATT_CH2_MASK    0x04
#define GP_WB_RX_LNA_FIXED_ATT_CH2_LSB     2

#define GP_WB_RX_LNA_FIXED_ATT_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x246)
#define GP_WB_RX_LNA_FIXED_ATT_CH3_LEN     1
#define GP_WB_RX_LNA_FIXED_ATT_CH3_MASK    0x08
#define GP_WB_RX_LNA_FIXED_ATT_CH3_LSB     3

#define GP_WB_RX_LNA_FIXED_ATT_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x246)
#define GP_WB_RX_LNA_FIXED_ATT_CH4_LEN     1
#define GP_WB_RX_LNA_FIXED_ATT_CH4_MASK    0x10
#define GP_WB_RX_LNA_FIXED_ATT_CH4_LSB     4

#define GP_WB_RX_LNA_FIXED_ATT_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x246)
#define GP_WB_RX_LNA_FIXED_ATT_CH5_LEN     1
#define GP_WB_RX_LNA_FIXED_ATT_CH5_MASK    0x20
#define GP_WB_RX_LNA_FIXED_ATT_CH5_LSB     5

#define GP_WB_RX_RSSI_SETTLE_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x248)
#define GP_WB_RX_RSSI_SETTLE_DELAY_LEN     1
#define GP_WB_RX_RSSI_SETTLE_DELAY_MASK    0x00000000FF
#define GP_WB_RX_RSSI_SETTLE_DELAY_LSB     0

#define GP_WB_RX_RSSI_SETTLE_DELAY_FS_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x248)
#define GP_WB_RX_RSSI_SETTLE_DELAY_FS_MODE_LEN     1
#define GP_WB_RX_RSSI_SETTLE_DELAY_FS_MODE_MASK    0x000000FF00
#define GP_WB_RX_RSSI_SETTLE_DELAY_FS_MODE_LSB     8

#define GP_WB_RX_LNA_AGC_THR_FAST_ATTACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x248)
#define GP_WB_RX_LNA_AGC_THR_FAST_ATTACK_LEN     1
#define GP_WB_RX_LNA_AGC_THR_FAST_ATTACK_MASK    0x0000FF0000
#define GP_WB_RX_LNA_AGC_THR_FAST_ATTACK_LSB     16

#define GP_WB_RX_LNA_AGC_THR_FAST_DECAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x248)
#define GP_WB_RX_LNA_AGC_THR_FAST_DECAY_LEN     1
#define GP_WB_RX_LNA_AGC_THR_FAST_DECAY_MASK    0x00FF000000
#define GP_WB_RX_LNA_AGC_THR_FAST_DECAY_LSB     24

#define GP_WB_RX_LNA_AGC_FAST_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x248)
#define GP_WB_RX_LNA_AGC_FAST_LEN_LEN     1
#define GP_WB_RX_LNA_AGC_FAST_LEN_MASK    0x0300000000
#define GP_WB_RX_LNA_AGC_FAST_LEN_LSB     32

#define GP_WB_RX_LNA_AGC_AVG_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x248)
#define GP_WB_RX_LNA_AGC_AVG_LEN_LEN     1
#define GP_WB_RX_LNA_AGC_AVG_LEN_MASK    0x0C00000000
#define GP_WB_RX_LNA_AGC_AVG_LEN_LSB     34

#define GP_WB_RX_LNA_AGC_THR_LOW_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x250)
#define GP_WB_RX_LNA_AGC_THR_LOW_ZB_LEN     1
#define GP_WB_RX_LNA_AGC_THR_LOW_ZB_MASK    0x000000FF
#define GP_WB_RX_LNA_AGC_THR_LOW_ZB_LSB     0

#define GP_WB_RX_LNA_AGC_THR_HIGH_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x250)
#define GP_WB_RX_LNA_AGC_THR_HIGH_ZB_LEN     1
#define GP_WB_RX_LNA_AGC_THR_HIGH_ZB_MASK    0x0000FF00
#define GP_WB_RX_LNA_AGC_THR_HIGH_ZB_LSB     8

#define GP_WB_RX_LNA_AGC_THR_LOW_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x250)
#define GP_WB_RX_LNA_AGC_THR_LOW_BLE_LEN     1
#define GP_WB_RX_LNA_AGC_THR_LOW_BLE_MASK    0x00FF0000
#define GP_WB_RX_LNA_AGC_THR_LOW_BLE_LSB     16

#define GP_WB_RX_LNA_AGC_THR_HIGH_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x250)
#define GP_WB_RX_LNA_AGC_THR_HIGH_BLE_LEN     1
#define GP_WB_RX_LNA_AGC_THR_HIGH_BLE_MASK    0xFF000000
#define GP_WB_RX_LNA_AGC_THR_HIGH_BLE_LSB     24

#define GP_WB_RX_LNA_AGC_ENABLE_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x254)
#define GP_WB_RX_LNA_AGC_ENABLE_TIMEOUT_LEN     1
#define GP_WB_RX_LNA_AGC_ENABLE_TIMEOUT_MASK    0x0001
#define GP_WB_RX_LNA_AGC_ENABLE_TIMEOUT_LSB     0

#define GP_WB_RX_LNA_AGC_ENABLE_ATT_DURING_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x254)
#define GP_WB_RX_LNA_AGC_ENABLE_ATT_DURING_TIMEOUT_LEN     1
#define GP_WB_RX_LNA_AGC_ENABLE_ATT_DURING_TIMEOUT_MASK    0x0002
#define GP_WB_RX_LNA_AGC_ENABLE_ATT_DURING_TIMEOUT_LSB     1

#define GP_WB_RX_LNA_AGC_EN_AVG_LEN_0_DURING_ZB_TRAINING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x254)
#define GP_WB_RX_LNA_AGC_EN_AVG_LEN_0_DURING_ZB_TRAINING_LEN     1
#define GP_WB_RX_LNA_AGC_EN_AVG_LEN_0_DURING_ZB_TRAINING_MASK    0x0004
#define GP_WB_RX_LNA_AGC_EN_AVG_LEN_0_DURING_ZB_TRAINING_LSB     2

#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x254)
#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_ZB_LEN     1
#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_ZB_MASK    0x0018
#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_ZB_LSB     3

#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x254)
#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_BLE_LEN     1
#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_BLE_MASK    0x00E0
#define GP_WB_RX_LNA_AGC_FRAME_DET_SEL_BLE_LSB     5

#define GP_WB_RX_LNA_AGC_EN_BLE_PIP_DET_TIMEOUT_EXT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x254)
#define GP_WB_RX_LNA_AGC_EN_BLE_PIP_DET_TIMEOUT_EXT_LEN     1
#define GP_WB_RX_LNA_AGC_EN_BLE_PIP_DET_TIMEOUT_EXT_MASK    0x0100
#define GP_WB_RX_LNA_AGC_EN_BLE_PIP_DET_TIMEOUT_EXT_LSB     8

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH0_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH0_MASK    0x00000000000000FF
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH0_LSB     0

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH0_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH0_MASK    0x000000000000FF00
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH0_LSB     8

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH1_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH1_MASK    0x0000000000FF0000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH1_LSB     16

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH1_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH1_MASK    0x00000000FF000000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH1_LSB     24

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH2_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH2_MASK    0x000000FF00000000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH2_LSB     32

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH2_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH2_MASK    0x0000FF0000000000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH2_LSB     40

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH3_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH3_MASK    0x00FF000000000000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH3_LSB     48

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x258)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH3_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH3_MASK    0xFF00000000000000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH3_LSB     56

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x260)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH4_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH4_MASK    0x000000FF
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH4_LSB     0

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x260)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH4_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH4_MASK    0x0000FF00
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH4_LSB     8

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x260)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH5_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH5_MASK    0x00FF0000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT0_CH5_LSB     16

#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x260)
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH5_LEN     1
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH5_MASK    0xFF000000
#define GP_WB_RX_LNA_AGC_TIMEOUT_ANT1_CH5_LSB     24

#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH0_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH0_MASK    0x000003
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH0_LSB     0

#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH0_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH0_MASK    0x00000C
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH0_LSB     2

#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH1_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH1_MASK    0x000030
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH1_LSB     4

#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH1_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH1_MASK    0x0000C0
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH1_LSB     6

#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH2_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH2_MASK    0x000300
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH2_LSB     8

#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH2_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH2_MASK    0x000C00
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH2_LSB     10

#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH3_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH3_MASK    0x003000
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH3_LSB     12

#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH3_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH3_MASK    0x00C000
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH3_LSB     14

#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH4_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH4_MASK    0x030000
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH4_LSB     16

#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH4_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH4_MASK    0x0C0000
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH4_LSB     18

#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH5_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH5_MASK    0x300000
#define GP_WB_RX_LNA_AGC_ATT_ANT0_CH5_LSB     20

#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x264)
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH5_LEN     1
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH5_MASK    0xC00000
#define GP_WB_RX_LNA_AGC_ATT_ANT1_CH5_LSB     22

#define GP_WB_RX_CW_TIMEOUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x267)
#define GP_WB_RX_CW_TIMEOUT_VALUE_LEN     1
#define GP_WB_RX_CW_TIMEOUT_VALUE_MASK    0xFF
#define GP_WB_RX_CW_TIMEOUT_VALUE_LSB     0

#define GP_WB_RX_LR_CW_DET_THR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x268)
#define GP_WB_RX_LR_CW_DET_THR_LEN     1
#define GP_WB_RX_LR_CW_DET_THR_MASK    0x00FF
#define GP_WB_RX_LR_CW_DET_THR_LSB     0

#define GP_WB_RX_USE_LR_CW_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x268)
#define GP_WB_RX_USE_LR_CW_DET_LEN     1
#define GP_WB_RX_USE_LR_CW_DET_MASK    0x0100
#define GP_WB_RX_USE_LR_CW_DET_LSB     8

#define GP_WB_RX_USE_LR_CW_DET_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x268)
#define GP_WB_RX_USE_LR_CW_DET_MS_LEN     1
#define GP_WB_RX_USE_LR_CW_DET_MS_MASK    0x0200
#define GP_WB_RX_USE_LR_CW_DET_MS_LSB     9

#define GP_WB_RX_CW_DET_HOLDS_TIMEOUT_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x268)
#define GP_WB_RX_CW_DET_HOLDS_TIMEOUT_COUNTER_LEN     1
#define GP_WB_RX_CW_DET_HOLDS_TIMEOUT_COUNTER_MASK    0x0400
#define GP_WB_RX_CW_DET_HOLDS_TIMEOUT_COUNTER_LSB     10

#define GP_WB_RX_RESTART_CW_DETECTOR_ON_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x268)
#define GP_WB_RX_RESTART_CW_DETECTOR_ON_PIP_LEN     1
#define GP_WB_RX_RESTART_CW_DETECTOR_ON_PIP_MASK    0x0800
#define GP_WB_RX_RESTART_CW_DETECTOR_ON_PIP_LSB     11

#define GP_WB_RX_VALIDATION_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x26a)
#define GP_WB_RX_VALIDATION_EN_LEN     1
#define GP_WB_RX_VALIDATION_EN_MASK    0x01
#define GP_WB_RX_VALIDATION_EN_LSB     0

#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x26a)
#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_EN_LEN     1
#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_EN_MASK    0x02
#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_EN_LSB     1

#define GP_WB_RX_VALIDATION_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x26c)
#define GP_WB_RX_VALIDATION_THRESH_LEN     2
#define GP_WB_RX_VALIDATION_THRESH_MASK    0x01FF
#define GP_WB_RX_VALIDATION_THRESH_LSB     0

#define GP_WB_RX_VALIDATION_DATA_PHASE_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x26e)
#define GP_WB_RX_VALIDATION_DATA_PHASE_THRESH_LEN     2
#define GP_WB_RX_VALIDATION_DATA_PHASE_THRESH_MASK    0x01FF
#define GP_WB_RX_VALIDATION_DATA_PHASE_THRESH_LSB     0

#define GP_WB_RX_EN_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x270)
#define GP_WB_RX_EN_DATA_LEN     1
#define GP_WB_RX_EN_DATA_MASK    0x03
#define GP_WB_RX_EN_DATA_LSB     0

#define GP_WB_RX_WAIT_SECOND_ANTENNA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x270)
#define GP_WB_RX_WAIT_SECOND_ANTENNA_LEN     1
#define GP_WB_RX_WAIT_SECOND_ANTENNA_MASK    0x04
#define GP_WB_RX_WAIT_SECOND_ANTENNA_LSB     2

#define GP_WB_RX_USE_LONG_PREAMBLE_EVAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x270)
#define GP_WB_RX_USE_LONG_PREAMBLE_EVAL_LEN     1
#define GP_WB_RX_USE_LONG_PREAMBLE_EVAL_MASK    0x08
#define GP_WB_RX_USE_LONG_PREAMBLE_EVAL_LSB     3

#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x270)
#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_CFG_LEN     1
#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_CFG_MASK    0x30
#define GP_WB_RX_VALIDATION_PRE_DATA_CHECK_CFG_LSB     4

#define GP_WB_RX_RESTART_PACKET_DET_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x270)
#define GP_WB_RX_RESTART_PACKET_DET_EN_LEN     1
#define GP_WB_RX_RESTART_PACKET_DET_EN_MASK    0x40
#define GP_WB_RX_RESTART_PACKET_DET_EN_LSB     6

#define GP_WB_RX_RESTART_PACKET_DET_ON_FSYNC_FAIL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x270)
#define GP_WB_RX_RESTART_PACKET_DET_ON_FSYNC_FAIL_LEN     1
#define GP_WB_RX_RESTART_PACKET_DET_ON_FSYNC_FAIL_MASK    0x80
#define GP_WB_RX_RESTART_PACKET_DET_ON_FSYNC_FAIL_LSB     7

#define GP_WB_RX_TTRACK_THR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x271)
#define GP_WB_RX_TTRACK_THR_LEN     1
#define GP_WB_RX_TTRACK_THR_MASK    0x0F
#define GP_WB_RX_TTRACK_THR_LSB     0

#define GP_WB_RX_CFO_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x271)
#define GP_WB_RX_CFO_GAIN_LEN     1
#define GP_WB_RX_CFO_GAIN_MASK    0xF0
#define GP_WB_RX_CFO_GAIN_LSB     4

#define GP_WB_RX_BT_VALIDATION_START_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x272)
#define GP_WB_RX_BT_VALIDATION_START_TUNE_LEN     1
#define GP_WB_RX_BT_VALIDATION_START_TUNE_MASK    0x0F
#define GP_WB_RX_BT_VALIDATION_START_TUNE_LSB     0

#define GP_WB_RX_BT_BIAS_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x272)
#define GP_WB_RX_BT_BIAS_GAIN_LEN     1
#define GP_WB_RX_BT_BIAS_GAIN_MASK    0x30
#define GP_WB_RX_BT_BIAS_GAIN_LSB     4

#define GP_WB_RX_BT_BIAS_MBR_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x272)
#define GP_WB_RX_BT_BIAS_MBR_EN_LEN     1
#define GP_WB_RX_BT_BIAS_MBR_EN_MASK    0x40
#define GP_WB_RX_BT_BIAS_MBR_EN_LSB     6

#define GP_WB_RX_BT_VALIDATION_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x274)
#define GP_WB_RX_BT_VALIDATION_THRESH_LEN     2
#define GP_WB_RX_BT_VALIDATION_THRESH_MASK    0x3FFF
#define GP_WB_RX_BT_VALIDATION_THRESH_LSB     0

#define GP_WB_RX_BT_VALIDATION_N_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x276)
#define GP_WB_RX_BT_VALIDATION_N_LEN     1
#define GP_WB_RX_BT_VALIDATION_N_MASK    0x00001F
#define GP_WB_RX_BT_VALIDATION_N_LSB     0

#define GP_WB_RX_BT_FAKE_PREAMBLE_N_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x276)
#define GP_WB_RX_BT_FAKE_PREAMBLE_N_LEN     1
#define GP_WB_RX_BT_FAKE_PREAMBLE_N_MASK    0x001F00
#define GP_WB_RX_BT_FAKE_PREAMBLE_N_LSB     8

#define GP_WB_RX_BT_FAKE_PREAMBLE_PRESENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x276)
#define GP_WB_RX_BT_FAKE_PREAMBLE_PRESENT_LEN     1
#define GP_WB_RX_BT_FAKE_PREAMBLE_PRESENT_MASK    0x008000
#define GP_WB_RX_BT_FAKE_PREAMBLE_PRESENT_LSB     15

#define GP_WB_RX_BT_USE_EXT_BUFFER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x276)
#define GP_WB_RX_BT_USE_EXT_BUFFER_LEN     1
#define GP_WB_RX_BT_USE_EXT_BUFFER_MASK    0x010000
#define GP_WB_RX_BT_USE_EXT_BUFFER_LSB     16

#define GP_WB_RX_BT_IQ_BUFFER_DEPTH_CORR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x276)
#define GP_WB_RX_BT_IQ_BUFFER_DEPTH_CORR_LEN     1
#define GP_WB_RX_BT_IQ_BUFFER_DEPTH_CORR_MASK    0x0E0000
#define GP_WB_RX_BT_IQ_BUFFER_DEPTH_CORR_LSB     17

#define GP_WB_RX_BT_FEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x279)
#define GP_WB_RX_BT_FEN_LEN     1
#define GP_WB_RX_BT_FEN_MASK    0x01
#define GP_WB_RX_BT_FEN_LSB     0

#define GP_WB_RX_BT_ACEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x279)
#define GP_WB_RX_BT_ACEN_LEN     1
#define GP_WB_RX_BT_ACEN_MASK    0x02
#define GP_WB_RX_BT_ACEN_LSB     1

#define GP_WB_RX_BT_FAST_FRAME_SYNC_FAIL_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x279)
#define GP_WB_RX_BT_FAST_FRAME_SYNC_FAIL_EN_LEN     1
#define GP_WB_RX_BT_FAST_FRAME_SYNC_FAIL_EN_MASK    0x04
#define GP_WB_RX_BT_FAST_FRAME_SYNC_FAIL_EN_LSB     2

#define GP_WB_RX_BT_DELAY_DATA_AC_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x279)
#define GP_WB_RX_BT_DELAY_DATA_AC_MODE_LEN     1
#define GP_WB_RX_BT_DELAY_DATA_AC_MODE_MASK    0x18
#define GP_WB_RX_BT_DELAY_DATA_AC_MODE_LSB     3

#define GP_WB_RX_BT_ROUND_FESTIMATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x279)
#define GP_WB_RX_BT_ROUND_FESTIMATE_LEN     1
#define GP_WB_RX_BT_ROUND_FESTIMATE_MASK    0x20
#define GP_WB_RX_BT_ROUND_FESTIMATE_LSB     5

#define GP_WB_RX_BT_MAVGLEN_IS_5US_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x279)
#define GP_WB_RX_BT_MAVGLEN_IS_5US_LEN     1
#define GP_WB_RX_BT_MAVGLEN_IS_5US_MASK    0x40
#define GP_WB_RX_BT_MAVGLEN_IS_5US_LSB     6

#define GP_WB_RX_BT_LR_AC_ACTHR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x27a)
#define GP_WB_RX_BT_LR_AC_ACTHR_LEN     2
#define GP_WB_RX_BT_LR_AC_ACTHR_MASK    0xFFFF
#define GP_WB_RX_BT_LR_AC_ACTHR_LSB     0

#define GP_WB_RX_BT_LR_AC_CWTHR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x27c)
#define GP_WB_RX_BT_LR_AC_CWTHR_LEN     2
#define GP_WB_RX_BT_LR_AC_CWTHR_MASK    0xFFFF
#define GP_WB_RX_BT_LR_AC_CWTHR_LSB     0

#define GP_WB_RX_OBSERVE_BPF_IQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x27e)
#define GP_WB_RX_OBSERVE_BPF_IQ_LEN     1
#define GP_WB_RX_OBSERVE_BPF_IQ_MASK    0x01
#define GP_WB_RX_OBSERVE_BPF_IQ_LSB     0

#define GP_WB_RX_BT_OBSERVE_CO_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x280)
#define GP_WB_RX_BT_OBSERVE_CO_0_LEN     1
#define GP_WB_RX_BT_OBSERVE_CO_0_MASK    0x000F
#define GP_WB_RX_BT_OBSERVE_CO_0_LSB     0

#define GP_WB_RX_BT_OBSERVE_CO_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x280)
#define GP_WB_RX_BT_OBSERVE_CO_1_LEN     1
#define GP_WB_RX_BT_OBSERVE_CO_1_MASK    0x00F0
#define GP_WB_RX_BT_OBSERVE_CO_1_LSB     4

#define GP_WB_RX_BT_OBSERVE_CO_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x280)
#define GP_WB_RX_BT_OBSERVE_CO_2_LEN     1
#define GP_WB_RX_BT_OBSERVE_CO_2_MASK    0x0F00
#define GP_WB_RX_BT_OBSERVE_CO_2_LSB     8

#define GP_WB_RX_BT_OBSERVE_CO_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x280)
#define GP_WB_RX_BT_OBSERVE_CO_3_LEN     1
#define GP_WB_RX_BT_OBSERVE_CO_3_MASK    0xF000
#define GP_WB_RX_BT_OBSERVE_CO_3_LSB     12

#define GP_WB_RX_BT_HOLD_CFO_ON_TIME_ADJ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x282)
#define GP_WB_RX_BT_HOLD_CFO_ON_TIME_ADJ_LEN     1
#define GP_WB_RX_BT_HOLD_CFO_ON_TIME_ADJ_MASK    0x01
#define GP_WB_RX_BT_HOLD_CFO_ON_TIME_ADJ_LSB     0

#define GP_WB_RX_BT_DATA_VALID_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x282)
#define GP_WB_RX_BT_DATA_VALID_ENABLE_LEN     1
#define GP_WB_RX_BT_DATA_VALID_ENABLE_MASK    0x02
#define GP_WB_RX_BT_DATA_VALID_ENABLE_LSB     1

#define GP_WB_RX_BT_DATA_VALID_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_BT_DATA_VALID_THRESH_LEN     1
#define GP_WB_RX_BT_DATA_VALID_THRESH_MASK    0x0000FF
#define GP_WB_RX_BT_DATA_VALID_THRESH_LSB     0

#define GP_WB_RX_BT_DATA_VALID_HIGH_THRESH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_BT_DATA_VALID_HIGH_THRESH_LEN     1
#define GP_WB_RX_BT_DATA_VALID_HIGH_THRESH_MASK    0x00FF00
#define GP_WB_RX_BT_DATA_VALID_HIGH_THRESH_LSB     8

#define GP_WB_RX_BT_DATA_VALID_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_BT_DATA_VALID_LEN_LEN     1
#define GP_WB_RX_BT_DATA_VALID_LEN_MASK    0x030000
#define GP_WB_RX_BT_DATA_VALID_LEN_LSB     16

#define GP_WB_RX_EN_DYN_VALIDATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_EN_DYN_VALIDATION_LEN     1
#define GP_WB_RX_EN_DYN_VALIDATION_MASK    0x040000
#define GP_WB_RX_EN_DYN_VALIDATION_LSB     18

#define GP_WB_RX_EN_DYN_BPF_AD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_EN_DYN_BPF_AD_LEN     1
#define GP_WB_RX_EN_DYN_BPF_AD_MASK    0x080000
#define GP_WB_RX_EN_DYN_BPF_AD_LSB     19

#define GP_WB_RX_BYPASS_BPF_AD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_BYPASS_BPF_AD_LEN     1
#define GP_WB_RX_BYPASS_BPF_AD_MASK    0x100000
#define GP_WB_RX_BYPASS_BPF_AD_LSB     20

#define GP_WB_RX_HOLD_BLE_TIMEOUT_COUNTER_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x284)
#define GP_WB_RX_HOLD_BLE_TIMEOUT_COUNTER_EN_LEN     1
#define GP_WB_RX_HOLD_BLE_TIMEOUT_COUNTER_EN_MASK    0x200000
#define GP_WB_RX_HOLD_BLE_TIMEOUT_COUNTER_EN_LSB     21

#define GP_WB_RX_CHANNEL_INVALID_EXT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x288)
#define GP_WB_RX_CHANNEL_INVALID_EXT_LEN     2
#define GP_WB_RX_CHANNEL_INVALID_EXT_MASK    0xFFFF
#define GP_WB_RX_CHANNEL_INVALID_EXT_LSB     0

#define GP_WB_RX_BT_DELAY_EARLY_BIRDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28a)
#define GP_WB_RX_BT_DELAY_EARLY_BIRDY_LEN     1
#define GP_WB_RX_BT_DELAY_EARLY_BIRDY_MASK    0x01
#define GP_WB_RX_BT_DELAY_EARLY_BIRDY_LSB     0

#define GP_WB_RX_EN_ZB_PACKET_FOUND_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28a)
#define GP_WB_RX_EN_ZB_PACKET_FOUND_LEN     1
#define GP_WB_RX_EN_ZB_PACKET_FOUND_MASK    0x02
#define GP_WB_RX_EN_ZB_PACKET_FOUND_LSB     1

#define GP_WB_RX_BT_MS_DELAY_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28b)
#define GP_WB_RX_BT_MS_DELAY_BLE_LEN     1
#define GP_WB_RX_BT_MS_DELAY_BLE_MASK    0x3F
#define GP_WB_RX_BT_MS_DELAY_BLE_LSB     0

#define GP_WB_RX_BT_ACEN_MASKED_CNT_INIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28b)
#define GP_WB_RX_BT_ACEN_MASKED_CNT_INIT_LEN     1
#define GP_WB_RX_BT_ACEN_MASKED_CNT_INIT_MASK    0xC0
#define GP_WB_RX_BT_ACEN_MASKED_CNT_INIT_LSB     6

#define GP_WB_RX_BIST_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28c)
#define GP_WB_RX_BIST_ENABLE_LEN     1
#define GP_WB_RX_BIST_ENABLE_MASK    0x01
#define GP_WB_RX_BIST_ENABLE_LSB     0

#define GP_WB_RX_BIST_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28d)
#define GP_WB_RX_BIST_START_LEN     1
#define GP_WB_RX_BIST_START_MASK    0x01
#define GP_WB_RX_BIST_START_LSB     0

#define GP_WB_RX_BIST_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28e)
#define GP_WB_RX_BIST_RDY_LEN     1
#define GP_WB_RX_BIST_RDY_MASK    0x01
#define GP_WB_RX_BIST_RDY_LSB     0

#define GP_WB_RX_BIST_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x28e)
#define GP_WB_RX_BIST_OK_LEN     1
#define GP_WB_RX_BIST_OK_MASK    0x02
#define GP_WB_RX_BIST_OK_LSB     1

#define GP_WB_RX_PLL_CFO_BLE_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x290)
#define GP_WB_RX_PLL_CFO_BLE_ZB_LEN     2
#define GP_WB_RX_PLL_CFO_BLE_ZB_MASK    0xFFFF
#define GP_WB_RX_PLL_CFO_BLE_ZB_LSB     0

#define GP_WB_RX_PLL_CFO_BLE_LR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x292)
#define GP_WB_RX_PLL_CFO_BLE_LR_LEN     2
#define GP_WB_RX_PLL_CFO_BLE_LR_MASK    0xFFFF
#define GP_WB_RX_PLL_CFO_BLE_LR_LSB     0

#define GP_WB_RX_RX_BPF_LDO_DIG_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x294)
#define GP_WB_RX_RX_BPF_LDO_DIG_REFBITS_LEN     1
#define GP_WB_RX_RX_BPF_LDO_DIG_REFBITS_MASK    0x000F
#define GP_WB_RX_RX_BPF_LDO_DIG_REFBITS_LSB     0

#define GP_WB_RX_RX_LIM_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x294)
#define GP_WB_RX_RX_LIM_LDO_REFBITS_LEN     1
#define GP_WB_RX_RX_LIM_LDO_REFBITS_MASK    0x00F0
#define GP_WB_RX_RX_LIM_LDO_REFBITS_LSB     4

#define GP_WB_RX_RX_RF_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x294)
#define GP_WB_RX_RX_RF_LDO_REFBITS_LEN     1
#define GP_WB_RX_RX_RF_LDO_REFBITS_MASK    0x0F00
#define GP_WB_RX_RX_RF_LDO_REFBITS_LSB     8

#define GP_WB_RX_RSSI_REF_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_REF_LDO_REFBITS_LEN     1
#define GP_WB_RX_RSSI_REF_LDO_REFBITS_MASK    0x000000000000001F
#define GP_WB_RX_RSSI_REF_LDO_REFBITS_LSB     0

#define GP_WB_RX_RSSI_DEBUG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_DEBUG_LEN     1
#define GP_WB_RX_RSSI_DEBUG_MASK    0x00000000000000E0
#define GP_WB_RX_RSSI_DEBUG_LSB     5

#define GP_WB_RX_RX_LIM_CUR_DAC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_LIM_CUR_DAC_LEN     1
#define GP_WB_RX_RX_LIM_CUR_DAC_MASK    0x0000000000001F00
#define GP_WB_RX_RX_LIM_CUR_DAC_LSB     8

#define GP_WB_RX_RX_LIM_DEBUG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_LIM_DEBUG_LEN     1
#define GP_WB_RX_RX_LIM_DEBUG_MASK    0x000000000000E000
#define GP_WB_RX_RX_LIM_DEBUG_LSB     13

#define GP_WB_RX_RSSI_ANA_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_ANA_LDO_REFBITS_LEN     1
#define GP_WB_RX_RSSI_ANA_LDO_REFBITS_MASK    0x00000000000F0000
#define GP_WB_RX_RSSI_ANA_LDO_REFBITS_LSB     16

#define GP_WB_RX_RSSI_DIG_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_DIG_LDO_REFBITS_LEN     1
#define GP_WB_RX_RSSI_DIG_LDO_REFBITS_MASK    0x0000000000F00000
#define GP_WB_RX_RSSI_DIG_LDO_REFBITS_LSB     20

#define GP_WB_RX_RX_BPF_BIASTUNE_N_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_BIASTUNE_N_LEN     1
#define GP_WB_RX_RX_BPF_BIASTUNE_N_MASK    0x000000000F000000
#define GP_WB_RX_RX_BPF_BIASTUNE_N_LSB     24

#define GP_WB_RX_RX_BPF_BIASTUNE_P_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_BIASTUNE_P_LEN     1
#define GP_WB_RX_RX_BPF_BIASTUNE_P_MASK    0x00000000F0000000
#define GP_WB_RX_RX_BPF_BIASTUNE_P_LSB     28

#define GP_WB_RX_RX_LNA_BIAS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_LNA_BIAS_LEN     1
#define GP_WB_RX_RX_LNA_BIAS_MASK    0x0000000700000000
#define GP_WB_RX_RX_LNA_BIAS_LSB     32

#define GP_WB_RX_RX_BPF_SIDEB_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_SIDEB_SEL_LEN     1
#define GP_WB_RX_RX_BPF_SIDEB_SEL_MASK    0x0000001800000000
#define GP_WB_RX_RX_BPF_SIDEB_SEL_LSB     35

#define GP_WB_RX_RSSI_ANA_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_ANA_LDO_BLEED_OFF_LEN     1
#define GP_WB_RX_RSSI_ANA_LDO_BLEED_OFF_MASK    0x0000002000000000
#define GP_WB_RX_RSSI_ANA_LDO_BLEED_OFF_LSB     37

#define GP_WB_RX_RSSI_ANA_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_ANA_LDO_PUP_LEN     1
#define GP_WB_RX_RSSI_ANA_LDO_PUP_MASK    0x0000004000000000
#define GP_WB_RX_RSSI_ANA_LDO_PUP_LSB     38

#define GP_WB_RX_RSSI_ANA_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_ANA_LDO_RES_BYPASS_LEN     1
#define GP_WB_RX_RSSI_ANA_LDO_RES_BYPASS_MASK    0x0000008000000000
#define GP_WB_RX_RSSI_ANA_LDO_RES_BYPASS_LSB     39

#define GP_WB_RX_RSSI_CALIBR_REF_ALWAYS_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_CALIBR_REF_ALWAYS_ON_LEN     1
#define GP_WB_RX_RSSI_CALIBR_REF_ALWAYS_ON_MASK    0x0000010000000000
#define GP_WB_RX_RSSI_CALIBR_REF_ALWAYS_ON_LSB     40

#define GP_WB_RX_RSSI_DIG_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_DIG_LDO_BLEED_OFF_LEN     1
#define GP_WB_RX_RSSI_DIG_LDO_BLEED_OFF_MASK    0x0000020000000000
#define GP_WB_RX_RSSI_DIG_LDO_BLEED_OFF_LSB     41

#define GP_WB_RX_RSSI_DIG_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_DIG_LDO_PUP_LEN     1
#define GP_WB_RX_RSSI_DIG_LDO_PUP_MASK    0x0000040000000000
#define GP_WB_RX_RSSI_DIG_LDO_PUP_LSB     42

#define GP_WB_RX_RSSI_DIG_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_DIG_LDO_RES_BYPASS_LEN     1
#define GP_WB_RX_RSSI_DIG_LDO_RES_BYPASS_MASK    0x0000080000000000
#define GP_WB_RX_RSSI_DIG_LDO_RES_BYPASS_LSB     43

#define GP_WB_RX_RSSI_EXTRA_CAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_EXTRA_CAP_LEN     1
#define GP_WB_RX_RSSI_EXTRA_CAP_MASK    0x0000100000000000
#define GP_WB_RX_RSSI_EXTRA_CAP_LSB     44

#define GP_WB_RX_RSSI_REF_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_REF_LDO_PUP_LEN     1
#define GP_WB_RX_RSSI_REF_LDO_PUP_MASK    0x0000200000000000
#define GP_WB_RX_RSSI_REF_LDO_PUP_LSB     45

#define GP_WB_RX_RSSI_REF_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RSSI_REF_LDO_RES_BYPASS_LEN     1
#define GP_WB_RX_RSSI_REF_LDO_RES_BYPASS_MASK    0x0000400000000000
#define GP_WB_RX_RSSI_REF_LDO_RES_BYPASS_LSB     46

#define GP_WB_RX_RX_BPF_BIAS_FB_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_BIAS_FB_EN_LEN     1
#define GP_WB_RX_RX_BPF_BIAS_FB_EN_MASK    0x0000800000000000
#define GP_WB_RX_RX_BPF_BIAS_FB_EN_LSB     47

#define GP_WB_RX_RX_BPF_EN_RESBYPASS_N_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_EN_RESBYPASS_N_LEN     1
#define GP_WB_RX_RX_BPF_EN_RESBYPASS_N_MASK    0x0001000000000000
#define GP_WB_RX_RX_BPF_EN_RESBYPASS_N_LSB     48

#define GP_WB_RX_RX_BPF_EN_RESBYPASS_P_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_EN_RESBYPASS_P_LEN     1
#define GP_WB_RX_RX_BPF_EN_RESBYPASS_P_MASK    0x0002000000000000
#define GP_WB_RX_RX_BPF_EN_RESBYPASS_P_LSB     49

#define GP_WB_RX_RX_BPF_LDO_DIG_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_LDO_DIG_PUP_LEN     1
#define GP_WB_RX_RX_BPF_LDO_DIG_PUP_MASK    0x0004000000000000
#define GP_WB_RX_RX_BPF_LDO_DIG_PUP_LSB     50

#define GP_WB_RX_RX_BPF_OVERR_INT_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_BPF_OVERR_INT_DELAY_LEN     1
#define GP_WB_RX_RX_BPF_OVERR_INT_DELAY_MASK    0x0008000000000000
#define GP_WB_RX_RX_BPF_OVERR_INT_DELAY_LSB     51

#define GP_WB_RX_RX_DCFB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_DCFB_LEN     1
#define GP_WB_RX_RX_DCFB_MASK    0x0010000000000000
#define GP_WB_RX_RX_DCFB_LSB     52

#define GP_WB_RX_RX_LIM_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_LIM_LDO_BLEED_OFF_LEN     1
#define GP_WB_RX_RX_LIM_LDO_BLEED_OFF_MASK    0x0020000000000000
#define GP_WB_RX_RX_LIM_LDO_BLEED_OFF_LSB     53

#define GP_WB_RX_RX_LIM_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_LIM_LDO_PUP_LEN     1
#define GP_WB_RX_RX_LIM_LDO_PUP_MASK    0x0040000000000000
#define GP_WB_RX_RX_LIM_LDO_PUP_LSB     54

#define GP_WB_RX_RX_LIM_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_LIM_LDO_RES_BYPASS_LEN     1
#define GP_WB_RX_RX_LIM_LDO_RES_BYPASS_MASK    0x0080000000000000
#define GP_WB_RX_RX_LIM_LDO_RES_BYPASS_LSB     55

#define GP_WB_RX_RX_MXRDC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_MXRDC_LEN     1
#define GP_WB_RX_RX_MXRDC_MASK    0x0100000000000000
#define GP_WB_RX_RX_MXRDC_LSB     56

#define GP_WB_RX_RX_RF_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_RF_LDO_BLEED_OFF_LEN     1
#define GP_WB_RX_RX_RF_LDO_BLEED_OFF_MASK    0x0200000000000000
#define GP_WB_RX_RX_RF_LDO_BLEED_OFF_LSB     57

#define GP_WB_RX_RX_RF_LDO_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_RF_LDO_BYPASS_LEN     1
#define GP_WB_RX_RX_RF_LDO_BYPASS_MASK    0x0400000000000000
#define GP_WB_RX_RX_RF_LDO_BYPASS_LSB     58

#define GP_WB_RX_RX_RF_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x298)
#define GP_WB_RX_RX_RF_LDO_PUP_LEN     1
#define GP_WB_RX_RX_RF_LDO_PUP_MASK    0x0800000000000000
#define GP_WB_RX_RX_RF_LDO_PUP_LSB     59

#define GP_WB_RX_BT_EXP_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a0)
#define GP_WB_RX_BT_EXP_DELAY_LEN     1
#define GP_WB_RX_BT_EXP_DELAY_MASK    0xFF
#define GP_WB_RX_BT_EXP_DELAY_LSB     0

#define GP_WB_RX_RESTART_CONV_ENGINE_ON_BLE_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a1)
#define GP_WB_RX_RESTART_CONV_ENGINE_ON_BLE_TIMEOUT_LEN     1
#define GP_WB_RX_RESTART_CONV_ENGINE_ON_BLE_TIMEOUT_MASK    0x01
#define GP_WB_RX_RESTART_CONV_ENGINE_ON_BLE_TIMEOUT_LSB     0

#define GP_WB_RX_USE_TRAINING_BLE_RUNNING_ISO_EARLY_BIRDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a1)
#define GP_WB_RX_USE_TRAINING_BLE_RUNNING_ISO_EARLY_BIRDY_LEN     1
#define GP_WB_RX_USE_TRAINING_BLE_RUNNING_ISO_EARLY_BIRDY_MASK    0x02
#define GP_WB_RX_USE_TRAINING_BLE_RUNNING_ISO_EARLY_BIRDY_LSB     1

#define GP_WB_RX_RX_MODE_CHANGE_CONCURRENT_ONLY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a1)
#define GP_WB_RX_RX_MODE_CHANGE_CONCURRENT_ONLY_LEN     1
#define GP_WB_RX_RX_MODE_CHANGE_CONCURRENT_ONLY_MASK    0x04
#define GP_WB_RX_RX_MODE_CHANGE_CONCURRENT_ONLY_LSB     2

#define GP_WB_RX_PREAMBLE_THRESH_LP_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a2)
#define GP_WB_RX_PREAMBLE_THRESH_LP_MS_LEN     1
#define GP_WB_RX_PREAMBLE_THRESH_LP_MS_MASK    0x1F
#define GP_WB_RX_PREAMBLE_THRESH_LP_MS_LSB     0

#define GP_WB_RX_RSSI_THRESHOLD_BLE_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a4)
#define GP_WB_RX_RSSI_THRESHOLD_BLE_MS_LEN     1
#define GP_WB_RX_RSSI_THRESHOLD_BLE_MS_MASK    0x0000FF
#define GP_WB_RX_RSSI_THRESHOLD_BLE_MS_LSB     0

#define GP_WB_RX_RSSI_THRESHOLD_PIP_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a4)
#define GP_WB_RX_RSSI_THRESHOLD_PIP_MS_LEN     1
#define GP_WB_RX_RSSI_THRESHOLD_PIP_MS_MASK    0x00FF00
#define GP_WB_RX_RSSI_THRESHOLD_PIP_MS_LSB     8

#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a4)
#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_MS_LEN     1
#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_MS_MASK    0xFF0000
#define GP_WB_RX_RSSI_THRESHOLD_PACKET_PIP_MS_LSB     16

#define GP_WB_RX_BT_LR_AC_HYS_LEN_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a7)
#define GP_WB_RX_BT_LR_AC_HYS_LEN_MS_LEN     1
#define GP_WB_RX_BT_LR_AC_HYS_LEN_MS_MASK    0x7F
#define GP_WB_RX_BT_LR_AC_HYS_LEN_MS_LSB     0

#define GP_WB_RX_BT_LR_AC_ACTHR_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2a8)
#define GP_WB_RX_BT_LR_AC_ACTHR_MS_LEN     2
#define GP_WB_RX_BT_LR_AC_ACTHR_MS_MASK    0xFFFF
#define GP_WB_RX_BT_LR_AC_ACTHR_MS_LSB     0

#define GP_WB_RX_BT_LR_AC_CWTHR_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2aa)
#define GP_WB_RX_BT_LR_AC_CWTHR_MS_LEN     2
#define GP_WB_RX_BT_LR_AC_CWTHR_MS_MASK    0xFFFF
#define GP_WB_RX_BT_LR_AC_CWTHR_MS_LSB     0

#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ac)
#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_MS_LEN     1
#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_MS_MASK    0x1F
#define GP_WB_RX_BT_TIMEOUT_QUARD_TIMER_MS_LSB     0

#define GP_WB_RX_BT_ACEN_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ac)
#define GP_WB_RX_BT_ACEN_MS_LEN     1
#define GP_WB_RX_BT_ACEN_MS_MASK    0x20
#define GP_WB_RX_BT_ACEN_MS_LSB     5

#define GP_WB_RX_PREAMBLE_THRESH_BT_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ae)
#define GP_WB_RX_PREAMBLE_THRESH_BT_MS_LEN     2
#define GP_WB_RX_PREAMBLE_THRESH_BT_MS_MASK    0xFFFF
#define GP_WB_RX_PREAMBLE_THRESH_BT_MS_LSB     0

#define GP_WB_RX_CLR_RX_MODE_CHANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b0)
#define GP_WB_RX_CLR_RX_MODE_CHANGE_INTERRUPT_LEN     1
#define GP_WB_RX_CLR_RX_MODE_CHANGE_INTERRUPT_MASK    0x01
#define GP_WB_RX_CLR_RX_MODE_CHANGE_INTERRUPT_LSB     0

#define GP_WB_RX_UNMASKED_RX_MODE_CHANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b1)
#define GP_WB_RX_UNMASKED_RX_MODE_CHANGE_INTERRUPT_LEN     1
#define GP_WB_RX_UNMASKED_RX_MODE_CHANGE_INTERRUPT_MASK    0x01
#define GP_WB_RX_UNMASKED_RX_MODE_CHANGE_INTERRUPT_LSB     0

#define GP_WB_RX_ACTIVE_RX_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b2)
#define GP_WB_RX_ACTIVE_RX_MODE_LEN     1
#define GP_WB_RX_ACTIVE_RX_MODE_MASK    0x07
#define GP_WB_RX_ACTIVE_RX_MODE_LSB     0

#define GP_WB_RX_VALIDATION_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b3)
#define GP_WB_RX_VALIDATION_MODE_LEN     1
#define GP_WB_RX_VALIDATION_MODE_MASK    0x03
#define GP_WB_RX_VALIDATION_MODE_LSB     0

#define GP_WB_RX_ZB_DOUBLE_PRE_CORR_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b3)
#define GP_WB_RX_ZB_DOUBLE_PRE_CORR_EN_LEN     1
#define GP_WB_RX_ZB_DOUBLE_PRE_CORR_EN_MASK    0x04
#define GP_WB_RX_ZB_DOUBLE_PRE_CORR_EN_LSB     2

#define GP_WB_RX_ZB_BUFFER_DEPTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b3)
#define GP_WB_RX_ZB_BUFFER_DEPTH_LEN     1
#define GP_WB_RX_ZB_BUFFER_DEPTH_MASK    0x18
#define GP_WB_RX_ZB_BUFFER_DEPTH_LSB     3

#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b3)
#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_LEN     1
#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_MASK    0xE0
#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_LSB     5

#define GP_WB_RX_SET_CH_BLANKING_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b4)
#define GP_WB_RX_SET_CH_BLANKING_TUNE_LEN     1
#define GP_WB_RX_SET_CH_BLANKING_TUNE_MASK    0x00FF
#define GP_WB_RX_SET_CH_BLANKING_TUNE_LSB     0

#define GP_WB_RX_CLR_BPF_BLE_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b4)
#define GP_WB_RX_CLR_BPF_BLE_TUNE_LEN     1
#define GP_WB_RX_CLR_BPF_BLE_TUNE_MASK    0xFF00
#define GP_WB_RX_CLR_BPF_BLE_TUNE_LSB     8

#define GP_WB_RX_BT_BIAS_MBR_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_BT_BIAS_MBR_LEN_LEN     1
#define GP_WB_RX_BT_BIAS_MBR_LEN_MASK    0x001F
#define GP_WB_RX_BT_BIAS_MBR_LEN_LSB     0

#define GP_WB_RX_BT_BIAS_MBR_FS_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_BT_BIAS_MBR_FS_EN_LEN     1
#define GP_WB_RX_BT_BIAS_MBR_FS_EN_MASK    0x0020
#define GP_WB_RX_BT_BIAS_MBR_FS_EN_LSB     5

#define GP_WB_RX_ZB_MCH_DC_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_ZB_MCH_DC_EN_LEN     1
#define GP_WB_RX_ZB_MCH_DC_EN_MASK    0x0040
#define GP_WB_RX_ZB_MCH_DC_EN_LSB     6

#define GP_WB_RX_FOCOM_IQ_MASK_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_FOCOM_IQ_MASK_EN_LEN     1
#define GP_WB_RX_FOCOM_IQ_MASK_EN_MASK    0x0080
#define GP_WB_RX_FOCOM_IQ_MASK_EN_LSB     7

#define GP_WB_RX_ALLOW_16US_PRE_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_ALLOW_16US_PRE_DELAY_LEN     1
#define GP_WB_RX_ALLOW_16US_PRE_DELAY_MASK    0x0100
#define GP_WB_RX_ALLOW_16US_PRE_DELAY_LSB     8

#define GP_WB_RX_BT_STAY_ON_CH_IF_DATA_FAIL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_BT_STAY_ON_CH_IF_DATA_FAIL_LEN     1
#define GP_WB_RX_BT_STAY_ON_CH_IF_DATA_FAIL_MASK    0x0200
#define GP_WB_RX_BT_STAY_ON_CH_IF_DATA_FAIL_LSB     9

#define GP_WB_RX_BT_MBR_DYN_BUFFER_PTR_CORR_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b6)
#define GP_WB_RX_BT_MBR_DYN_BUFFER_PTR_CORR_EN_LEN     1
#define GP_WB_RX_BT_MBR_DYN_BUFFER_PTR_CORR_EN_MASK    0x0400
#define GP_WB_RX_BT_MBR_DYN_BUFFER_PTR_CORR_EN_LSB     10

#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b8)
#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_LEN     1
#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_MASK    0x0F
#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_LSB     0

#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2b8)
#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_MS_LEN     1
#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_MS_MASK    0xF0
#define GP_WB_RX_BT_CW_SIGNAL_DET_CNT_INIT_MS_LSB     4

#define GP_WB_RX_ALLOW_BLE_TO_HOLD_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_ALLOW_BLE_TO_HOLD_TIMEOUT_LEN     1
#define GP_WB_RX_ALLOW_BLE_TO_HOLD_TIMEOUT_MASK    0x0001
#define GP_WB_RX_ALLOW_BLE_TO_HOLD_TIMEOUT_LSB     0

#define GP_WB_RX_ALWAYS_USE_ZB_DATA_BUFFER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_ALWAYS_USE_ZB_DATA_BUFFER_LEN     1
#define GP_WB_RX_ALWAYS_USE_ZB_DATA_BUFFER_MASK    0x0002
#define GP_WB_RX_ALWAYS_USE_ZB_DATA_BUFFER_LSB     1

#define GP_WB_RX_ADD_32US_ON_LR_IN_MBR_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_ADD_32US_ON_LR_IN_MBR_MODE_LEN     1
#define GP_WB_RX_ADD_32US_ON_LR_IN_MBR_MODE_MASK    0x0004
#define GP_WB_RX_ADD_32US_ON_LR_IN_MBR_MODE_LSB     2

#define GP_WB_RX_BT_DATA_VALID_AFTER_FS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_DATA_VALID_AFTER_FS_LEN     1
#define GP_WB_RX_BT_DATA_VALID_AFTER_FS_MASK    0x0008
#define GP_WB_RX_BT_DATA_VALID_AFTER_FS_LSB     3

#define GP_WB_RX_BT_MBR_USE_DYN_BUFFER_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_MBR_USE_DYN_BUFFER_PTR_LEN     1
#define GP_WB_RX_BT_MBR_USE_DYN_BUFFER_PTR_MASK    0x0010
#define GP_WB_RX_BT_MBR_USE_DYN_BUFFER_PTR_LSB     4

#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_PREAMBLE_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_PREAMBLE_DET_LEN     1
#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_PREAMBLE_DET_MASK    0x0020
#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_PREAMBLE_DET_LSB     5

#define GP_WB_RX_BT_DATA_VALID_NO_BIAS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_DATA_VALID_NO_BIAS_LEN     1
#define GP_WB_RX_BT_DATA_VALID_NO_BIAS_MASK    0x0040
#define GP_WB_RX_BT_DATA_VALID_NO_BIAS_LSB     6

#define GP_WB_RX_BT_QUEUE_IS_EMPTY_HOLD_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_QUEUE_IS_EMPTY_HOLD_TIMEOUT_LEN     1
#define GP_WB_RX_BT_QUEUE_IS_EMPTY_HOLD_TIMEOUT_MASK    0x0080
#define GP_WB_RX_BT_QUEUE_IS_EMPTY_HOLD_TIMEOUT_LSB     7

#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_MS_LEN     1
#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_MS_MASK    0x0700
#define GP_WB_RX_BT_PRE_DET_TIME_TUNE_MS_LSB     8

#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_EARLY_BIRDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_EARLY_BIRDY_LEN     1
#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_EARLY_BIRDY_MASK    0x0800
#define GP_WB_RX_BT_MBR_STOP_TIMEOUT_ON_EARLY_BIRDY_LSB     11

#define GP_WB_RX_RESET_DLYS_WHEN_CLK_ENABLE_FOR_RESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2ba)
#define GP_WB_RX_RESET_DLYS_WHEN_CLK_ENABLE_FOR_RESET_LEN     1
#define GP_WB_RX_RESET_DLYS_WHEN_CLK_ENABLE_FOR_RESET_MASK    0x1000
#define GP_WB_RX_RESET_DLYS_WHEN_CLK_ENABLE_FOR_RESET_LSB     12

#define GP_WB_RX_FAIL_TIMEOUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2bc)
#define GP_WB_RX_FAIL_TIMEOUT_VALUE_LEN     1
#define GP_WB_RX_FAIL_TIMEOUT_VALUE_MASK    0x00FF
#define GP_WB_RX_FAIL_TIMEOUT_VALUE_LSB     0

#define GP_WB_RX_FAIL_TIMEOUT_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2bc)
#define GP_WB_RX_FAIL_TIMEOUT_EN_LEN     1
#define GP_WB_RX_FAIL_TIMEOUT_EN_MASK    0x0100
#define GP_WB_RX_FAIL_TIMEOUT_EN_LSB     8

#define GP_WB_RX_CW_DET_DEPENDS_ON_FINE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2bc)
#define GP_WB_RX_CW_DET_DEPENDS_ON_FINE_LEN     1
#define GP_WB_RX_CW_DET_DEPENDS_ON_FINE_MASK    0x0200
#define GP_WB_RX_CW_DET_DEPENDS_ON_FINE_LSB     9

#define GP_WB_RX_MAX_HOLD_RSSI2FRAMEDET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2be)
#define GP_WB_RX_MAX_HOLD_RSSI2FRAMEDET_LEN     2
#define GP_WB_RX_MAX_HOLD_RSSI2FRAMEDET_MASK    0x01FF
#define GP_WB_RX_MAX_HOLD_RSSI2FRAMEDET_LSB     0

#define GP_WB_RX_BT_LR_SIGNAL_DET_FOR_CW_CNT_INIT_MS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2c0)
#define GP_WB_RX_BT_LR_SIGNAL_DET_FOR_CW_CNT_INIT_MS_LEN     1
#define GP_WB_RX_BT_LR_SIGNAL_DET_FOR_CW_CNT_INIT_MS_MASK    0x0F
#define GP_WB_RX_BT_LR_SIGNAL_DET_FOR_CW_CNT_INIT_MS_LSB     0

#define GP_WB_RX_ZB_PACKET_FOUND_DIS_AC8_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x2c1)
#define GP_WB_RX_ZB_PACKET_FOUND_DIS_AC8_LEN     1
#define GP_WB_RX_ZB_PACKET_FOUND_DIS_AC8_MASK    0x01
#define GP_WB_RX_ZB_PACKET_FOUND_DIS_AC8_LSB     0

/***************************
 * layout: tx
 ***************************/
#define GP_WB_TX_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0300) 
#define GP_WB_TX_SIZE  0x0010
#define GP_WB_TX_MAX_MEMBER_SIZE  2

#define GP_WB_TX_FLL_LOCKED_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x300)
#define GP_WB_TX_FLL_LOCKED_OVERRULE_ENA_LEN     1
#define GP_WB_TX_FLL_LOCKED_OVERRULE_ENA_MASK    0x01
#define GP_WB_TX_FLL_LOCKED_OVERRULE_ENA_LSB     0

#define GP_WB_TX_FLL_LOCKED_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x301)
#define GP_WB_TX_FLL_LOCKED_OVERRULE_LEN     1
#define GP_WB_TX_FLL_LOCKED_OVERRULE_MASK    0x01
#define GP_WB_TX_FLL_LOCKED_OVERRULE_LSB     0

#define GP_WB_TX_FLL_LOCKED_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x302)
#define GP_WB_TX_FLL_LOCKED_STATUS_LEN     1
#define GP_WB_TX_FLL_LOCKED_STATUS_MASK    0x01
#define GP_WB_TX_FLL_LOCKED_STATUS_LSB     0

#define GP_WB_TX_EN_INV_MSK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x303)
#define GP_WB_TX_EN_INV_MSK_LEN     1
#define GP_WB_TX_EN_INV_MSK_MASK    0x01
#define GP_WB_TX_EN_INV_MSK_LSB     0

#define GP_WB_TX_EN_CONT_MOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x303)
#define GP_WB_TX_EN_CONT_MOD_LEN     1
#define GP_WB_TX_EN_CONT_MOD_MASK    0x02
#define GP_WB_TX_EN_CONT_MOD_LSB     1

#define GP_WB_TX_EN_TX_PA_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x303)
#define GP_WB_TX_EN_TX_PA_ON_LEN     1
#define GP_WB_TX_EN_TX_PA_ON_MASK    0x04
#define GP_WB_TX_EN_TX_PA_ON_LSB     2

#define GP_WB_TX_CONT_MOD_BLE_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x303)
#define GP_WB_TX_CONT_MOD_BLE_MODE_LEN     1
#define GP_WB_TX_CONT_MOD_BLE_MODE_MASK    0x08
#define GP_WB_TX_CONT_MOD_BLE_MODE_LSB     3

#define GP_WB_TX_PAEN_VAR_DELAY_CRS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x304)
#define GP_WB_TX_PAEN_VAR_DELAY_CRS_LEN     1
#define GP_WB_TX_PAEN_VAR_DELAY_CRS_MASK    0xFF
#define GP_WB_TX_PAEN_VAR_DELAY_CRS_LSB     0

#define GP_WB_TX_PAEN_VAR_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x305)
#define GP_WB_TX_PAEN_VAR_DELAY_LEN     1
#define GP_WB_TX_PAEN_VAR_DELAY_MASK    0xFF
#define GP_WB_TX_PAEN_VAR_DELAY_LSB     0

#define GP_WB_TX_TXEN_VAR_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x306)
#define GP_WB_TX_TXEN_VAR_DELAY_LEN     1
#define GP_WB_TX_TXEN_VAR_DELAY_MASK    0xFF
#define GP_WB_TX_TXEN_VAR_DELAY_LSB     0

#define GP_WB_TX_TX_PA_BIASTRIM_MULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x307)
#define GP_WB_TX_TX_PA_BIASTRIM_MULT_LEN     1
#define GP_WB_TX_TX_PA_BIASTRIM_MULT_MASK    0x03
#define GP_WB_TX_TX_PA_BIASTRIM_MULT_LSB     0

#define GP_WB_TX_TX_RF_P_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x308)
#define GP_WB_TX_TX_RF_P_PUP_LEN     1
#define GP_WB_TX_TX_RF_P_PUP_MASK    0x01
#define GP_WB_TX_TX_RF_P_PUP_LSB     0

#define GP_WB_TX_TX_RF_N_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x308)
#define GP_WB_TX_TX_RF_N_PUP_LEN     1
#define GP_WB_TX_TX_RF_N_PUP_MASK    0x02
#define GP_WB_TX_TX_RF_N_PUP_LSB     1

#define GP_WB_TX_PA_SLOPE_ZB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x309)
#define GP_WB_TX_PA_SLOPE_ZB_LEN     1
#define GP_WB_TX_PA_SLOPE_ZB_MASK    0x07
#define GP_WB_TX_PA_SLOPE_ZB_LSB     0

#define GP_WB_TX_PA_SLOPE_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x309)
#define GP_WB_TX_PA_SLOPE_BLE_LEN     1
#define GP_WB_TX_PA_SLOPE_BLE_MASK    0x38
#define GP_WB_TX_PA_SLOPE_BLE_LSB     3

#define GP_WB_TX_FLL_START_OF_RAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x309)
#define GP_WB_TX_FLL_START_OF_RAMP_LEN     1
#define GP_WB_TX_FLL_START_OF_RAMP_MASK    0x40
#define GP_WB_TX_FLL_START_OF_RAMP_LSB     6

#define GP_WB_TX_ENABLE_EXTERNAL_PA_BIASING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x309)
#define GP_WB_TX_ENABLE_EXTERNAL_PA_BIASING_LEN     1
#define GP_WB_TX_ENABLE_EXTERNAL_PA_BIASING_MASK    0x80
#define GP_WB_TX_ENABLE_EXTERNAL_PA_BIASING_LSB     7

#define GP_WB_TX_TX_ANTSEL_INT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30a)
#define GP_WB_TX_TX_ANTSEL_INT_LEN     1
#define GP_WB_TX_TX_ANTSEL_INT_MASK    0x03
#define GP_WB_TX_TX_ANTSEL_INT_LSB     0

#define GP_WB_TX_TX_ANTSEL_EXT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30a)
#define GP_WB_TX_TX_ANTSEL_EXT_LEN     1
#define GP_WB_TX_TX_ANTSEL_EXT_MASK    0x0C
#define GP_WB_TX_TX_ANTSEL_EXT_LSB     2

#define GP_WB_TX_TX_ANT_EXT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30b)
#define GP_WB_TX_TX_ANT_EXT_0_LEN     1
#define GP_WB_TX_TX_ANT_EXT_0_MASK    0x0F
#define GP_WB_TX_TX_ANT_EXT_0_LSB     0

#define GP_WB_TX_TX_ANT_EXT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30b)
#define GP_WB_TX_TX_ANT_EXT_1_LEN     1
#define GP_WB_TX_TX_ANT_EXT_1_MASK    0xF0
#define GP_WB_TX_TX_ANT_EXT_1_LSB     4

#define GP_WB_TX_TX_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30c)
#define GP_WB_TX_TX_LDO_REFBITS_LEN     1
#define GP_WB_TX_TX_LDO_REFBITS_MASK    0x0F
#define GP_WB_TX_TX_LDO_REFBITS_LSB     0

#define GP_WB_TX_TX_DCA_N_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_DCA_N_LEN     1
#define GP_WB_TX_TX_DCA_N_MASK    0x0007
#define GP_WB_TX_TX_DCA_N_LSB     0

#define GP_WB_TX_TX_DCA_P_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_DCA_P_LEN     1
#define GP_WB_TX_TX_DCA_P_MASK    0x0038
#define GP_WB_TX_TX_DCA_P_LSB     3

#define GP_WB_TX_TX_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_LDO_BLEED_OFF_LEN     1
#define GP_WB_TX_TX_LDO_BLEED_OFF_MASK    0x0040
#define GP_WB_TX_TX_LDO_BLEED_OFF_LSB     6

#define GP_WB_TX_TX_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_LDO_PUP_LEN     1
#define GP_WB_TX_TX_LDO_PUP_MASK    0x0080
#define GP_WB_TX_TX_LDO_PUP_LSB     7

#define GP_WB_TX_TX_PA_BIASTRIM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_PA_BIASTRIM_LEN     1
#define GP_WB_TX_TX_PA_BIASTRIM_MASK    0x0700
#define GP_WB_TX_TX_PA_BIASTRIM_LSB     8

#define GP_WB_TX_TX_PEAK_LVL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_PEAK_LVL_LEN     1
#define GP_WB_TX_TX_PEAK_LVL_MASK    0x3800
#define GP_WB_TX_TX_PEAK_LVL_LSB     11

#define GP_WB_TX_TX_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x30e)
#define GP_WB_TX_TX_LDO_RES_BYPASS_LEN     1
#define GP_WB_TX_TX_LDO_RES_BYPASS_MASK    0x4000
#define GP_WB_TX_TX_LDO_RES_BYPASS_LSB     14

/***************************
 * layout: rib
 ***************************/
#define GP_WB_RIB_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0400) 
#define GP_WB_RIB_SIZE  0x0055
#define GP_WB_RIB_MAX_MEMBER_SIZE  8

#define GP_WB_RIB_RX_PBM_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x400)
#define GP_WB_RIB_RX_PBM_PTR_LEN     1
#define GP_WB_RIB_RX_PBM_PTR_MASK    0x1F
#define GP_WB_RIB_RX_PBM_PTR_LSB     0

#define GP_WB_RIB_RX_PBM_PTR_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x400)
#define GP_WB_RIB_RX_PBM_PTR_VALID_LEN     1
#define GP_WB_RIB_RX_PBM_PTR_VALID_MASK    0x20
#define GP_WB_RIB_RX_PBM_PTR_VALID_LSB     5

#define GP_WB_RIB_ACK_PBM_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x401)
#define GP_WB_RIB_ACK_PBM_PTR_LEN     1
#define GP_WB_RIB_ACK_PBM_PTR_MASK    0x1F
#define GP_WB_RIB_ACK_PBM_PTR_LSB     0

#define GP_WB_RIB_OFF2TX_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x402)
#define GP_WB_RIB_OFF2TX_DELAY_LEN     1
#define GP_WB_RIB_OFF2TX_DELAY_MASK    0x1F
#define GP_WB_RIB_OFF2TX_DELAY_LSB     0

#define GP_WB_RIB_OFF2RX_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x403)
#define GP_WB_RIB_OFF2RX_DELAY_LEN     1
#define GP_WB_RIB_OFF2RX_DELAY_MASK    0x1F
#define GP_WB_RIB_OFF2RX_DELAY_LSB     0

#define GP_WB_RIB_CAL_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x404)
#define GP_WB_RIB_CAL_DELAY_LEN     1
#define GP_WB_RIB_CAL_DELAY_MASK    0xFF
#define GP_WB_RIB_CAL_DELAY_LSB     0

#define GP_WB_RIB_PHY_RX_PROCESSING_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x405)
#define GP_WB_RIB_PHY_RX_PROCESSING_DELAY_LEN     1
#define GP_WB_RIB_PHY_RX_PROCESSING_DELAY_MASK    0xFF
#define GP_WB_RIB_PHY_RX_PROCESSING_DELAY_LSB     0

#define GP_WB_RIB_ACK_TURNAROUND_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x406)
#define GP_WB_RIB_ACK_TURNAROUND_LEN     1
#define GP_WB_RIB_ACK_TURNAROUND_MASK    0x0F
#define GP_WB_RIB_ACK_TURNAROUND_LSB     0

#define GP_WB_RIB_ACK_TIMEOUT_ON_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x406)
#define GP_WB_RIB_ACK_TIMEOUT_ON_START_LEN     1
#define GP_WB_RIB_ACK_TIMEOUT_ON_START_MASK    0x10
#define GP_WB_RIB_ACK_TIMEOUT_ON_START_LSB     4

#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x406)
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_LEN     1
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_MASK    0x20
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_RX_TO_TXACK_LSB     5

#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x406)
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_LEN     1
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_MASK    0x40
#define GP_WB_RIB_DONT_DISABLE_RADIO_FOR_TX_TO_RXACK_LSB     6

#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_ACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x406)
#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_ACK_LEN     1
#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_ACK_MASK    0x80
#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_ACK_LSB     7

#define GP_WB_RIB_ACK_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x407)
#define GP_WB_RIB_ACK_TIMEOUT_LEN     1
#define GP_WB_RIB_ACK_TIMEOUT_MASK    0x3F
#define GP_WB_RIB_ACK_TIMEOUT_LSB     0

#define GP_WB_RIB_IFS_LENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x408)
#define GP_WB_RIB_IFS_LENGTH_LEN     1
#define GP_WB_RIB_IFS_LENGTH_MASK    0x3F
#define GP_WB_RIB_IFS_LENGTH_LSB     0

#define GP_WB_RIB_IFS_SKIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x408)
#define GP_WB_RIB_IFS_SKIP_LEN     1
#define GP_WB_RIB_IFS_SKIP_MASK    0x40
#define GP_WB_RIB_IFS_SKIP_LSB     6

#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x408)
#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_LEN     1
#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_MASK    0x80
#define GP_WB_RIB_IFS_AFTER_TX_ACK_SKIP_LSB     7

#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x409)
#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_LEN     1
#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_MASK    0x01
#define GP_WB_RIB_DISABLE_RADIO_WHEN_NO_FREE_PBM_LSB     0

#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x409)
#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_LEN     1
#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_MASK    0x02
#define GP_WB_RIB_RESTART_PACKET_DET_WHEN_PIP_LSB     1

#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x409)
#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_LEN     1
#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_MASK    0x04
#define GP_WB_RIB_DISABLE_TRC_CLK_GATING_LSB     2

#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_RX_WINDOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x409)
#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_RX_WINDOW_LEN     1
#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_RX_WINDOW_MASK    0x08
#define GP_WB_RIB_USE_SINGLE_CHANNEL_FOR_RX_WINDOW_LSB     3

#define GP_WB_RIB_ENABLE_TX_PHY_ABORT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x409)
#define GP_WB_RIB_ENABLE_TX_PHY_ABORT_LEN     1
#define GP_WB_RIB_ENABLE_TX_PHY_ABORT_MASK    0x10
#define GP_WB_RIB_ENABLE_TX_PHY_ABORT_LSB     4

#define GP_WB_RIB_ALLOW_TX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x409)
#define GP_WB_RIB_ALLOW_TX_LEN     1
#define GP_WB_RIB_ALLOW_TX_MASK    0x20
#define GP_WB_RIB_ALLOW_TX_LSB     5

#define GP_WB_RIB_STOP_TX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40a)
#define GP_WB_RIB_STOP_TX_LEN     1
#define GP_WB_RIB_STOP_TX_MASK    0x01
#define GP_WB_RIB_STOP_TX_LSB     0

#define GP_WB_RIB_STOP_RX_ACK_WINDOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40a)
#define GP_WB_RIB_STOP_RX_ACK_WINDOW_LEN     1
#define GP_WB_RIB_STOP_RX_ACK_WINDOW_MASK    0x02
#define GP_WB_RIB_STOP_RX_ACK_WINDOW_LSB     1

#define GP_WB_RIB_RESTART_PACKET_DET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40a)
#define GP_WB_RIB_RESTART_PACKET_DET_LEN     1
#define GP_WB_RIB_RESTART_PACKET_DET_MASK    0x04
#define GP_WB_RIB_RESTART_PACKET_DET_LSB     2

#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40a)
#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_LEN     1
#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_MASK    0x08
#define GP_WB_RIB_CHANNEL_CHANGE_REQUEST_LSB     3

#define GP_WB_RIB_START_WINDOW_REQUEST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40a)
#define GP_WB_RIB_START_WINDOW_REQUEST_LEN     1
#define GP_WB_RIB_START_WINDOW_REQUEST_MASK    0x10
#define GP_WB_RIB_START_WINDOW_REQUEST_LSB     4

#define GP_WB_RIB_STOP_WINDOW_REQUEST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40a)
#define GP_WB_RIB_STOP_WINDOW_REQUEST_LEN     1
#define GP_WB_RIB_STOP_WINDOW_REQUEST_MASK    0x20
#define GP_WB_RIB_STOP_WINDOW_REQUEST_LSB     5

#define GP_WB_RIB_CHANNEL_NR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40c)
#define GP_WB_RIB_CHANNEL_NR_LEN     1
#define GP_WB_RIB_CHANNEL_NR_MASK    0x003F
#define GP_WB_RIB_CHANNEL_NR_LSB     0

#define GP_WB_RIB_CHANNEL_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40c)
#define GP_WB_RIB_CHANNEL_IDX_LEN     1
#define GP_WB_RIB_CHANNEL_IDX_MASK    0x0700
#define GP_WB_RIB_CHANNEL_IDX_LSB     8

#define GP_WB_RIB_START_TIMESTAMP_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x40c)
#define GP_WB_RIB_START_TIMESTAMP_VALID_LEN     1
#define GP_WB_RIB_START_TIMESTAMP_VALID_MASK    0x0800
#define GP_WB_RIB_START_TIMESTAMP_VALID_LSB     11

#define GP_WB_RIB_START_TIMESTAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x410)
#define GP_WB_RIB_START_TIMESTAMP_LEN     4
#define GP_WB_RIB_START_TIMESTAMP_MASK    0x00000000FFFFFFFF
#define GP_WB_RIB_START_TIMESTAMP_LSB     0

#define GP_WB_RIB_END_TIMESTAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x410)
#define GP_WB_RIB_END_TIMESTAMP_LEN     4
#define GP_WB_RIB_END_TIMESTAMP_MASK    0xFFFFFFFF00000000
#define GP_WB_RIB_END_TIMESTAMP_LSB     32

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_MASK    0x01
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH0_LSB     0

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_MASK    0x3F
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH_LSB     0

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_MASK    0x02
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH1_LSB     1

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_MASK    0x04
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH2_LSB     2

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_MASK    0x08
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH3_LSB     3

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_MASK    0x10
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH4_LSB     4

#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x418)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_MASK    0x20
#define GP_WB_RIB_RX_ON_WHEN_IDLE_CH5_LSB     5

#define GP_WB_RIB_IS_BLE_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x419)
#define GP_WB_RIB_IS_BLE_CH0_LEN     1
#define GP_WB_RIB_IS_BLE_CH0_MASK    0x01
#define GP_WB_RIB_IS_BLE_CH0_LSB     0

#define GP_WB_RIB_IS_BLE_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x419)
#define GP_WB_RIB_IS_BLE_CH1_LEN     1
#define GP_WB_RIB_IS_BLE_CH1_MASK    0x02
#define GP_WB_RIB_IS_BLE_CH1_LSB     1

#define GP_WB_RIB_IS_BLE_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x419)
#define GP_WB_RIB_IS_BLE_CH2_LEN     1
#define GP_WB_RIB_IS_BLE_CH2_MASK    0x04
#define GP_WB_RIB_IS_BLE_CH2_LSB     2

#define GP_WB_RIB_IS_BLE_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x419)
#define GP_WB_RIB_IS_BLE_CH3_LEN     1
#define GP_WB_RIB_IS_BLE_CH3_MASK    0x08
#define GP_WB_RIB_IS_BLE_CH3_LSB     3

#define GP_WB_RIB_IS_BLE_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x419)
#define GP_WB_RIB_IS_BLE_CH4_LEN     1
#define GP_WB_RIB_IS_BLE_CH4_MASK    0x10
#define GP_WB_RIB_IS_BLE_CH4_LSB     4

#define GP_WB_RIB_IS_BLE_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x419)
#define GP_WB_RIB_IS_BLE_CH5_LEN     1
#define GP_WB_RIB_IS_BLE_CH5_MASK    0x20
#define GP_WB_RIB_IS_BLE_CH5_LSB     5

#define GP_WB_RIB_RX_PBM_PTR_CLR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41a)
#define GP_WB_RIB_RX_PBM_PTR_CLR_LEN     1
#define GP_WB_RIB_RX_PBM_PTR_CLR_MASK    0x01
#define GP_WB_RIB_RX_PBM_PTR_CLR_LSB     0

#define GP_WB_RIB_ENABLE_RX_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_ENABLE_RX_ON_LEN     1
#define GP_WB_RIB_ENABLE_RX_ON_MASK    0x0001
#define GP_WB_RIB_ENABLE_RX_ON_LSB     0

#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_LEN     1
#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_MASK    0x0002
#define GP_WB_RIB_RX_ON_WHEN_IDLE_SET_LSB     1

#define GP_WB_RIB_RX_ON_RUN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_RX_ON_RUN_LEN     1
#define GP_WB_RIB_RX_ON_RUN_MASK    0x0004
#define GP_WB_RIB_RX_ON_RUN_LSB     2

#define GP_WB_RIB_CCA_RUN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_CCA_RUN_LEN     1
#define GP_WB_RIB_CCA_RUN_MASK    0x0008
#define GP_WB_RIB_CCA_RUN_LSB     3

#define GP_WB_RIB_ES_RX_ON_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_ES_RX_ON_0_LEN     1
#define GP_WB_RIB_ES_RX_ON_0_MASK    0x0010
#define GP_WB_RIB_ES_RX_ON_0_LSB     4

#define GP_WB_RIB_ES_RX_ON_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_ES_RX_ON_1_LEN     1
#define GP_WB_RIB_ES_RX_ON_1_MASK    0x0020
#define GP_WB_RIB_ES_RX_ON_1_LSB     5

#define GP_WB_RIB_ES_RX_ON_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_ES_RX_ON_2_LEN     1
#define GP_WB_RIB_ES_RX_ON_2_MASK    0x0040
#define GP_WB_RIB_ES_RX_ON_2_LSB     6

#define GP_WB_RIB_ES_RX_ON_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_ES_RX_ON_3_LEN     1
#define GP_WB_RIB_ES_RX_ON_3_MASK    0x0080
#define GP_WB_RIB_ES_RX_ON_3_LSB     7

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_MASK    0x3F00
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_LSB     8

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH0_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH0_MASK    0x0100
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH0_LSB     8

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH1_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH1_MASK    0x0200
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH1_LSB     9

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH2_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH2_MASK    0x0400
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH2_LSB     10

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH3_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH3_MASK    0x0800
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH3_LSB     11

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH4_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH4_MASK    0x1000
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH4_LSB     12

#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x41c)
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH5_LEN     1
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH5_MASK    0x2000
#define GP_WB_RIB_DIRECT_RX_WINDOW_ON_CH5_LSB     13

#define GP_WB_RIB_RX_ON_CNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x420)
#define GP_WB_RIB_RX_ON_CNT_LEN     3
#define GP_WB_RIB_RX_ON_CNT_MASK    0xFFFFFF
#define GP_WB_RIB_RX_ON_CNT_LSB     0

#define GP_WB_RIB_CSMA_FORCE_FAIL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x423)
#define GP_WB_RIB_CSMA_FORCE_FAIL_LEN     1
#define GP_WB_RIB_CSMA_FORCE_FAIL_MASK    0x01
#define GP_WB_RIB_CSMA_FORCE_FAIL_LSB     0

#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_MASK    0x000001
#define GP_WB_RIB_UNMASKED_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_MASK    0x000002
#define GP_WB_RIB_UNMASKED_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_MASK    0x000004
#define GP_WB_RIB_UNMASKED_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x000008
#define GP_WB_RIB_UNMASKED_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_RIB_UNMASKED_TX_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_TX_DONE_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_TX_DONE_INTERRUPT_MASK    0x000010
#define GP_WB_RIB_UNMASKED_TX_DONE_INTERRUPT_LSB     4

#define GP_WB_RIB_UNMASKED_MSG_REQ_WHILE_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_MSG_REQ_WHILE_BUSY_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_MSG_REQ_WHILE_BUSY_INTERRUPT_MASK    0x000020
#define GP_WB_RIB_UNMASKED_MSG_REQ_WHILE_BUSY_INTERRUPT_LSB     5

#define GP_WB_RIB_UNMASKED_CAL_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_INTERRUPTS_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_INTERRUPTS_MASK    0x003F00
#define GP_WB_RIB_UNMASKED_CAL_DONE_INTERRUPTS_LSB     8

#define GP_WB_RIB_UNMASKED_CAL_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH0_INTERRUPT_MASK    0x000100
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH0_INTERRUPT_LSB     8

#define GP_WB_RIB_UNMASKED_CAL_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH1_INTERRUPT_MASK    0x000200
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH1_INTERRUPT_LSB     9

#define GP_WB_RIB_UNMASKED_CAL_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH2_INTERRUPT_MASK    0x000400
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH2_INTERRUPT_LSB     10

#define GP_WB_RIB_UNMASKED_CAL_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH3_INTERRUPT_MASK    0x000800
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH3_INTERRUPT_LSB     11

#define GP_WB_RIB_UNMASKED_CAL_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH4_INTERRUPT_MASK    0x001000
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH4_INTERRUPT_LSB     12

#define GP_WB_RIB_UNMASKED_CAL_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH5_INTERRUPT_MASK    0x002000
#define GP_WB_RIB_UNMASKED_CAL_DONE_CH5_INTERRUPT_LSB     13

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_INTERRUPTS_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_INTERRUPTS_MASK    0x3F0000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_INTERRUPTS_LSB     16

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH0_INTERRUPT_MASK    0x010000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH0_INTERRUPT_LSB     16

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH1_INTERRUPT_MASK    0x020000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH1_INTERRUPT_LSB     17

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH2_INTERRUPT_MASK    0x040000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH2_INTERRUPT_LSB     18

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH3_INTERRUPT_MASK    0x080000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH3_INTERRUPT_LSB     19

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH4_INTERRUPT_MASK    0x100000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH4_INTERRUPT_LSB     20

#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x424)
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH5_INTERRUPT_MASK    0x200000
#define GP_WB_RIB_UNMASKED_RX_WINDOW_DONE_CH5_INTERRUPT_LSB     21

#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_MASK    0x000001
#define GP_WB_RIB_CLR_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_MASK    0x000002
#define GP_WB_RIB_CLR_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_MASK    0x000004
#define GP_WB_RIB_CLR_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x000008
#define GP_WB_RIB_CLR_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_RIB_CLR_TX_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_TX_DONE_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_TX_DONE_INTERRUPT_MASK    0x000010
#define GP_WB_RIB_CLR_TX_DONE_INTERRUPT_LSB     4

#define GP_WB_RIB_CLR_MSG_REQ_WHILE_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_MSG_REQ_WHILE_BUSY_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_MSG_REQ_WHILE_BUSY_INTERRUPT_MASK    0x000020
#define GP_WB_RIB_CLR_MSG_REQ_WHILE_BUSY_INTERRUPT_LSB     5

#define GP_WB_RIB_CLR_CAL_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_INTERRUPTS_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_INTERRUPTS_MASK    0x003F00
#define GP_WB_RIB_CLR_CAL_DONE_INTERRUPTS_LSB     8

#define GP_WB_RIB_CLR_CAL_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_CH0_INTERRUPT_MASK    0x000100
#define GP_WB_RIB_CLR_CAL_DONE_CH0_INTERRUPT_LSB     8

#define GP_WB_RIB_CLR_CAL_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_CH1_INTERRUPT_MASK    0x000200
#define GP_WB_RIB_CLR_CAL_DONE_CH1_INTERRUPT_LSB     9

#define GP_WB_RIB_CLR_CAL_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_CH2_INTERRUPT_MASK    0x000400
#define GP_WB_RIB_CLR_CAL_DONE_CH2_INTERRUPT_LSB     10

#define GP_WB_RIB_CLR_CAL_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_CH3_INTERRUPT_MASK    0x000800
#define GP_WB_RIB_CLR_CAL_DONE_CH3_INTERRUPT_LSB     11

#define GP_WB_RIB_CLR_CAL_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_CH4_INTERRUPT_MASK    0x001000
#define GP_WB_RIB_CLR_CAL_DONE_CH4_INTERRUPT_LSB     12

#define GP_WB_RIB_CLR_CAL_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_CAL_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_CAL_DONE_CH5_INTERRUPT_MASK    0x002000
#define GP_WB_RIB_CLR_CAL_DONE_CH5_INTERRUPT_LSB     13

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_INTERRUPTS_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_INTERRUPTS_MASK    0x3F0000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_INTERRUPTS_LSB     16

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH0_INTERRUPT_MASK    0x010000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH0_INTERRUPT_LSB     16

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH1_INTERRUPT_MASK    0x020000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH1_INTERRUPT_LSB     17

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH2_INTERRUPT_MASK    0x040000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH2_INTERRUPT_LSB     18

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH3_INTERRUPT_MASK    0x080000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH3_INTERRUPT_LSB     19

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH4_INTERRUPT_MASK    0x100000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH4_INTERRUPT_LSB     20

#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x428)
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH5_INTERRUPT_MASK    0x200000
#define GP_WB_RIB_CLR_RX_WINDOW_DONE_CH5_INTERRUPT_LSB     21

#define GP_WB_RIB_TRC_STATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x42b)
#define GP_WB_RIB_TRC_STATE_LEN     1
#define GP_WB_RIB_TRC_STATE_MASK    0x3F
#define GP_WB_RIB_TRC_STATE_LSB     0

#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x42c)
#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_LEN     1
#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_MASK    0xFF
#define GP_WB_RIB_DST_PAN_ID_TABLE_SIZE_LSB     0

#define GP_WB_RIB_TX_SEQ_NUMBER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x42d)
#define GP_WB_RIB_TX_SEQ_NUMBER_LEN     1
#define GP_WB_RIB_TX_SEQ_NUMBER_MASK    0xFF
#define GP_WB_RIB_TX_SEQ_NUMBER_LSB     0

#define GP_WB_RIB_TX_MSG_REQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x42e)
#define GP_WB_RIB_TX_MSG_REQ_LEN     1
#define GP_WB_RIB_TX_MSG_REQ_MASK    0x01
#define GP_WB_RIB_TX_MSG_REQ_LSB     0

#define GP_WB_RIB_TX_PBM_INDEX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x42f)
#define GP_WB_RIB_TX_PBM_INDEX_LEN     1
#define GP_WB_RIB_TX_PBM_INDEX_MASK    0x1F
#define GP_WB_RIB_TX_PBM_INDEX_LSB     0

#define GP_WB_RIB_TX_RETURN_CODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x430)
#define GP_WB_RIB_TX_RETURN_CODE_LEN     1
#define GP_WB_RIB_TX_RETURN_CODE_MASK    0x0F
#define GP_WB_RIB_TX_RETURN_CODE_LSB     0

#define GP_WB_RIB_TX_TIMESTAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x434)
#define GP_WB_RIB_TX_TIMESTAMP_LEN     4
#define GP_WB_RIB_TX_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_RIB_TX_TIMESTAMP_LSB     0

#define GP_WB_RIB_TX_FRAME_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x438)
#define GP_WB_RIB_TX_FRAME_PTR_LEN     2
#define GP_WB_RIB_TX_FRAME_PTR_MASK    0x01FF
#define GP_WB_RIB_TX_FRAME_PTR_LSB     0

#define GP_WB_RIB_TX_FRAME_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43a)
#define GP_WB_RIB_TX_FRAME_LEN_LEN     2
#define GP_WB_RIB_TX_FRAME_LEN_MASK    0x01FF
#define GP_WB_RIB_TX_FRAME_LEN_LSB     0

#define GP_WB_RIB_TX_CHANNEL_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43c)
#define GP_WB_RIB_TX_CHANNEL_IDX_LEN     1
#define GP_WB_RIB_TX_CHANNEL_IDX_MASK    0x000007
#define GP_WB_RIB_TX_CHANNEL_IDX_LSB     0

#define GP_WB_RIB_TX_CHANNEL_CH0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43c)
#define GP_WB_RIB_TX_CHANNEL_CH0_LEN     1
#define GP_WB_RIB_TX_CHANNEL_CH0_MASK    0x003F00
#define GP_WB_RIB_TX_CHANNEL_CH0_LSB     8

#define GP_WB_RIB_TX_CHANNEL_CH1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43c)
#define GP_WB_RIB_TX_CHANNEL_CH1_LEN     1
#define GP_WB_RIB_TX_CHANNEL_CH1_MASK    0x3F0000
#define GP_WB_RIB_TX_CHANNEL_CH1_LSB     16

#define GP_WB_RIB_TX_SKIP_CAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_SKIP_CAL_LEN     1
#define GP_WB_RIB_TX_SKIP_CAL_MASK    0x01
#define GP_WB_RIB_TX_SKIP_CAL_LSB     0

#define GP_WB_RIB_TX_CHANNEL_CH0_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_CHANNEL_CH0_EN_LEN     1
#define GP_WB_RIB_TX_CHANNEL_CH0_EN_MASK    0x02
#define GP_WB_RIB_TX_CHANNEL_CH0_EN_LSB     1

#define GP_WB_RIB_TX_CHANNEL_CH1_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_CHANNEL_CH1_EN_LEN     1
#define GP_WB_RIB_TX_CHANNEL_CH1_EN_MASK    0x04
#define GP_WB_RIB_TX_CHANNEL_CH1_EN_LSB     2

#define GP_WB_RIB_TX_INTERRUPT_RX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_INTERRUPT_RX_LEN     1
#define GP_WB_RIB_TX_INTERRUPT_RX_MASK    0x08
#define GP_WB_RIB_TX_INTERRUPT_RX_LSB     3

#define GP_WB_RIB_TX_IF_TOO_LATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_IF_TOO_LATE_LEN     1
#define GP_WB_RIB_TX_IF_TOO_LATE_MASK    0x10
#define GP_WB_RIB_TX_IF_TOO_LATE_LSB     4

#define GP_WB_RIB_TX_ON_TIMESTAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_ON_TIMESTAMP_LEN     1
#define GP_WB_RIB_TX_ON_TIMESTAMP_MASK    0x20
#define GP_WB_RIB_TX_ON_TIMESTAMP_LSB     5

#define GP_WB_RIB_TX_FCS_INSERT_DIS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_FCS_INSERT_DIS_LEN     1
#define GP_WB_RIB_TX_FCS_INSERT_DIS_MASK    0x40
#define GP_WB_RIB_TX_FCS_INSERT_DIS_LSB     6

#define GP_WB_RIB_TX_WHITENING_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x43f)
#define GP_WB_RIB_TX_WHITENING_ENABLE_LEN     1
#define GP_WB_RIB_TX_WHITENING_ENABLE_MASK    0x80
#define GP_WB_RIB_TX_WHITENING_ENABLE_LSB     7

#define GP_WB_RIB_TX_MODE_CTRL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x440)
#define GP_WB_RIB_TX_MODE_CTRL_LEN     1
#define GP_WB_RIB_TX_MODE_CTRL_MASK    0x0F
#define GP_WB_RIB_TX_MODE_CTRL_LSB     0

#define GP_WB_RIB_TX_EXT_ANTENNA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x440)
#define GP_WB_RIB_TX_EXT_ANTENNA_LEN     1
#define GP_WB_RIB_TX_EXT_ANTENNA_MASK    0xF0
#define GP_WB_RIB_TX_EXT_ANTENNA_LSB     4

#define GP_WB_RIB_TX_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x441)
#define GP_WB_RIB_TX_POWER_LEN     1
#define GP_WB_RIB_TX_POWER_MASK    0x3F
#define GP_WB_RIB_TX_POWER_LSB     0

#define GP_WB_RIB_TX_PA_LOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x441)
#define GP_WB_RIB_TX_PA_LOW_LEN     1
#define GP_WB_RIB_TX_PA_LOW_MASK    0x40
#define GP_WB_RIB_TX_PA_LOW_LSB     6

#define GP_WB_RIB_TX_PA_ULTRA_LOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x441)
#define GP_WB_RIB_TX_PA_ULTRA_LOW_LEN     1
#define GP_WB_RIB_TX_PA_ULTRA_LOW_MASK    0x80
#define GP_WB_RIB_TX_PA_ULTRA_LOW_LSB     7

#define GP_WB_RIB_TX_SUPPLEMENTAL_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x442)
#define GP_WB_RIB_TX_SUPPLEMENTAL_LEN_LEN     1
#define GP_WB_RIB_TX_SUPPLEMENTAL_LEN_MASK    0xFF
#define GP_WB_RIB_TX_SUPPLEMENTAL_LEN_LSB     0

#define GP_WB_RIB_TX_SUPPLEMENTAL_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x443)
#define GP_WB_RIB_TX_SUPPLEMENTAL_INVERT_LEN     1
#define GP_WB_RIB_TX_SUPPLEMENTAL_INVERT_MASK    0x01
#define GP_WB_RIB_TX_SUPPLEMENTAL_INVERT_LSB     0

#define GP_WB_RIB_TX_PHY_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x444)
#define GP_WB_RIB_TX_PHY_MODE_LEN     1
#define GP_WB_RIB_TX_PHY_MODE_MASK    0x03
#define GP_WB_RIB_TX_PHY_MODE_LSB     0

#define GP_WB_RIB_TX_PREAMBLE_SYMBOL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x446)
#define GP_WB_RIB_TX_PREAMBLE_SYMBOL_LEN     1
#define GP_WB_RIB_TX_PREAMBLE_SYMBOL_MASK    0x00FF
#define GP_WB_RIB_TX_PREAMBLE_SYMBOL_LSB     0

#define GP_WB_RIB_TX_PREAMBLE_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x446)
#define GP_WB_RIB_TX_PREAMBLE_LEN_LEN     1
#define GP_WB_RIB_TX_PREAMBLE_LEN_MASK    0x0F00
#define GP_WB_RIB_TX_PREAMBLE_LEN_LSB     8

#define GP_WB_RIB_TX_WHITENING_START_BYTE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x448)
#define GP_WB_RIB_TX_WHITENING_START_BYTE_LEN     1
#define GP_WB_RIB_TX_WHITENING_START_BYTE_MASK    0x000F
#define GP_WB_RIB_TX_WHITENING_START_BYTE_LSB     0

#define GP_WB_RIB_TX_CRC_START_BYTE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x448)
#define GP_WB_RIB_TX_CRC_START_BYTE_LEN     1
#define GP_WB_RIB_TX_CRC_START_BYTE_MASK    0x00F0
#define GP_WB_RIB_TX_CRC_START_BYTE_LSB     4

#define GP_WB_RIB_TX_LR_ENCODE_START_BYTE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x448)
#define GP_WB_RIB_TX_LR_ENCODE_START_BYTE_LEN     1
#define GP_WB_RIB_TX_LR_ENCODE_START_BYTE_MASK    0x1F00
#define GP_WB_RIB_TX_LR_ENCODE_START_BYTE_LSB     8

#define GP_WB_RIB_TX_ANTENNA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x44b)
#define GP_WB_RIB_TX_ANTENNA_LEN     1
#define GP_WB_RIB_TX_ANTENNA_MASK    0x01
#define GP_WB_RIB_TX_ANTENNA_LSB     0

#define GP_WB_RIB_TX_WHITENING_INIT_REV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x44c)
#define GP_WB_RIB_TX_WHITENING_INIT_REV_LEN     1
#define GP_WB_RIB_TX_WHITENING_INIT_REV_MASK    0x7F
#define GP_WB_RIB_TX_WHITENING_INIT_REV_LSB     0

#define GP_WB_RIB_TX_FCS_INIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x450)
#define GP_WB_RIB_TX_FCS_INIT_LEN     3
#define GP_WB_RIB_TX_FCS_INIT_MASK    0xFFFFFF
#define GP_WB_RIB_TX_FCS_INIT_LSB     0

#define GP_WB_RIB_RETAIN_GRANT_ON_TRC_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x453)
#define GP_WB_RIB_RETAIN_GRANT_ON_TRC_BUSY_LEN     1
#define GP_WB_RIB_RETAIN_GRANT_ON_TRC_BUSY_MASK    0x01
#define GP_WB_RIB_RETAIN_GRANT_ON_TRC_BUSY_LSB     0

#define GP_WB_RIB_MGMT_PAT_SELECT_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x454)
#define GP_WB_RIB_MGMT_PAT_SELECT_BLE_LEN     1
#define GP_WB_RIB_MGMT_PAT_SELECT_BLE_MASK    0x01
#define GP_WB_RIB_MGMT_PAT_SELECT_BLE_LSB     0

/***************************
 * layout: qta
 ***************************/
#define GP_WB_QTA_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0480) 
#define GP_WB_QTA_SIZE  0x0015
#define GP_WB_QTA_MAX_MEMBER_SIZE  2

#define GP_WB_QTA_PBM_PTR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x480)
#define GP_WB_QTA_PBM_PTR_0_LEN     1
#define GP_WB_QTA_PBM_PTR_0_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_0_LSB     0

#define GP_WB_QTA_STATE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x480)
#define GP_WB_QTA_STATE_0_LEN     1
#define GP_WB_QTA_STATE_0_MASK    0x00E0
#define GP_WB_QTA_STATE_0_LSB     5

#define GP_WB_QTA_VQ_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x480)
#define GP_WB_QTA_VQ_0_LEN     1
#define GP_WB_QTA_VQ_0_MASK    0x0700
#define GP_WB_QTA_VQ_0_LSB     8

#define GP_WB_QTA_PBM_PTR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x482)
#define GP_WB_QTA_PBM_PTR_1_LEN     1
#define GP_WB_QTA_PBM_PTR_1_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_1_LSB     0

#define GP_WB_QTA_STATE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x482)
#define GP_WB_QTA_STATE_1_LEN     1
#define GP_WB_QTA_STATE_1_MASK    0x00E0
#define GP_WB_QTA_STATE_1_LSB     5

#define GP_WB_QTA_VQ_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x482)
#define GP_WB_QTA_VQ_1_LEN     1
#define GP_WB_QTA_VQ_1_MASK    0x0700
#define GP_WB_QTA_VQ_1_LSB     8

#define GP_WB_QTA_PBM_PTR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x484)
#define GP_WB_QTA_PBM_PTR_2_LEN     1
#define GP_WB_QTA_PBM_PTR_2_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_2_LSB     0

#define GP_WB_QTA_STATE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x484)
#define GP_WB_QTA_STATE_2_LEN     1
#define GP_WB_QTA_STATE_2_MASK    0x00E0
#define GP_WB_QTA_STATE_2_LSB     5

#define GP_WB_QTA_VQ_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x484)
#define GP_WB_QTA_VQ_2_LEN     1
#define GP_WB_QTA_VQ_2_MASK    0x0700
#define GP_WB_QTA_VQ_2_LSB     8

#define GP_WB_QTA_PBM_PTR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x486)
#define GP_WB_QTA_PBM_PTR_3_LEN     1
#define GP_WB_QTA_PBM_PTR_3_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_3_LSB     0

#define GP_WB_QTA_STATE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x486)
#define GP_WB_QTA_STATE_3_LEN     1
#define GP_WB_QTA_STATE_3_MASK    0x00E0
#define GP_WB_QTA_STATE_3_LSB     5

#define GP_WB_QTA_VQ_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x486)
#define GP_WB_QTA_VQ_3_LEN     1
#define GP_WB_QTA_VQ_3_MASK    0x0700
#define GP_WB_QTA_VQ_3_LSB     8

#define GP_WB_QTA_PBM_PTR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x488)
#define GP_WB_QTA_PBM_PTR_4_LEN     1
#define GP_WB_QTA_PBM_PTR_4_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_4_LSB     0

#define GP_WB_QTA_STATE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x488)
#define GP_WB_QTA_STATE_4_LEN     1
#define GP_WB_QTA_STATE_4_MASK    0x00E0
#define GP_WB_QTA_STATE_4_LSB     5

#define GP_WB_QTA_VQ_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x488)
#define GP_WB_QTA_VQ_4_LEN     1
#define GP_WB_QTA_VQ_4_MASK    0x0700
#define GP_WB_QTA_VQ_4_LSB     8

#define GP_WB_QTA_PBM_PTR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48a)
#define GP_WB_QTA_PBM_PTR_5_LEN     1
#define GP_WB_QTA_PBM_PTR_5_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_5_LSB     0

#define GP_WB_QTA_STATE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48a)
#define GP_WB_QTA_STATE_5_LEN     1
#define GP_WB_QTA_STATE_5_MASK    0x00E0
#define GP_WB_QTA_STATE_5_LSB     5

#define GP_WB_QTA_VQ_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48a)
#define GP_WB_QTA_VQ_5_LEN     1
#define GP_WB_QTA_VQ_5_MASK    0x0700
#define GP_WB_QTA_VQ_5_LSB     8

#define GP_WB_QTA_PBM_PTR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48c)
#define GP_WB_QTA_PBM_PTR_6_LEN     1
#define GP_WB_QTA_PBM_PTR_6_MASK    0x001F
#define GP_WB_QTA_PBM_PTR_6_LSB     0

#define GP_WB_QTA_STATE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48c)
#define GP_WB_QTA_STATE_6_LEN     1
#define GP_WB_QTA_STATE_6_MASK    0x00E0
#define GP_WB_QTA_STATE_6_LSB     5

#define GP_WB_QTA_VQ_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48c)
#define GP_WB_QTA_VQ_6_LEN     1
#define GP_WB_QTA_VQ_6_MASK    0x0700
#define GP_WB_QTA_VQ_6_LSB     8

#define GP_WB_QTA_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48e)
#define GP_WB_QTA_BUSY_LEN     1
#define GP_WB_QTA_BUSY_MASK    0x01
#define GP_WB_QTA_BUSY_LSB     0

#define GP_WB_QTA_PBEFE_DATA_REQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x48f)
#define GP_WB_QTA_PBEFE_DATA_REQ_LEN     1
#define GP_WB_QTA_PBEFE_DATA_REQ_MASK    0x3F
#define GP_WB_QTA_PBEFE_DATA_REQ_LSB     0

#define GP_WB_QTA_PURGE_REQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x490)
#define GP_WB_QTA_PURGE_REQ_LEN     1
#define GP_WB_QTA_PURGE_REQ_MASK    0x01
#define GP_WB_QTA_PURGE_REQ_LSB     0

#define GP_WB_QTA_PBM_TO_PURGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x491)
#define GP_WB_QTA_PBM_TO_PURGE_LEN     1
#define GP_WB_QTA_PBM_TO_PURGE_MASK    0x1F
#define GP_WB_QTA_PBM_TO_PURGE_LSB     0

#define GP_WB_QTA_DISABLE_UNTIMED_QUEUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x492)
#define GP_WB_QTA_DISABLE_UNTIMED_QUEUE_LEN     1
#define GP_WB_QTA_DISABLE_UNTIMED_QUEUE_MASK    0x01
#define GP_WB_QTA_DISABLE_UNTIMED_QUEUE_LSB     0

#define GP_WB_QTA_UNMASKED_SCH0_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x493)
#define GP_WB_QTA_UNMASKED_SCH0_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_UNMASKED_SCH0_EMPTY_INTERRUPT_MASK    0x01
#define GP_WB_QTA_UNMASKED_SCH0_EMPTY_INTERRUPT_LSB     0

#define GP_WB_QTA_UNMASKED_SCH1_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x493)
#define GP_WB_QTA_UNMASKED_SCH1_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_UNMASKED_SCH1_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_QTA_UNMASKED_SCH1_EMPTY_INTERRUPT_LSB     1

#define GP_WB_QTA_UNMASKED_SCH2_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x493)
#define GP_WB_QTA_UNMASKED_SCH2_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_UNMASKED_SCH2_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_QTA_UNMASKED_SCH2_EMPTY_INTERRUPT_LSB     2

#define GP_WB_QTA_UNMASKED_SCH3_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x493)
#define GP_WB_QTA_UNMASKED_SCH3_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_UNMASKED_SCH3_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_QTA_UNMASKED_SCH3_EMPTY_INTERRUPT_LSB     3

#define GP_WB_QTA_UNMASKED_QUEUE_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x493)
#define GP_WB_QTA_UNMASKED_QUEUE_FULL_INTERRUPT_LEN     1
#define GP_WB_QTA_UNMASKED_QUEUE_FULL_INTERRUPT_MASK    0x10
#define GP_WB_QTA_UNMASKED_QUEUE_FULL_INTERRUPT_LSB     4

#define GP_WB_QTA_CLR_SCH0_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x494)
#define GP_WB_QTA_CLR_SCH0_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_CLR_SCH0_EMPTY_INTERRUPT_MASK    0x01
#define GP_WB_QTA_CLR_SCH0_EMPTY_INTERRUPT_LSB     0

#define GP_WB_QTA_CLR_SCH1_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x494)
#define GP_WB_QTA_CLR_SCH1_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_CLR_SCH1_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_QTA_CLR_SCH1_EMPTY_INTERRUPT_LSB     1

#define GP_WB_QTA_CLR_SCH2_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x494)
#define GP_WB_QTA_CLR_SCH2_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_CLR_SCH2_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_QTA_CLR_SCH2_EMPTY_INTERRUPT_LSB     2

#define GP_WB_QTA_CLR_SCH3_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x494)
#define GP_WB_QTA_CLR_SCH3_EMPTY_INTERRUPT_LEN     1
#define GP_WB_QTA_CLR_SCH3_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_QTA_CLR_SCH3_EMPTY_INTERRUPT_LSB     3

#define GP_WB_QTA_CLR_QUEUE_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x494)
#define GP_WB_QTA_CLR_QUEUE_FULL_INTERRUPT_LEN     1
#define GP_WB_QTA_CLR_QUEUE_FULL_INTERRUPT_MASK    0x10
#define GP_WB_QTA_CLR_QUEUE_FULL_INTERRUPT_LSB     4

/***************************
 * layout: radio_arb
 ***************************/
#define GP_WB_RADIO_ARB_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x04C0) 
#define GP_WB_RADIO_ARB_SIZE  0x0002
#define GP_WB_RADIO_ARB_MAX_MEMBER_SIZE  1

#define GP_WB_RADIO_ARB_MGMT_GRANTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4c0)
#define GP_WB_RADIO_ARB_MGMT_GRANTED_LEN     1
#define GP_WB_RADIO_ARB_MGMT_GRANTED_MASK    0x01
#define GP_WB_RADIO_ARB_MGMT_GRANTED_LSB     0

#define GP_WB_RADIO_ARB_BLE_GRANTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4c0)
#define GP_WB_RADIO_ARB_BLE_GRANTED_LEN     1
#define GP_WB_RADIO_ARB_BLE_GRANTED_MASK    0x02
#define GP_WB_RADIO_ARB_BLE_GRANTED_LSB     1

#define GP_WB_RADIO_ARB_ZB_GRANTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4c0)
#define GP_WB_RADIO_ARB_ZB_GRANTED_LEN     1
#define GP_WB_RADIO_ARB_ZB_GRANTED_MASK    0x04
#define GP_WB_RADIO_ARB_ZB_GRANTED_LSB     2

#define GP_WB_RADIO_ARB_MGMT_CLAIM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4c1)
#define GP_WB_RADIO_ARB_MGMT_CLAIM_LEN     1
#define GP_WB_RADIO_ARB_MGMT_CLAIM_MASK    0x01
#define GP_WB_RADIO_ARB_MGMT_CLAIM_LSB     0

#define GP_WB_RADIO_ARB_BLE_CLAIM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4c1)
#define GP_WB_RADIO_ARB_BLE_CLAIM_LEN     1
#define GP_WB_RADIO_ARB_BLE_CLAIM_MASK    0x02
#define GP_WB_RADIO_ARB_BLE_CLAIM_LSB     1

#define GP_WB_RADIO_ARB_ZB_CLAIM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4c1)
#define GP_WB_RADIO_ARB_ZB_CLAIM_LEN     1
#define GP_WB_RADIO_ARB_ZB_CLAIM_MASK    0x04
#define GP_WB_RADIO_ARB_ZB_CLAIM_LSB     2

/***************************
 * layout: prg
 ***************************/
#define GP_WB_PRG_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x04D0) 
#define GP_WB_PRG_SIZE  0x0005
#define GP_WB_PRG_MAX_MEMBER_SIZE  2

#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4d0)
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_LEN     1
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_MASK    0x01
#define GP_WB_PRG_ENABLE_CLK_PRG_BY_UC_LSB     0

#define GP_WB_PRG_ENABLE_RANDOM_SEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4d0)
#define GP_WB_PRG_ENABLE_RANDOM_SEED_LEN     1
#define GP_WB_PRG_ENABLE_RANDOM_SEED_MASK    0x02
#define GP_WB_PRG_ENABLE_RANDOM_SEED_LSB     1

#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4d0)
#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_LEN     1
#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_MASK    0x04
#define GP_WB_PRG_ENABLE_RANDOM_SOURCE_LSB     2

#define GP_WB_PRG_APPLY_RANDOM_SEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4d1)
#define GP_WB_PRG_APPLY_RANDOM_SEED_LEN     1
#define GP_WB_PRG_APPLY_RANDOM_SEED_MASK    0x01
#define GP_WB_PRG_APPLY_RANDOM_SEED_LSB     0

#define GP_WB_PRG_RANDOM_SEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4d2)
#define GP_WB_PRG_RANDOM_SEED_LEN     2
#define GP_WB_PRG_RANDOM_SEED_MASK    0xFFFF
#define GP_WB_PRG_RANDOM_SEED_LSB     0

#define GP_WB_PRG_RANDOM_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4d4)
#define GP_WB_PRG_RANDOM_VALUE_LEN     1
#define GP_WB_PRG_RANDOM_VALUE_MASK    0xFF
#define GP_WB_PRG_RANDOM_VALUE_LSB     0

/***************************
 * layout: parfcs
 ***************************/
#define GP_WB_PARFCS_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x04E0) 
#define GP_WB_PARFCS_SIZE  0x001D
#define GP_WB_PARFCS_MAX_MEMBER_SIZE  4

#define GP_WB_PARFCS_BYTES_RECEIVED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e0)
#define GP_WB_PARFCS_BYTES_RECEIVED_LEN     1
#define GP_WB_PARFCS_BYTES_RECEIVED_MASK    0xFF
#define GP_WB_PARFCS_BYTES_RECEIVED_LSB     0

#define GP_WB_PARFCS_DEFAULT_TRIGGER_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e1)
#define GP_WB_PARFCS_DEFAULT_TRIGGER_LEVEL_LEN     1
#define GP_WB_PARFCS_DEFAULT_TRIGGER_LEVEL_MASK    0x7F
#define GP_WB_PARFCS_DEFAULT_TRIGGER_LEVEL_LSB     0

#define GP_WB_PARFCS_SET_TRIGGER_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e2)
#define GP_WB_PARFCS_SET_TRIGGER_LEVEL_LEN     1
#define GP_WB_PARFCS_SET_TRIGGER_LEVEL_MASK    0x7F
#define GP_WB_PARFCS_SET_TRIGGER_LEVEL_LSB     0

#define GP_WB_PARFCS_CURRENT_TRIGGER_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e3)
#define GP_WB_PARFCS_CURRENT_TRIGGER_LEVEL_LEN     1
#define GP_WB_PARFCS_CURRENT_TRIGGER_LEVEL_MASK    0x7F
#define GP_WB_PARFCS_CURRENT_TRIGGER_LEVEL_LSB     0

#define GP_WB_PARFCS_CLR_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e4)
#define GP_WB_PARFCS_CLR_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_PARFCS_CLR_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_PARFCS_CLR_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_PARFCS_CLR_DROP_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e4)
#define GP_WB_PARFCS_CLR_DROP_REASON_LEN     1
#define GP_WB_PARFCS_CLR_DROP_REASON_MASK    0x02
#define GP_WB_PARFCS_CLR_DROP_REASON_LSB     1

#define GP_WB_PARFCS_ACK_FRAME_PENDING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e5)
#define GP_WB_PARFCS_ACK_FRAME_PENDING_LEN     1
#define GP_WB_PARFCS_ACK_FRAME_PENDING_MASK    0x01
#define GP_WB_PARFCS_ACK_FRAME_PENDING_LSB     0

#define GP_WB_PARFCS_FRAME_IS_MATCHING_ACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e6)
#define GP_WB_PARFCS_FRAME_IS_MATCHING_ACK_LEN     1
#define GP_WB_PARFCS_FRAME_IS_MATCHING_ACK_MASK    0x01
#define GP_WB_PARFCS_FRAME_IS_MATCHING_ACK_LSB     0

#define GP_WB_PARFCS_ACCEPT_PACKET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e6)
#define GP_WB_PARFCS_ACCEPT_PACKET_LEN     1
#define GP_WB_PARFCS_ACCEPT_PACKET_MASK    0x02
#define GP_WB_PARFCS_ACCEPT_PACKET_LSB     1

#define GP_WB_PARFCS_ACK_REQUEST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e6)
#define GP_WB_PARFCS_ACK_REQUEST_LEN     1
#define GP_WB_PARFCS_ACK_REQUEST_MASK    0x04
#define GP_WB_PARFCS_ACK_REQUEST_LSB     2

#define GP_WB_PARFCS_QUEUE_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e6)
#define GP_WB_PARFCS_QUEUE_PBM_LEN     1
#define GP_WB_PARFCS_QUEUE_PBM_MASK    0x08
#define GP_WB_PARFCS_QUEUE_PBM_LSB     3

#define GP_WB_PARFCS_ABORT_PACKET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e6)
#define GP_WB_PARFCS_ABORT_PACKET_LEN     1
#define GP_WB_PARFCS_ABORT_PACKET_MASK    0x10
#define GP_WB_PARFCS_ABORT_PACKET_LSB     4

#define GP_WB_PARFCS_IGNORE_FCS_RESULT_FOR_QUEUEING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e6)
#define GP_WB_PARFCS_IGNORE_FCS_RESULT_FOR_QUEUEING_LEN     1
#define GP_WB_PARFCS_IGNORE_FCS_RESULT_FOR_QUEUEING_MASK    0x20
#define GP_WB_PARFCS_IGNORE_FCS_RESULT_FOR_QUEUEING_LSB     5

#define GP_WB_PARFCS_ABORT_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e7)
#define GP_WB_PARFCS_ABORT_REASON_LEN     1
#define GP_WB_PARFCS_ABORT_REASON_MASK    0x0F
#define GP_WB_PARFCS_ABORT_REASON_LSB     0

#define GP_WB_PARFCS_UNMASKED_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e8)
#define GP_WB_PARFCS_UNMASKED_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_PARFCS_UNMASKED_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_PARFCS_UNMASKED_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_PARFCS_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e9)
#define GP_WB_PARFCS_CHANNEL_LEN     1
#define GP_WB_PARFCS_CHANNEL_MASK    0x3F
#define GP_WB_PARFCS_CHANNEL_LSB     0

#define GP_WB_PARFCS_ANTENNA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4e9)
#define GP_WB_PARFCS_ANTENNA_LEN     1
#define GP_WB_PARFCS_ANTENNA_MASK    0x40
#define GP_WB_PARFCS_ANTENNA_LSB     6

#define GP_WB_PARFCS_CHANNEL_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4ea)
#define GP_WB_PARFCS_CHANNEL_IDX_LEN     1
#define GP_WB_PARFCS_CHANNEL_IDX_MASK    0x07
#define GP_WB_PARFCS_CHANNEL_IDX_LSB     0

#define GP_WB_PARFCS_FCS_CHECK_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4eb)
#define GP_WB_PARFCS_FCS_CHECK_ON_LEN     1
#define GP_WB_PARFCS_FCS_CHECK_ON_MASK    0x01
#define GP_WB_PARFCS_FCS_CHECK_ON_LSB     0

#define GP_WB_PARFCS_DROP_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4ec)
#define GP_WB_PARFCS_DROP_REASON_LEN     1
#define GP_WB_PARFCS_DROP_REASON_MASK    0x0F
#define GP_WB_PARFCS_DROP_REASON_LSB     0

#define GP_WB_PARFCS_DROP_REASON_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4ec)
#define GP_WB_PARFCS_DROP_REASON_VALID_LEN     1
#define GP_WB_PARFCS_DROP_REASON_VALID_MASK    0x10
#define GP_WB_PARFCS_DROP_REASON_VALID_LSB     4

#define GP_WB_PARFCS_SLOT_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4ed)
#define GP_WB_PARFCS_SLOT_IDX_LEN     1
#define GP_WB_PARFCS_SLOT_IDX_MASK    0x07
#define GP_WB_PARFCS_SLOT_IDX_LSB     0

#define GP_WB_PARFCS_ATTENUATED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4ed)
#define GP_WB_PARFCS_ATTENUATED_LEN     1
#define GP_WB_PARFCS_ATTENUATED_MASK    0x10
#define GP_WB_PARFCS_ATTENUATED_LSB     4

#define GP_WB_PARFCS_FCS_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4ed)
#define GP_WB_PARFCS_FCS_OK_LEN     1
#define GP_WB_PARFCS_FCS_OK_MASK    0x20
#define GP_WB_PARFCS_FCS_OK_LSB     5

#define GP_WB_PARFCS_TIMESTAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4f0)
#define GP_WB_PARFCS_TIMESTAMP_LEN     4
#define GP_WB_PARFCS_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PARFCS_TIMESTAMP_LSB     0

#define GP_WB_PARFCS_FRAME_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4f4)
#define GP_WB_PARFCS_FRAME_PTR_LEN     2
#define GP_WB_PARFCS_FRAME_PTR_MASK    0x01FF
#define GP_WB_PARFCS_FRAME_PTR_LSB     0

#define GP_WB_PARFCS_FRAME_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4f6)
#define GP_WB_PARFCS_FRAME_LEN_LEN     2
#define GP_WB_PARFCS_FRAME_LEN_MASK    0x01FF
#define GP_WB_PARFCS_FRAME_LEN_LSB     0

#define GP_WB_PARFCS_LQI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4f8)
#define GP_WB_PARFCS_LQI_LEN     1
#define GP_WB_PARFCS_LQI_MASK    0xFF
#define GP_WB_PARFCS_LQI_LSB     0

#define GP_WB_PARFCS_RSSI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4f9)
#define GP_WB_PARFCS_RSSI_LEN     1
#define GP_WB_PARFCS_RSSI_MASK    0xFF
#define GP_WB_PARFCS_RSSI_LSB     0

#define GP_WB_PARFCS_FOFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4fa)
#define GP_WB_PARFCS_FOFFSET_LEN     2
#define GP_WB_PARFCS_FOFFSET_MASK    0xFFFF
#define GP_WB_PARFCS_FOFFSET_LSB     0

#define GP_WB_PARFCS_MATCHING_CH_IDX_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x4fc)
#define GP_WB_PARFCS_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PARFCS_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PARFCS_MATCHING_CH_IDX_MASK_LSB     0

/***************************
 * layout: parble
 ***************************/
#define GP_WB_PARBLE_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0500) 
#define GP_WB_PARBLE_SIZE  0x0029
#define GP_WB_PARBLE_MAX_MEMBER_SIZE  4

#define GP_WB_PARBLE_ENABLE_DEWHITENING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_ENABLE_DEWHITENING_LEN     1
#define GP_WB_PARBLE_ENABLE_DEWHITENING_MASK    0x01
#define GP_WB_PARBLE_ENABLE_DEWHITENING_LSB     0

#define GP_WB_PARBLE_ENABLE_CRC_CHECK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_ENABLE_CRC_CHECK_LEN     1
#define GP_WB_PARBLE_ENABLE_CRC_CHECK_MASK    0x02
#define GP_WB_PARBLE_ENABLE_CRC_CHECK_LSB     1

#define GP_WB_PARBLE_ENABLE_ACCESS_CODE_CHECK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_ENABLE_ACCESS_CODE_CHECK_LEN     1
#define GP_WB_PARBLE_ENABLE_ACCESS_CODE_CHECK_MASK    0x04
#define GP_WB_PARBLE_ENABLE_ACCESS_CODE_CHECK_LSB     2

#define GP_WB_PARBLE_ENABLE_CTE_RX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_ENABLE_CTE_RX_LEN     1
#define GP_WB_PARBLE_ENABLE_CTE_RX_MASK    0x08
#define GP_WB_PARBLE_ENABLE_CTE_RX_LSB     3

#define GP_WB_PARBLE_IS_DATA_CHANNEL_PDU_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_IS_DATA_CHANNEL_PDU_LEN     1
#define GP_WB_PARBLE_IS_DATA_CHANNEL_PDU_MASK    0x10
#define GP_WB_PARBLE_IS_DATA_CHANNEL_PDU_LSB     4

#define GP_WB_PARBLE_ABORT_CTE_RX_ON_HW_DROP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_ABORT_CTE_RX_ON_HW_DROP_LEN     1
#define GP_WB_PARBLE_ABORT_CTE_RX_ON_HW_DROP_MASK    0x20
#define GP_WB_PARBLE_ABORT_CTE_RX_ON_HW_DROP_LSB     5

#define GP_WB_PARBLE_ABORT_CTE_RX_ON_CRC_ERROR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x500)
#define GP_WB_PARBLE_ABORT_CTE_RX_ON_CRC_ERROR_LEN     1
#define GP_WB_PARBLE_ABORT_CTE_RX_ON_CRC_ERROR_MASK    0x40
#define GP_WB_PARBLE_ABORT_CTE_RX_ON_CRC_ERROR_LSB     6

#define GP_WB_PARBLE_CRC_INIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x504)
#define GP_WB_PARBLE_CRC_INIT_LEN     3
#define GP_WB_PARBLE_CRC_INIT_MASK    0xFFFFFF
#define GP_WB_PARBLE_CRC_INIT_LSB     0

#define GP_WB_PARBLE_DEWHITENING_INIT_REV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x507)
#define GP_WB_PARBLE_DEWHITENING_INIT_REV_LEN     1
#define GP_WB_PARBLE_DEWHITENING_INIT_REV_MASK    0x7F
#define GP_WB_PARBLE_DEWHITENING_INIT_REV_LSB     0

#define GP_WB_PARBLE_ACCESS_CODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x508)
#define GP_WB_PARBLE_ACCESS_CODE_LEN     4
#define GP_WB_PARBLE_ACCESS_CODE_MASK    0xFFFFFFFF
#define GP_WB_PARBLE_ACCESS_CODE_LSB     0

#define GP_WB_PARBLE_ABORT_PACKET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50c)
#define GP_WB_PARBLE_ABORT_PACKET_LEN     1
#define GP_WB_PARBLE_ABORT_PACKET_MASK    0x01
#define GP_WB_PARBLE_ABORT_PACKET_LSB     0

#define GP_WB_PARBLE_ACCEPT_PACKET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50c)
#define GP_WB_PARBLE_ACCEPT_PACKET_LEN     1
#define GP_WB_PARBLE_ACCEPT_PACKET_MASK    0x02
#define GP_WB_PARBLE_ACCEPT_PACKET_LSB     1

#define GP_WB_PARBLE_CLR_DROP_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50c)
#define GP_WB_PARBLE_CLR_DROP_REASON_LEN     1
#define GP_WB_PARBLE_CLR_DROP_REASON_MASK    0x04
#define GP_WB_PARBLE_CLR_DROP_REASON_LSB     2

#define GP_WB_PARBLE_CLR_PACKET_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50c)
#define GP_WB_PARBLE_CLR_PACKET_DONE_INTERRUPT_LEN     1
#define GP_WB_PARBLE_CLR_PACKET_DONE_INTERRUPT_MASK    0x08
#define GP_WB_PARBLE_CLR_PACKET_DONE_INTERRUPT_LSB     3

#define GP_WB_PARBLE_CLR_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50c)
#define GP_WB_PARBLE_CLR_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_PARBLE_CLR_LEVEL_TRIGGER_INTERRUPT_MASK    0x10
#define GP_WB_PARBLE_CLR_LEVEL_TRIGGER_INTERRUPT_LSB     4

#define GP_WB_PARBLE_SLOT_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50d)
#define GP_WB_PARBLE_SLOT_IDX_LEN     1
#define GP_WB_PARBLE_SLOT_IDX_MASK    0x07
#define GP_WB_PARBLE_SLOT_IDX_LSB     0

#define GP_WB_PARBLE_ANTENNA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50d)
#define GP_WB_PARBLE_ANTENNA_LEN     1
#define GP_WB_PARBLE_ANTENNA_MASK    0x08
#define GP_WB_PARBLE_ANTENNA_LSB     3

#define GP_WB_PARBLE_ATTENUATED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50d)
#define GP_WB_PARBLE_ATTENUATED_LEN     1
#define GP_WB_PARBLE_ATTENUATED_MASK    0x10
#define GP_WB_PARBLE_ATTENUATED_LSB     4

#define GP_WB_PARBLE_CRC_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50d)
#define GP_WB_PARBLE_CRC_OK_LEN     1
#define GP_WB_PARBLE_CRC_OK_MASK    0x20
#define GP_WB_PARBLE_CRC_OK_LSB     5

#define GP_WB_PARBLE_ACCESS_CODE_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50d)
#define GP_WB_PARBLE_ACCESS_CODE_OK_LEN     1
#define GP_WB_PARBLE_ACCESS_CODE_OK_MASK    0x40
#define GP_WB_PARBLE_ACCESS_CODE_OK_LSB     6

#define GP_WB_PARBLE_CTE_PRESENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x50d)
#define GP_WB_PARBLE_CTE_PRESENT_LEN     1
#define GP_WB_PARBLE_CTE_PRESENT_MASK    0x80
#define GP_WB_PARBLE_CTE_PRESENT_LSB     7

#define GP_WB_PARBLE_TIMESTAMP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x510)
#define GP_WB_PARBLE_TIMESTAMP_LEN     4
#define GP_WB_PARBLE_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PARBLE_TIMESTAMP_LSB     0

#define GP_WB_PARBLE_FRAME_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x514)
#define GP_WB_PARBLE_FRAME_PTR_LEN     2
#define GP_WB_PARBLE_FRAME_PTR_MASK    0x01FF
#define GP_WB_PARBLE_FRAME_PTR_LSB     0

#define GP_WB_PARBLE_FRAME_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x516)
#define GP_WB_PARBLE_FRAME_LEN_LEN     2
#define GP_WB_PARBLE_FRAME_LEN_MASK    0x01FF
#define GP_WB_PARBLE_FRAME_LEN_LSB     0

#define GP_WB_PARBLE_LQI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x518)
#define GP_WB_PARBLE_LQI_LEN     1
#define GP_WB_PARBLE_LQI_MASK    0xFF
#define GP_WB_PARBLE_LQI_LSB     0

#define GP_WB_PARBLE_RSSI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x519)
#define GP_WB_PARBLE_RSSI_LEN     1
#define GP_WB_PARBLE_RSSI_MASK    0xFF
#define GP_WB_PARBLE_RSSI_LSB     0

#define GP_WB_PARBLE_FOFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x51a)
#define GP_WB_PARBLE_FOFFSET_LEN     2
#define GP_WB_PARBLE_FOFFSET_MASK    0xFFFF
#define GP_WB_PARBLE_FOFFSET_LSB     0

#define GP_WB_PARBLE_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x51c)
#define GP_WB_PARBLE_CHANNEL_LEN     1
#define GP_WB_PARBLE_CHANNEL_MASK    0x003F
#define GP_WB_PARBLE_CHANNEL_LSB     0

#define GP_WB_PARBLE_CHANNEL_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x51c)
#define GP_WB_PARBLE_CHANNEL_IDX_LEN     1
#define GP_WB_PARBLE_CHANNEL_IDX_MASK    0x0700
#define GP_WB_PARBLE_CHANNEL_IDX_LSB     8

#define GP_WB_PARBLE_MATCHING_CH_IDX_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x51e)
#define GP_WB_PARBLE_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PARBLE_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PARBLE_MATCHING_CH_IDX_MASK_LSB     0

#define GP_WB_PARBLE_PHY_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x51f)
#define GP_WB_PARBLE_PHY_MODE_LEN     1
#define GP_WB_PARBLE_PHY_MODE_MASK    0x03
#define GP_WB_PARBLE_PHY_MODE_LSB     0

#define GP_WB_PARBLE_EXP_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x51f)
#define GP_WB_PARBLE_EXP_MODE_LEN     1
#define GP_WB_PARBLE_EXP_MODE_MASK    0x04
#define GP_WB_PARBLE_EXP_MODE_LSB     2

#define GP_WB_PARBLE_BYTES_RECEIVED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x520)
#define GP_WB_PARBLE_BYTES_RECEIVED_LEN     2
#define GP_WB_PARBLE_BYTES_RECEIVED_MASK    0x01FF
#define GP_WB_PARBLE_BYTES_RECEIVED_LSB     0

#define GP_WB_PARBLE_PBM_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x522)
#define GP_WB_PARBLE_PBM_PTR_LEN     1
#define GP_WB_PARBLE_PBM_PTR_MASK    0xFF
#define GP_WB_PARBLE_PBM_PTR_LSB     0

#define GP_WB_PARBLE_DEFAULT_TRIGGER_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x523)
#define GP_WB_PARBLE_DEFAULT_TRIGGER_LEVEL_LEN     1
#define GP_WB_PARBLE_DEFAULT_TRIGGER_LEVEL_MASK    0xFF
#define GP_WB_PARBLE_DEFAULT_TRIGGER_LEVEL_LSB     0

#define GP_WB_PARBLE_SET_TRIGGER_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x524)
#define GP_WB_PARBLE_SET_TRIGGER_LEVEL_LEN     1
#define GP_WB_PARBLE_SET_TRIGGER_LEVEL_MASK    0xFF
#define GP_WB_PARBLE_SET_TRIGGER_LEVEL_LSB     0

#define GP_WB_PARBLE_CURRENT_TRIGGER_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x525)
#define GP_WB_PARBLE_CURRENT_TRIGGER_LEVEL_LEN     1
#define GP_WB_PARBLE_CURRENT_TRIGGER_LEVEL_MASK    0xFF
#define GP_WB_PARBLE_CURRENT_TRIGGER_LEVEL_LSB     0

#define GP_WB_PARBLE_DROP_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x526)
#define GP_WB_PARBLE_DROP_REASON_LEN     1
#define GP_WB_PARBLE_DROP_REASON_MASK    0x07
#define GP_WB_PARBLE_DROP_REASON_LSB     0

#define GP_WB_PARBLE_DROP_REASON_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x526)
#define GP_WB_PARBLE_DROP_REASON_VALID_LEN     1
#define GP_WB_PARBLE_DROP_REASON_VALID_MASK    0x08
#define GP_WB_PARBLE_DROP_REASON_VALID_LSB     3

#define GP_WB_PARBLE_UNMASKED_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x527)
#define GP_WB_PARBLE_UNMASKED_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_PARBLE_UNMASKED_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_PARBLE_UNMASKED_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_PARBLE_UNMASKED_PACKET_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x527)
#define GP_WB_PARBLE_UNMASKED_PACKET_DONE_INTERRUPT_LEN     1
#define GP_WB_PARBLE_UNMASKED_PACKET_DONE_INTERRUPT_MASK    0x02
#define GP_WB_PARBLE_UNMASKED_PACKET_DONE_INTERRUPT_LSB     1

#define GP_WB_PARBLE_RECEIVE_STOP_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x528)
#define GP_WB_PARBLE_RECEIVE_STOP_LEVEL_LEN     1
#define GP_WB_PARBLE_RECEIVE_STOP_LEVEL_MASK    0xFF
#define GP_WB_PARBLE_RECEIVE_STOP_LEVEL_LSB     0

/***************************
 * layout: rci
 ***************************/
#define GP_WB_RCI_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0580) 
#define GP_WB_RCI_SIZE  0x0050
#define GP_WB_RCI_MAX_MEMBER_SIZE  2

#define GP_WB_RCI_QUEUE_REQUEST_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x580)
#define GP_WB_RCI_QUEUE_REQUEST_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_REQUEST_ENTRY_TYPE_MASK    0x0F
#define GP_WB_RCI_QUEUE_REQUEST_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_REQUEST_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x581)
#define GP_WB_RCI_QUEUE_REQUEST_PBM_LEN     1
#define GP_WB_RCI_QUEUE_REQUEST_PBM_MASK    0x1F
#define GP_WB_RCI_QUEUE_REQUEST_PBM_LSB     0

#define GP_WB_RCI_DATA_IND_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x582)
#define GP_WB_RCI_DATA_IND_PBM_LEN     1
#define GP_WB_RCI_DATA_IND_PBM_MASK    0xFF
#define GP_WB_RCI_DATA_IND_PBM_LSB     0

#define GP_WB_RCI_DATA_CNF_0_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x583)
#define GP_WB_RCI_DATA_CNF_0_PBM_LEN     1
#define GP_WB_RCI_DATA_CNF_0_PBM_MASK    0xFF
#define GP_WB_RCI_DATA_CNF_0_PBM_LSB     0

#define GP_WB_RCI_DATA_CNF_1_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x584)
#define GP_WB_RCI_DATA_CNF_1_PBM_LEN     1
#define GP_WB_RCI_DATA_CNF_1_PBM_MASK    0xFF
#define GP_WB_RCI_DATA_CNF_1_PBM_LSB     0

#define GP_WB_RCI_DATA_CNF_2_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x585)
#define GP_WB_RCI_DATA_CNF_2_PBM_LEN     1
#define GP_WB_RCI_DATA_CNF_2_PBM_MASK    0xFF
#define GP_WB_RCI_DATA_CNF_2_PBM_LSB     0

#define GP_WB_RCI_DATA_CNF_3_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x586)
#define GP_WB_RCI_DATA_CNF_3_PBM_LEN     1
#define GP_WB_RCI_DATA_CNF_3_PBM_MASK    0xFF
#define GP_WB_RCI_DATA_CNF_3_PBM_LSB     0

#define GP_WB_RCI_BLE_DATA_IND_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x587)
#define GP_WB_RCI_BLE_DATA_IND_PBM_LEN     1
#define GP_WB_RCI_BLE_DATA_IND_PBM_MASK    0xFF
#define GP_WB_RCI_BLE_DATA_IND_PBM_LSB     0

#define GP_WB_RCI_BLE_ADV_IND_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x588)
#define GP_WB_RCI_BLE_ADV_IND_PBM_LEN     1
#define GP_WB_RCI_BLE_ADV_IND_PBM_MASK    0xFF
#define GP_WB_RCI_BLE_ADV_IND_PBM_LSB     0

#define GP_WB_RCI_BLE_CONN_REQ_IND_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x589)
#define GP_WB_RCI_BLE_CONN_REQ_IND_PBM_LEN     1
#define GP_WB_RCI_BLE_CONN_REQ_IND_PBM_MASK    0xFF
#define GP_WB_RCI_BLE_CONN_REQ_IND_PBM_LSB     0

#define GP_WB_RCI_BLE_CONN_RSP_IND_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x58a)
#define GP_WB_RCI_BLE_CONN_RSP_IND_PBM_LEN     1
#define GP_WB_RCI_BLE_CONN_RSP_IND_PBM_MASK    0xFF
#define GP_WB_RCI_BLE_CONN_RSP_IND_PBM_LSB     0

#define GP_WB_RCI_BLE_DATA_CNF_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x58b)
#define GP_WB_RCI_BLE_DATA_CNF_PBM_LEN     1
#define GP_WB_RCI_BLE_DATA_CNF_PBM_MASK    0xFF
#define GP_WB_RCI_BLE_DATA_CNF_PBM_LSB     0

#define GP_WB_RCI_DATA_IND_PBM_PEEK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x58c)
#define GP_WB_RCI_DATA_IND_PBM_PEEK_LEN     1
#define GP_WB_RCI_DATA_IND_PBM_PEEK_MASK    0x1F
#define GP_WB_RCI_DATA_IND_PBM_PEEK_LSB     0

#define GP_WB_RCI_QUEUE_DATA_0_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x58e)
#define GP_WB_RCI_QUEUE_DATA_0_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_0_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_0_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_0_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x58e)
#define GP_WB_RCI_QUEUE_DATA_0_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_0_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_0_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_1_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x590)
#define GP_WB_RCI_QUEUE_DATA_1_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_1_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_1_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_1_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x590)
#define GP_WB_RCI_QUEUE_DATA_1_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_1_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_1_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_2_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x592)
#define GP_WB_RCI_QUEUE_DATA_2_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_2_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_2_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_2_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x592)
#define GP_WB_RCI_QUEUE_DATA_2_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_2_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_2_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_3_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x594)
#define GP_WB_RCI_QUEUE_DATA_3_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_3_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_3_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_3_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x594)
#define GP_WB_RCI_QUEUE_DATA_3_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_3_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_3_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_4_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x596)
#define GP_WB_RCI_QUEUE_DATA_4_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_4_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_4_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_4_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x596)
#define GP_WB_RCI_QUEUE_DATA_4_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_4_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_4_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_5_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x598)
#define GP_WB_RCI_QUEUE_DATA_5_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_5_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_5_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_5_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x598)
#define GP_WB_RCI_QUEUE_DATA_5_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_5_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_5_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_6_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x59a)
#define GP_WB_RCI_QUEUE_DATA_6_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_6_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_6_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_6_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x59a)
#define GP_WB_RCI_QUEUE_DATA_6_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_6_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_6_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_7_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x59c)
#define GP_WB_RCI_QUEUE_DATA_7_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_7_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_7_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_7_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x59c)
#define GP_WB_RCI_QUEUE_DATA_7_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_7_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_7_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_8_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x59e)
#define GP_WB_RCI_QUEUE_DATA_8_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_8_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_8_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_8_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x59e)
#define GP_WB_RCI_QUEUE_DATA_8_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_8_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_8_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_9_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a0)
#define GP_WB_RCI_QUEUE_DATA_9_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_9_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_9_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_9_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a0)
#define GP_WB_RCI_QUEUE_DATA_9_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_9_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_9_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_10_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a2)
#define GP_WB_RCI_QUEUE_DATA_10_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_10_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_10_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_10_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a2)
#define GP_WB_RCI_QUEUE_DATA_10_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_10_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_10_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_11_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a4)
#define GP_WB_RCI_QUEUE_DATA_11_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_11_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_11_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_11_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a4)
#define GP_WB_RCI_QUEUE_DATA_11_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_11_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_11_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_12_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a6)
#define GP_WB_RCI_QUEUE_DATA_12_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_12_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_12_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_12_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a6)
#define GP_WB_RCI_QUEUE_DATA_12_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_12_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_12_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_13_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a8)
#define GP_WB_RCI_QUEUE_DATA_13_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_13_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_13_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_13_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5a8)
#define GP_WB_RCI_QUEUE_DATA_13_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_13_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_13_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_14_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5aa)
#define GP_WB_RCI_QUEUE_DATA_14_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_14_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_14_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_14_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5aa)
#define GP_WB_RCI_QUEUE_DATA_14_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_14_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_14_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_15_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ac)
#define GP_WB_RCI_QUEUE_DATA_15_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_15_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_15_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_15_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ac)
#define GP_WB_RCI_QUEUE_DATA_15_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_15_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_15_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_16_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ae)
#define GP_WB_RCI_QUEUE_DATA_16_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_16_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_16_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_16_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ae)
#define GP_WB_RCI_QUEUE_DATA_16_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_16_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_16_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_17_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b0)
#define GP_WB_RCI_QUEUE_DATA_17_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_17_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_17_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_17_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b0)
#define GP_WB_RCI_QUEUE_DATA_17_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_17_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_17_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_18_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b2)
#define GP_WB_RCI_QUEUE_DATA_18_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_18_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_18_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_18_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b2)
#define GP_WB_RCI_QUEUE_DATA_18_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_18_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_18_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_19_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b4)
#define GP_WB_RCI_QUEUE_DATA_19_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_19_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_19_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_19_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b4)
#define GP_WB_RCI_QUEUE_DATA_19_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_19_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_19_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_20_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b6)
#define GP_WB_RCI_QUEUE_DATA_20_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_20_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_20_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_20_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b6)
#define GP_WB_RCI_QUEUE_DATA_20_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_20_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_20_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_21_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b8)
#define GP_WB_RCI_QUEUE_DATA_21_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_21_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_21_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_21_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5b8)
#define GP_WB_RCI_QUEUE_DATA_21_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_21_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_21_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_22_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ba)
#define GP_WB_RCI_QUEUE_DATA_22_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_22_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_22_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_22_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ba)
#define GP_WB_RCI_QUEUE_DATA_22_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_22_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_22_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_23_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5bc)
#define GP_WB_RCI_QUEUE_DATA_23_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_23_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_23_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_23_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5bc)
#define GP_WB_RCI_QUEUE_DATA_23_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_23_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_23_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_24_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5be)
#define GP_WB_RCI_QUEUE_DATA_24_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_24_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_24_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_24_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5be)
#define GP_WB_RCI_QUEUE_DATA_24_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_24_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_24_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_25_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c0)
#define GP_WB_RCI_QUEUE_DATA_25_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_25_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_25_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_25_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c0)
#define GP_WB_RCI_QUEUE_DATA_25_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_25_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_25_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_26_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c2)
#define GP_WB_RCI_QUEUE_DATA_26_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_26_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_26_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_26_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c2)
#define GP_WB_RCI_QUEUE_DATA_26_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_26_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_26_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_27_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c4)
#define GP_WB_RCI_QUEUE_DATA_27_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_27_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_27_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_27_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c4)
#define GP_WB_RCI_QUEUE_DATA_27_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_27_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_27_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_28_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c6)
#define GP_WB_RCI_QUEUE_DATA_28_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_28_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_28_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_28_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c6)
#define GP_WB_RCI_QUEUE_DATA_28_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_28_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_28_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_29_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c8)
#define GP_WB_RCI_QUEUE_DATA_29_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_29_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_29_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_29_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5c8)
#define GP_WB_RCI_QUEUE_DATA_29_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_29_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_29_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_30_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ca)
#define GP_WB_RCI_QUEUE_DATA_30_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_30_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_30_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_30_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ca)
#define GP_WB_RCI_QUEUE_DATA_30_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_30_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_30_PBM_LSB     8

#define GP_WB_RCI_QUEUE_DATA_31_ENTRY_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5cc)
#define GP_WB_RCI_QUEUE_DATA_31_ENTRY_TYPE_LEN     1
#define GP_WB_RCI_QUEUE_DATA_31_ENTRY_TYPE_MASK    0x000F
#define GP_WB_RCI_QUEUE_DATA_31_ENTRY_TYPE_LSB     0

#define GP_WB_RCI_QUEUE_DATA_31_PBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5cc)
#define GP_WB_RCI_QUEUE_DATA_31_PBM_LEN     1
#define GP_WB_RCI_QUEUE_DATA_31_PBM_MASK    0x1F00
#define GP_WB_RCI_QUEUE_DATA_31_PBM_LSB     8

#define GP_WB_RCI_UNMASKED_DATA_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_DATA_IND_INTERRUPT_MASK    0x0001
#define GP_WB_RCI_UNMASKED_DATA_IND_INTERRUPT_LSB     0

#define GP_WB_RCI_UNMASKED_DATA_CNF_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_DATA_CNF_0_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_DATA_CNF_0_INTERRUPT_MASK    0x0002
#define GP_WB_RCI_UNMASKED_DATA_CNF_0_INTERRUPT_LSB     1

#define GP_WB_RCI_UNMASKED_DATA_CNF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_DATA_CNF_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_DATA_CNF_INTERRUPT_MASK    0x001E
#define GP_WB_RCI_UNMASKED_DATA_CNF_INTERRUPT_LSB     1

#define GP_WB_RCI_UNMASKED_DATA_CNF_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_DATA_CNF_1_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_DATA_CNF_1_INTERRUPT_MASK    0x0004
#define GP_WB_RCI_UNMASKED_DATA_CNF_1_INTERRUPT_LSB     2

#define GP_WB_RCI_UNMASKED_DATA_CNF_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_DATA_CNF_2_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_DATA_CNF_2_INTERRUPT_MASK    0x0008
#define GP_WB_RCI_UNMASKED_DATA_CNF_2_INTERRUPT_LSB     3

#define GP_WB_RCI_UNMASKED_DATA_CNF_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_DATA_CNF_3_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_DATA_CNF_3_INTERRUPT_MASK    0x0010
#define GP_WB_RCI_UNMASKED_DATA_CNF_3_INTERRUPT_LSB     4

#define GP_WB_RCI_UNMASKED_BLE_DATA_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_BLE_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_BLE_DATA_IND_INTERRUPT_MASK    0x0020
#define GP_WB_RCI_UNMASKED_BLE_DATA_IND_INTERRUPT_LSB     5

#define GP_WB_RCI_UNMASKED_BLE_ADV_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_BLE_ADV_IND_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_BLE_ADV_IND_INTERRUPT_MASK    0x0040
#define GP_WB_RCI_UNMASKED_BLE_ADV_IND_INTERRUPT_LSB     6

#define GP_WB_RCI_UNMASKED_BLE_CONN_REQ_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_BLE_CONN_REQ_IND_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_BLE_CONN_REQ_IND_INTERRUPT_MASK    0x0080
#define GP_WB_RCI_UNMASKED_BLE_CONN_REQ_IND_INTERRUPT_LSB     7

#define GP_WB_RCI_UNMASKED_BLE_CONN_RSP_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_BLE_CONN_RSP_IND_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_BLE_CONN_RSP_IND_INTERRUPT_MASK    0x0100
#define GP_WB_RCI_UNMASKED_BLE_CONN_RSP_IND_INTERRUPT_LSB     8

#define GP_WB_RCI_UNMASKED_BLE_DATA_CNF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x5ce)
#define GP_WB_RCI_UNMASKED_BLE_DATA_CNF_INTERRUPT_LEN     1
#define GP_WB_RCI_UNMASKED_BLE_DATA_CNF_INTERRUPT_MASK    0x0200
#define GP_WB_RCI_UNMASKED_BLE_DATA_CNF_INTERRUPT_LSB     9

/***************************
 * layout: pmud
 ***************************/
#define GP_WB_PMUD_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0600) 
#define GP_WB_PMUD_SIZE  0x003D
#define GP_WB_PMUD_MAX_MEMBER_SIZE  8

#define GP_WB_PMUD_STBY_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_STBY_MODE_LEN     1
#define GP_WB_PMUD_STBY_MODE_MASK    0x000003
#define GP_WB_PMUD_STBY_MODE_LSB     0

#define GP_WB_PMUD_XO_LDO_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_XO_LDO_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_XO_LDO_RDY_OVERRIDE_MASK    0x000004
#define GP_WB_PMUD_XO_LDO_RDY_OVERRIDE_LSB     2

#define GP_WB_PMUD_CLK_32M_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_CLK_32M_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_CLK_32M_RDY_OVERRIDE_MASK    0x000008
#define GP_WB_PMUD_CLK_32M_RDY_OVERRIDE_LSB     3

#define GP_WB_PMUD_CLK_29M_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_CLK_29M_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_CLK_29M_RDY_OVERRIDE_MASK    0x000010
#define GP_WB_PMUD_CLK_29M_RDY_OVERRIDE_LSB     4

#define GP_WB_PMUD_PU_DIG_LDO_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_PU_DIG_LDO_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_PU_DIG_LDO_RDY_OVERRIDE_MASK    0x000020
#define GP_WB_PMUD_PU_DIG_LDO_RDY_OVERRIDE_LSB     5

#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_OVERRIDE_MASK    0x000040
#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_OVERRIDE_LSB     6

#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_IGNORE_DURING_ACTIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_IGNORE_DURING_ACTIVE_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_IGNORE_DURING_ACTIVE_MASK    0x000080
#define GP_WB_PMUD_PU_GLOBAL_LDO_RDY_IGNORE_DURING_ACTIVE_LSB     7

#define GP_WB_PMUD_POR_ON_GLOBAL_LDO_NOK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_POR_ON_GLOBAL_LDO_NOK_LEN     1
#define GP_WB_PMUD_POR_ON_GLOBAL_LDO_NOK_MASK    0x000100
#define GP_WB_PMUD_POR_ON_GLOBAL_LDO_NOK_LSB     8

#define GP_WB_PMUD_PU_IO_LDO_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_PU_IO_LDO_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_PU_IO_LDO_RDY_OVERRIDE_MASK    0x000200
#define GP_WB_PMUD_PU_IO_LDO_RDY_OVERRIDE_LSB     9

#define GP_WB_PMUD_DISABLE_VMT_ST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_DISABLE_VMT_ST_LEN     1
#define GP_WB_PMUD_DISABLE_VMT_ST_MASK    0x000400
#define GP_WB_PMUD_DISABLE_VMT_ST_LSB     10

#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_LEN     1
#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_MASK    0x000800
#define GP_WB_PMUD_DISABLE_VDDB_CUTOFF_LSB     11

#define GP_WB_PMUD_USE_XTAL_OSCILLATOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_USE_XTAL_OSCILLATOR_LEN     1
#define GP_WB_PMUD_USE_XTAL_OSCILLATOR_MASK    0x001000
#define GP_WB_PMUD_USE_XTAL_OSCILLATOR_LSB     12

#define GP_WB_PMUD_USE_RING_OSCILLATOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_USE_RING_OSCILLATOR_LEN     1
#define GP_WB_PMUD_USE_RING_OSCILLATOR_MASK    0x002000
#define GP_WB_PMUD_USE_RING_OSCILLATOR_LSB     13

#define GP_WB_PMUD_CLK_29M_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_CLK_29M_PUP_LEN     1
#define GP_WB_PMUD_CLK_29M_PUP_MASK    0x004000
#define GP_WB_PMUD_CLK_29M_PUP_LSB     14

#define GP_WB_PMUD_CLK_32M_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_CLK_32M_PUP_LEN     1
#define GP_WB_PMUD_CLK_32M_PUP_MASK    0x008000
#define GP_WB_PMUD_CLK_32M_PUP_LSB     15

#define GP_WB_PMUD_CLK_XT32K_PUP_FORCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_CLK_XT32K_PUP_FORCE_LEN     1
#define GP_WB_PMUD_CLK_XT32K_PUP_FORCE_MASK    0x010000
#define GP_WB_PMUD_CLK_XT32K_PUP_FORCE_LSB     16

#define GP_WB_PMUD_IMMEDIATE_WAKEUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x600)
#define GP_WB_PMUD_IMMEDIATE_WAKEUP_LEN     1
#define GP_WB_PMUD_IMMEDIATE_WAKEUP_MASK    0x020000
#define GP_WB_PMUD_IMMEDIATE_WAKEUP_LSB     17

#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x603)
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_0_LEN     1
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_0_MASK    0x03
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_0_LSB     0

#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x603)
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_1_LEN     1
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_1_MASK    0x0C
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_1_LSB     2

#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x603)
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_2_LEN     1
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_2_MASK    0x30
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_2_LSB     4

#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x603)
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_3_LEN     1
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_3_MASK    0xC0
#define GP_WB_PMUD_SM_BLOCK_REMAP_ENTRY_3_LSB     6

#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x604)
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_0_LEN     1
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_0_MASK    0x03
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_0_LSB     0

#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x604)
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_1_LEN     1
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_1_MASK    0x0C
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_1_LSB     2

#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x604)
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_2_LEN     1
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_2_MASK    0x30
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_2_LSB     4

#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x604)
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_3_LEN     1
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_3_MASK    0xC0
#define GP_WB_PMUD_UCRAM_BLOCK_REMAP_ENTRY_3_LSB     6

#define GP_WB_PMUD_LOCK_RAM_PKEY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x605)
#define GP_WB_PMUD_LOCK_RAM_PKEY_0_LEN     1
#define GP_WB_PMUD_LOCK_RAM_PKEY_0_MASK    0x02
#define GP_WB_PMUD_LOCK_RAM_PKEY_0_LSB     1

#define GP_WB_PMUD_LOCK_RAM_PKEY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x605)
#define GP_WB_PMUD_LOCK_RAM_PKEY_1_LEN     1
#define GP_WB_PMUD_LOCK_RAM_PKEY_1_MASK    0x04
#define GP_WB_PMUD_LOCK_RAM_PKEY_1_LSB     2

#define GP_WB_PMUD_LOCK_RAM_PKEY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x605)
#define GP_WB_PMUD_LOCK_RAM_PKEY_2_LEN     1
#define GP_WB_PMUD_LOCK_RAM_PKEY_2_MASK    0x08
#define GP_WB_PMUD_LOCK_RAM_PKEY_2_LSB     3

#define GP_WB_PMUD_LOCK_RAM_PKEY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x605)
#define GP_WB_PMUD_LOCK_RAM_PKEY_3_LEN     1
#define GP_WB_PMUD_LOCK_RAM_PKEY_3_MASK    0x10
#define GP_WB_PMUD_LOCK_RAM_PKEY_3_LSB     4

#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x605)
#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_LEN     1
#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_MASK    0x20
#define GP_WB_PMUD_LOCK_RAM_BLOCK_REMAP_ENTRIES_LSB     5

#define GP_WB_PMUD_DISABLE_UC_DEBUG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x606)
#define GP_WB_PMUD_DISABLE_UC_DEBUG_LEN     1
#define GP_WB_PMUD_DISABLE_UC_DEBUG_MASK    0x01
#define GP_WB_PMUD_DISABLE_UC_DEBUG_LSB     0

#define GP_WB_PMUD_DISABLE_SWJDP_ITF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x606)
#define GP_WB_PMUD_DISABLE_SWJDP_ITF_LEN     1
#define GP_WB_PMUD_DISABLE_SWJDP_ITF_MASK    0x02
#define GP_WB_PMUD_DISABLE_SWJDP_ITF_LSB     1

#define GP_WB_PMUD_LOCK_ALL_FLASH_ACCESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x606)
#define GP_WB_PMUD_LOCK_ALL_FLASH_ACCESS_LEN     1
#define GP_WB_PMUD_LOCK_ALL_FLASH_ACCESS_MASK    0x04
#define GP_WB_PMUD_LOCK_ALL_FLASH_ACCESS_LSB     2

#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_LEN     1
#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_MASK    0x0001
#define GP_WB_PMUD_GPIO_FUNCTION_ENABLE_LSB     0

#define GP_WB_PMUD_GPIO_EV_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_EV_DELAY_LEN     1
#define GP_WB_PMUD_GPIO_EV_DELAY_MASK    0x0002
#define GP_WB_PMUD_GPIO_EV_DELAY_LSB     1

#define GP_WB_PMUD_GPIO_PULSE_PERIOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_PULSE_PERIOD_LEN     1
#define GP_WB_PMUD_GPIO_PULSE_PERIOD_MASK    0x003C
#define GP_WB_PMUD_GPIO_PULSE_PERIOD_LSB     2

#define GP_WB_PMUD_GPIO_0_USE_LATCHED_DI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_0_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_0_USE_LATCHED_DI_MASK    0x0100
#define GP_WB_PMUD_GPIO_0_USE_LATCHED_DI_LSB     8

#define GP_WB_PMUD_GPIO_2_USE_LATCHED_DI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_2_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_2_USE_LATCHED_DI_MASK    0x0200
#define GP_WB_PMUD_GPIO_2_USE_LATCHED_DI_LSB     9

#define GP_WB_PMUD_GPIO_15_USE_LATCHED_DI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_15_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_15_USE_LATCHED_DI_MASK    0x0400
#define GP_WB_PMUD_GPIO_15_USE_LATCHED_DI_LSB     10

#define GP_WB_PMUD_GPIO_17_USE_LATCHED_DI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_GPIO_17_USE_LATCHED_DI_LEN     1
#define GP_WB_PMUD_GPIO_17_USE_LATCHED_DI_MASK    0x0800
#define GP_WB_PMUD_GPIO_17_USE_LATCHED_DI_LSB     11

#define GP_WB_PMUD_KEEP_INPUT_BUFFERS_ON_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_KEEP_INPUT_BUFFERS_ON_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_KEEP_INPUT_BUFFERS_ON_DURING_SLEEP_MASK    0x1000
#define GP_WB_PMUD_KEEP_INPUT_BUFFERS_ON_DURING_SLEEP_LSB     12

#define GP_WB_PMUD_USE_SCHMITT_TRIGGER_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x608)
#define GP_WB_PMUD_USE_SCHMITT_TRIGGER_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_USE_SCHMITT_TRIGGER_DURING_SLEEP_MASK    0x2000
#define GP_WB_PMUD_USE_SCHMITT_TRIGGER_DURING_SLEEP_LSB     13

#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_MASK    0x000000000003
#define GP_WB_PMUD_WAKEUP_PIN_MODE_0_LSB     0

#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_MASK    0x00000000000C
#define GP_WB_PMUD_WAKEUP_PIN_MODE_1_LSB     2

#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_MASK    0x000000000030
#define GP_WB_PMUD_WAKEUP_PIN_MODE_2_LSB     4

#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_MASK    0x0000000000C0
#define GP_WB_PMUD_WAKEUP_PIN_MODE_3_LSB     6

#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_MASK    0x000000000300
#define GP_WB_PMUD_WAKEUP_PIN_MODE_4_LSB     8

#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_MASK    0x000000000C00
#define GP_WB_PMUD_WAKEUP_PIN_MODE_5_LSB     10

#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_MASK    0x000000003000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_6_LSB     12

#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_MASK    0x00000000C000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_7_LSB     14

#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_MASK    0x000000030000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_8_LSB     16

#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_MASK    0x0000000C0000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_9_LSB     18

#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_MASK    0x000000300000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_10_LSB     20

#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_MASK    0x000000C00000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_11_LSB     22

#define GP_WB_PMUD_WAKEUP_PIN_MODE_12_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_12_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_12_MASK    0x000003000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_12_LSB     24

#define GP_WB_PMUD_WAKEUP_PIN_MODE_13_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_13_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_13_MASK    0x00000C000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_13_LSB     26

#define GP_WB_PMUD_WAKEUP_PIN_MODE_14_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_14_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_14_MASK    0x000030000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_14_LSB     28

#define GP_WB_PMUD_WAKEUP_PIN_MODE_15_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_15_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_15_MASK    0x0000C0000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_15_LSB     30

#define GP_WB_PMUD_WAKEUP_PIN_MODE_16_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_16_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_16_MASK    0x000300000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_16_LSB     32

#define GP_WB_PMUD_WAKEUP_PIN_MODE_17_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_17_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_17_MASK    0x000C00000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_17_LSB     34

#define GP_WB_PMUD_WAKEUP_PIN_MODE_18_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_18_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_18_MASK    0x003000000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_18_LSB     36

#define GP_WB_PMUD_WAKEUP_PIN_MODE_19_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_19_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_19_MASK    0x00C000000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_19_LSB     38

#define GP_WB_PMUD_WAKEUP_PIN_MODE_20_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_20_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_20_MASK    0x030000000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_20_LSB     40

#define GP_WB_PMUD_WAKEUP_PIN_MODE_21_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_21_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_21_MASK    0x0C0000000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_21_LSB     42

#define GP_WB_PMUD_WAKEUP_PIN_MODE_22_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x60c)
#define GP_WB_PMUD_WAKEUP_PIN_MODE_22_LEN     1
#define GP_WB_PMUD_WAKEUP_PIN_MODE_22_MASK    0x300000000000
#define GP_WB_PMUD_WAKEUP_PIN_MODE_22_LSB     44

#define GP_WB_PMUD_SOFT_POR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x612)
#define GP_WB_PMUD_SOFT_POR_LEN     1
#define GP_WB_PMUD_SOFT_POR_MASK    0x01
#define GP_WB_PMUD_SOFT_POR_LSB     0

#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x612)
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_LEN     1
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_MASK    0x02
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_MW_LSB     1

#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x612)
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_LEN     1
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_MASK    0x04
#define GP_WB_PMUD_SOFT_POR_INVALID_RAM_CRC_LSB     2

#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x612)
#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_LEN     1
#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_MASK    0x08
#define GP_WB_PMUD_SOFT_POR_INVALID_FLASH_BL_CRC_LSB     3

#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x612)
#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_LEN     1
#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_MASK    0x10
#define GP_WB_PMUD_SOFT_POR_BOOTLOADER_LSB     4

#define GP_WB_PMUD_SOFT_POR_PRESERVE_DBG_ITF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x612)
#define GP_WB_PMUD_SOFT_POR_PRESERVE_DBG_ITF_LEN     1
#define GP_WB_PMUD_SOFT_POR_PRESERVE_DBG_ITF_MASK    0x20
#define GP_WB_PMUD_SOFT_POR_PRESERVE_DBG_ITF_LSB     5

#define GP_WB_PMUD_PU_GLOBAL_LDO_OUT_DISCHARGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x613)
#define GP_WB_PMUD_PU_GLOBAL_LDO_OUT_DISCHARGE_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_OUT_DISCHARGE_MASK    0x01
#define GP_WB_PMUD_PU_GLOBAL_LDO_OUT_DISCHARGE_LSB     0

#define GP_WB_PMUD_XO_RDY_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x614)
#define GP_WB_PMUD_XO_RDY_OVERRIDE_LEN     1
#define GP_WB_PMUD_XO_RDY_OVERRIDE_MASK    0x01
#define GP_WB_PMUD_XO_RDY_OVERRIDE_LSB     0

#define GP_WB_PMUD_LPCMP_LVL_SLOT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x615)
#define GP_WB_PMUD_LPCMP_LVL_SLOT_0_LEN     1
#define GP_WB_PMUD_LPCMP_LVL_SLOT_0_MASK    0x3F
#define GP_WB_PMUD_LPCMP_LVL_SLOT_0_LSB     0

#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x615)
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_0_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_0_MASK    0x40
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_0_LSB     6

#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x615)
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_0_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_0_MASK    0x80
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_0_LSB     7

#define GP_WB_PMUD_LPCMP_LVL_SLOT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x616)
#define GP_WB_PMUD_LPCMP_LVL_SLOT_1_LEN     1
#define GP_WB_PMUD_LPCMP_LVL_SLOT_1_MASK    0x3F
#define GP_WB_PMUD_LPCMP_LVL_SLOT_1_LSB     0

#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x616)
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_1_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_1_MASK    0x40
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_1_LSB     6

#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x616)
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_1_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_1_MASK    0x80
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_1_LSB     7

#define GP_WB_PMUD_LPCMP_LVL_SLOT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x617)
#define GP_WB_PMUD_LPCMP_LVL_SLOT_2_LEN     1
#define GP_WB_PMUD_LPCMP_LVL_SLOT_2_MASK    0x3F
#define GP_WB_PMUD_LPCMP_LVL_SLOT_2_LSB     0

#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x617)
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_2_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_2_MASK    0x40
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_2_LSB     6

#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x617)
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_2_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_2_MASK    0x80
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_2_LSB     7

#define GP_WB_PMUD_LPCMP_LVL_SLOT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x618)
#define GP_WB_PMUD_LPCMP_LVL_SLOT_3_LEN     1
#define GP_WB_PMUD_LPCMP_LVL_SLOT_3_MASK    0x3F
#define GP_WB_PMUD_LPCMP_LVL_SLOT_3_LSB     0

#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x618)
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_3_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_3_MASK    0x40
#define GP_WB_PMUD_LPCMP_COMPARE_VALUE_SLOT_3_LSB     6

#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x618)
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_3_LEN     1
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_3_MASK    0x80
#define GP_WB_PMUD_LPCMP_COMPARE_ENABLE_SLOT_3_LSB     7

#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x619)
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_0_LEN     1
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_0_MASK    0x07
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_0_LSB     0

#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x619)
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_1_LEN     1
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_1_MASK    0x38
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_1_LSB     3

#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_0_AND_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x619)
#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_0_AND_1_LEN     1
#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_0_AND_1_MASK    0x40
#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_0_AND_1_LSB     6

#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61a)
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_2_LEN     1
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_2_MASK    0x07
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_2_LSB     0

#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61a)
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_3_LEN     1
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_3_MASK    0x38
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_SLOT_3_LSB     3

#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_2_AND_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61a)
#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_2_AND_3_LEN     1
#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_2_AND_3_MASK    0x40
#define GP_WB_PMUD_LPCMP_WINDOW_ENABLE_SLOT_2_AND_3_LSB     6

#define GP_WB_PMUD_LPCMP_CLK_DIV_FACTOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61b)
#define GP_WB_PMUD_LPCMP_CLK_DIV_FACTOR_LEN     1
#define GP_WB_PMUD_LPCMP_CLK_DIV_FACTOR_MASK    0x07
#define GP_WB_PMUD_LPCMP_CLK_DIV_FACTOR_LSB     0

#define GP_WB_PMUD_LPCMP_PUP_FORCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61b)
#define GP_WB_PMUD_LPCMP_PUP_FORCE_LEN     1
#define GP_WB_PMUD_LPCMP_PUP_FORCE_MASK    0x08
#define GP_WB_PMUD_LPCMP_PUP_FORCE_LSB     3

#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_PUP_FORCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61b)
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_PUP_FORCE_LEN     1
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_PUP_FORCE_MASK    0x10
#define GP_WB_PMUD_LPCMP_CHANNEL_SEL_PUP_FORCE_LSB     4

#define GP_WB_PMUD_LPDET_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61d)
#define GP_WB_PMUD_LPDET_PUP_LEN     1
#define GP_WB_PMUD_LPDET_PUP_MASK    0x01
#define GP_WB_PMUD_LPDET_PUP_LSB     0

#define GP_WB_PMUD_LPDET_LVL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61d)
#define GP_WB_PMUD_LPDET_LVL_LEN     1
#define GP_WB_PMUD_LPDET_LVL_MASK    0x06
#define GP_WB_PMUD_LPDET_LVL_LSB     1

#define GP_WB_PMUD_VDOUBLER_PUP_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61d)
#define GP_WB_PMUD_VDOUBLER_PUP_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_VDOUBLER_PUP_DURING_SLEEP_MASK    0x08
#define GP_WB_PMUD_VDOUBLER_PUP_DURING_SLEEP_LSB     3

#define GP_WB_PMUD_ENABLE_ASYNC_STATUS_READOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x61d)
#define GP_WB_PMUD_ENABLE_ASYNC_STATUS_READOUT_LEN     1
#define GP_WB_PMUD_ENABLE_ASYNC_STATUS_READOUT_MASK    0x10
#define GP_WB_PMUD_ENABLE_ASYNC_STATUS_READOUT_LSB     4

#define GP_WB_PMUD_MATCH_ANT1_TUNE_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x622)
#define GP_WB_PMUD_MATCH_ANT1_TUNE_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_MATCH_ANT1_TUNE_DURING_SLEEP_MASK    0x07
#define GP_WB_PMUD_MATCH_ANT1_TUNE_DURING_SLEEP_LSB     0

#define GP_WB_PMUD_MATCH_ANT2_TUNE_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x622)
#define GP_WB_PMUD_MATCH_ANT2_TUNE_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_MATCH_ANT2_TUNE_DURING_SLEEP_MASK    0x38
#define GP_WB_PMUD_MATCH_ANT2_TUNE_DURING_SLEEP_LSB     3

#define GP_WB_PMUD_MATCH_ANT1_SELECT_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x622)
#define GP_WB_PMUD_MATCH_ANT1_SELECT_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_MATCH_ANT1_SELECT_DURING_SLEEP_MASK    0x40
#define GP_WB_PMUD_MATCH_ANT1_SELECT_DURING_SLEEP_LSB     6

#define GP_WB_PMUD_MATCH_ANT2_SELECT_DURING_SLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x622)
#define GP_WB_PMUD_MATCH_ANT2_SELECT_DURING_SLEEP_LEN     1
#define GP_WB_PMUD_MATCH_ANT2_SELECT_DURING_SLEEP_MASK    0x80
#define GP_WB_PMUD_MATCH_ANT2_SELECT_DURING_SLEEP_LSB     7

#define GP_WB_PMUD_POR_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x624)
#define GP_WB_PMUD_POR_REASON_LEN     1
#define GP_WB_PMUD_POR_REASON_MASK    0x0F
#define GP_WB_PMUD_POR_REASON_LSB     0

#define GP_WB_PMUD_WKUP_REASON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x624)
#define GP_WB_PMUD_WKUP_REASON_LEN     1
#define GP_WB_PMUD_WKUP_REASON_MASK    0x70
#define GP_WB_PMUD_WKUP_REASON_LSB     4

#define GP_WB_PMUD_CLK_32M_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x625)
#define GP_WB_PMUD_CLK_32M_RDY_LEN     1
#define GP_WB_PMUD_CLK_32M_RDY_MASK    0x01
#define GP_WB_PMUD_CLK_32M_RDY_LSB     0

#define GP_WB_PMUD_CLK_29M_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x625)
#define GP_WB_PMUD_CLK_29M_RDY_LEN     1
#define GP_WB_PMUD_CLK_29M_RDY_MASK    0x02
#define GP_WB_PMUD_CLK_29M_RDY_LSB     1

#define GP_WB_PMUD_COMP_EVENTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x625)
#define GP_WB_PMUD_COMP_EVENTS_LEN     1
#define GP_WB_PMUD_COMP_EVENTS_MASK    0x3C
#define GP_WB_PMUD_COMP_EVENTS_LSB     2

#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_0_8KB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x629)
#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_0_8KB_LEN     1
#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_0_8KB_MASK    0x01
#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_0_8KB_LSB     0

#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_8_32KB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x629)
#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_8_32KB_LEN     1
#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_8_32KB_MASK    0x02
#define GP_WB_PMUD_PMU_VDDRAM_SEL_SYSRAM_8_32KB_LSB     1

#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_0_32KB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x629)
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_0_32KB_LEN     1
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_0_32KB_MASK    0x04
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_0_32KB_LSB     2

#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_32_64KB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x629)
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_32_64KB_LEN     1
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_32_64KB_MASK    0x08
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_32_64KB_LSB     3

#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_64_96KB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x629)
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_64_96KB_LEN     1
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_64_96KB_MASK    0x10
#define GP_WB_PMUD_PMU_VDDRAM_SEL_UCRAM_64_96KB_LSB     4

#define GP_WB_PMUD_XO_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_XO_LDO_REFBITS_LEN     1
#define GP_WB_PMUD_XO_LDO_REFBITS_MASK    0x0000001F
#define GP_WB_PMUD_XO_LDO_REFBITS_LSB     0

#define GP_WB_PMUD_PMU_VDDRAM_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PMU_VDDRAM_TUNE_LEN     1
#define GP_WB_PMUD_PMU_VDDRAM_TUNE_MASK    0x000000E0
#define GP_WB_PMUD_PMU_VDDRAM_TUNE_LSB     5

#define GP_WB_PMUD_PMU_VDDREF_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PMU_VDDREF_TUNE_LEN     1
#define GP_WB_PMUD_PMU_VDDREF_TUNE_MASK    0x00000F00
#define GP_WB_PMUD_PMU_VDDREF_TUNE_LSB     8

#define GP_WB_PMUD_PMU_VMT_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PMU_VMT_TUNE_LEN     1
#define GP_WB_PMUD_PMU_VMT_TUNE_MASK    0x0000F000
#define GP_WB_PMUD_PMU_VMT_TUNE_LSB     12

#define GP_WB_PMUD_PU_DIG_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PU_DIG_LDO_REFBITS_LEN     1
#define GP_WB_PMUD_PU_DIG_LDO_REFBITS_MASK    0x000F0000
#define GP_WB_PMUD_PU_DIG_LDO_REFBITS_LSB     16

#define GP_WB_PMUD_PU_IO_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PU_IO_LDO_REFBITS_LEN     1
#define GP_WB_PMUD_PU_IO_LDO_REFBITS_MASK    0x00F00000
#define GP_WB_PMUD_PU_IO_LDO_REFBITS_LSB     20

#define GP_WB_PMUD_PMU_VDDRET_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PMU_VDDRET_TUNE_LEN     1
#define GP_WB_PMUD_PMU_VDDRET_TUNE_MASK    0x07000000
#define GP_WB_PMUD_PMU_VDDRET_TUNE_LSB     24

#define GP_WB_PMUD_PU_GLOBAL_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x62c)
#define GP_WB_PMUD_PU_GLOBAL_LDO_REFBITS_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_REFBITS_MASK    0x38000000
#define GP_WB_PMUD_PU_GLOBAL_LDO_REFBITS_LSB     27

#define GP_WB_PMUD_PMU_BG_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x630)
#define GP_WB_PMUD_PMU_BG_TUNE_LEN     1
#define GP_WB_PMUD_PMU_BG_TUNE_MASK    0x0F
#define GP_WB_PMUD_PMU_BG_TUNE_LSB     0

#define GP_WB_PMUD_PMU_BG_BIAS_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x630)
#define GP_WB_PMUD_PMU_BG_BIAS_TUNE_LEN     1
#define GP_WB_PMUD_PMU_BG_BIAS_TUNE_MASK    0x70
#define GP_WB_PMUD_PMU_BG_BIAS_TUNE_LSB     4

#define GP_WB_PMUD_XT32K_CURRENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XT32K_CURRENT_LEN     1
#define GP_WB_PMUD_XT32K_CURRENT_MASK    0x000000000000007F
#define GP_WB_PMUD_XT32K_CURRENT_LSB     0

#define GP_WB_PMUD_PMU_BG_LPF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_BG_LPF_LEN     1
#define GP_WB_PMUD_PMU_BG_LPF_MASK    0x0000000000000080
#define GP_WB_PMUD_PMU_BG_LPF_LSB     7

#define GP_WB_PMUD_PMU_RC64K_TUNEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_RC64K_TUNEN_LEN     1
#define GP_WB_PMUD_PMU_RC64K_TUNEN_MASK    0x0000000000001F00
#define GP_WB_PMUD_PMU_RC64K_TUNEN_LSB     8

#define GP_WB_PMUD_RCLJ_SPARE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_RCLJ_SPARE_LEN     1
#define GP_WB_PMUD_RCLJ_SPARE_MASK    0x000000000000E000
#define GP_WB_PMUD_RCLJ_SPARE_LSB     13

#define GP_WB_PMUD_PMU_RC64K_TUNEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_RC64K_TUNEP_LEN     1
#define GP_WB_PMUD_PMU_RC64K_TUNEP_MASK    0x00000000001F0000
#define GP_WB_PMUD_PMU_RC64K_TUNEP_LSB     16

#define GP_WB_PMUD_XO_BUF_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_BUF_STRENGTH_LEN     1
#define GP_WB_PMUD_XO_BUF_STRENGTH_MASK    0x0000000000E00000
#define GP_WB_PMUD_XO_BUF_STRENGTH_LSB     21

#define GP_WB_PMUD_FLASH_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_FLASH_REFBITS_LEN     1
#define GP_WB_PMUD_FLASH_REFBITS_MASK    0x000000000F000000
#define GP_WB_PMUD_FLASH_REFBITS_LSB     24

#define GP_WB_PMUD_XO_RING29M_COURSE_BANK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_RING29M_COURSE_BANK_LEN     1
#define GP_WB_PMUD_XO_RING29M_COURSE_BANK_MASK    0x00000000F0000000
#define GP_WB_PMUD_XO_RING29M_COURSE_BANK_LSB     28

#define GP_WB_PMUD_XO_RING29M_FINE_BANK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_RING29M_FINE_BANK_LEN     1
#define GP_WB_PMUD_XO_RING29M_FINE_BANK_MASK    0x0000000F00000000
#define GP_WB_PMUD_XO_RING29M_FINE_BANK_LSB     32

#define GP_WB_PMUD_XO_AGC_LEVEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_AGC_LEVEL_LEN     1
#define GP_WB_PMUD_XO_AGC_LEVEL_MASK    0x0000003000000000
#define GP_WB_PMUD_XO_AGC_LEVEL_LSB     36

#define GP_WB_PMUD_XO_TRIMCAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_TRIMCAP_LEN     1
#define GP_WB_PMUD_XO_TRIMCAP_MASK    0x000000C000000000
#define GP_WB_PMUD_XO_TRIMCAP_LSB     38

#define GP_WB_PMUD_PMU_VDDREF_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_VDDREF_DISABLE_LEN     1
#define GP_WB_PMUD_PMU_VDDREF_DISABLE_MASK    0x0000010000000000
#define GP_WB_PMUD_PMU_VDDREF_DISABLE_LSB     40

#define GP_WB_PMUD_PMU_VDDREF_IN_STANDBY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_VDDREF_IN_STANDBY_LEN     1
#define GP_WB_PMUD_PMU_VDDREF_IN_STANDBY_MASK    0x0000020000000000
#define GP_WB_PMUD_PMU_VDDREF_IN_STANDBY_LSB     41

#define GP_WB_PMUD_PMU_VDDRET_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_VDDRET_DISABLE_LEN     1
#define GP_WB_PMUD_PMU_VDDRET_DISABLE_MASK    0x0000040000000000
#define GP_WB_PMUD_PMU_VDDRET_DISABLE_LSB     42

#define GP_WB_PMUD_RC64KLJ_DEBUG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_RC64KLJ_DEBUG_LEN     1
#define GP_WB_PMUD_RC64KLJ_DEBUG_MASK    0x0000080000000000
#define GP_WB_PMUD_RC64KLJ_DEBUG_LSB     43

#define GP_WB_PMUD_PMU_VMT_1K_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PMU_VMT_1K_LEN     1
#define GP_WB_PMUD_PMU_VMT_1K_MASK    0x0000100000000000
#define GP_WB_PMUD_PMU_VMT_1K_LSB     44

#define GP_WB_PMUD_PU_DIG_LDO_BLEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_DIG_LDO_BLEED_LEN     1
#define GP_WB_PMUD_PU_DIG_LDO_BLEED_MASK    0x0000200000000000
#define GP_WB_PMUD_PU_DIG_LDO_BLEED_LSB     45

#define GP_WB_PMUD_PU_DIG_LDO_DISCHARGE_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_DIG_LDO_DISCHARGE_EN_LEN     1
#define GP_WB_PMUD_PU_DIG_LDO_DISCHARGE_EN_MASK    0x0000400000000000
#define GP_WB_PMUD_PU_DIG_LDO_DISCHARGE_EN_LSB     46

#define GP_WB_PMUD_PU_DIG_LDO_IDDQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_DIG_LDO_IDDQ_LEN     1
#define GP_WB_PMUD_PU_DIG_LDO_IDDQ_MASK    0x0000800000000000
#define GP_WB_PMUD_PU_DIG_LDO_IDDQ_LSB     47

#define GP_WB_PMUD_PU_DIG_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_DIG_LDO_RES_BYPASS_LEN     1
#define GP_WB_PMUD_PU_DIG_LDO_RES_BYPASS_MASK    0x0001000000000000
#define GP_WB_PMUD_PU_DIG_LDO_RES_BYPASS_LSB     48

#define GP_WB_PMUD_PU_GLOBAL_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_GLOBAL_LDO_BLEED_OFF_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_BLEED_OFF_MASK    0x0002000000000000
#define GP_WB_PMUD_PU_GLOBAL_LDO_BLEED_OFF_LSB     49

#define GP_WB_PMUD_PU_GLOBAL_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_GLOBAL_LDO_RES_BYPASS_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_RES_BYPASS_MASK    0x0004000000000000
#define GP_WB_PMUD_PU_GLOBAL_LDO_RES_BYPASS_LSB     50

#define GP_WB_PMUD_PU_GLOBAL_LDO_TEST_CUR_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_GLOBAL_LDO_TEST_CUR_EN_LEN     1
#define GP_WB_PMUD_PU_GLOBAL_LDO_TEST_CUR_EN_MASK    0x0008000000000000
#define GP_WB_PMUD_PU_GLOBAL_LDO_TEST_CUR_EN_LSB     51

#define GP_WB_PMUD_PU_IO_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_IO_LDO_BLEED_OFF_LEN     1
#define GP_WB_PMUD_PU_IO_LDO_BLEED_OFF_MASK    0x0010000000000000
#define GP_WB_PMUD_PU_IO_LDO_BLEED_OFF_LSB     52

#define GP_WB_PMUD_PU_IO_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_PU_IO_LDO_RES_BYPASS_LEN     1
#define GP_WB_PMUD_PU_IO_LDO_RES_BYPASS_MASK    0x0020000000000000
#define GP_WB_PMUD_PU_IO_LDO_RES_BYPASS_LSB     53

#define GP_WB_PMUD_XO_AGC_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_AGC_OFF_LEN     1
#define GP_WB_PMUD_XO_AGC_OFF_MASK    0x0040000000000000
#define GP_WB_PMUD_XO_AGC_OFF_LSB     54

#define GP_WB_PMUD_XO_CLK_32M_DRIVE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_CLK_32M_DRIVE_ENABLE_LEN     1
#define GP_WB_PMUD_XO_CLK_32M_DRIVE_ENABLE_MASK    0x0080000000000000
#define GP_WB_PMUD_XO_CLK_32M_DRIVE_ENABLE_LSB     55

#define GP_WB_PMUD_XO_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_LDO_BLEED_OFF_LEN     1
#define GP_WB_PMUD_XO_LDO_BLEED_OFF_MASK    0x0100000000000000
#define GP_WB_PMUD_XO_LDO_BLEED_OFF_LSB     56

#define GP_WB_PMUD_XO_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x634)
#define GP_WB_PMUD_XO_LDO_RES_BYPASS_LEN     1
#define GP_WB_PMUD_XO_LDO_RES_BYPASS_MASK    0x0200000000000000
#define GP_WB_PMUD_XO_LDO_RES_BYPASS_LSB     57

#define GP_WB_PMUD_TESTBUS_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x63c)
#define GP_WB_PMUD_TESTBUS_SEL_LEN     1
#define GP_WB_PMUD_TESTBUS_SEL_MASK    0x07
#define GP_WB_PMUD_TESTBUS_SEL_LSB     0

#define GP_WB_PMUD_TESTBUS_PMU_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x63c)
#define GP_WB_PMUD_TESTBUS_PMU_EN_LEN     1
#define GP_WB_PMUD_TESTBUS_PMU_EN_MASK    0x08
#define GP_WB_PMUD_TESTBUS_PMU_EN_LSB     3

#define GP_WB_PMUD_TESTBUS_PMU_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x63c)
#define GP_WB_PMUD_TESTBUS_PMU_SEL_LEN     1
#define GP_WB_PMUD_TESTBUS_PMU_SEL_MASK    0x10
#define GP_WB_PMUD_TESTBUS_PMU_SEL_LSB     4

/***************************
 * layout: iob
 ***************************/
#define GP_WB_IOB_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0700) 
#define GP_WB_IOB_SIZE  0x0032
#define GP_WB_IOB_MAX_MEMBER_SIZE  6

#define GP_WB_IOB_DBG0_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x700)
#define GP_WB_IOB_DBG0_SEL_LEN     1
#define GP_WB_IOB_DBG0_SEL_MASK    0xFF
#define GP_WB_IOB_DBG0_SEL_LSB     0

#define GP_WB_IOB_DBG1_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x701)
#define GP_WB_IOB_DBG1_SEL_LEN     1
#define GP_WB_IOB_DBG1_SEL_MASK    0xFF
#define GP_WB_IOB_DBG1_SEL_LSB     0

#define GP_WB_IOB_DBG2_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x702)
#define GP_WB_IOB_DBG2_SEL_LEN     1
#define GP_WB_IOB_DBG2_SEL_MASK    0xFF
#define GP_WB_IOB_DBG2_SEL_LSB     0

#define GP_WB_IOB_DBG3_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x703)
#define GP_WB_IOB_DBG3_SEL_LEN     1
#define GP_WB_IOB_DBG3_SEL_MASK    0xFF
#define GP_WB_IOB_DBG3_SEL_LSB     0

#define GP_WB_IOB_DBG4_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x704)
#define GP_WB_IOB_DBG4_SEL_LEN     1
#define GP_WB_IOB_DBG4_SEL_MASK    0xFF
#define GP_WB_IOB_DBG4_SEL_LSB     0

#define GP_WB_IOB_DBG5_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x705)
#define GP_WB_IOB_DBG5_SEL_LEN     1
#define GP_WB_IOB_DBG5_SEL_MASK    0xFF
#define GP_WB_IOB_DBG5_SEL_LSB     0

#define GP_WB_IOB_GPIO_0_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_0_CFG_LEN     1
#define GP_WB_IOB_GPIO_0_CFG_MASK    0x000000000003
#define GP_WB_IOB_GPIO_0_CFG_LSB     0

#define GP_WB_IOB_GPIO_1_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_1_CFG_LEN     1
#define GP_WB_IOB_GPIO_1_CFG_MASK    0x00000000000C
#define GP_WB_IOB_GPIO_1_CFG_LSB     2

#define GP_WB_IOB_GPIO_2_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_2_CFG_LEN     1
#define GP_WB_IOB_GPIO_2_CFG_MASK    0x000000000030
#define GP_WB_IOB_GPIO_2_CFG_LSB     4

#define GP_WB_IOB_GPIO_3_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_3_CFG_LEN     1
#define GP_WB_IOB_GPIO_3_CFG_MASK    0x0000000000C0
#define GP_WB_IOB_GPIO_3_CFG_LSB     6

#define GP_WB_IOB_GPIO_4_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_4_CFG_LEN     1
#define GP_WB_IOB_GPIO_4_CFG_MASK    0x000000000300
#define GP_WB_IOB_GPIO_4_CFG_LSB     8

#define GP_WB_IOB_GPIO_5_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_5_CFG_LEN     1
#define GP_WB_IOB_GPIO_5_CFG_MASK    0x000000000C00
#define GP_WB_IOB_GPIO_5_CFG_LSB     10

#define GP_WB_IOB_GPIO_6_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_6_CFG_LEN     1
#define GP_WB_IOB_GPIO_6_CFG_MASK    0x000000003000
#define GP_WB_IOB_GPIO_6_CFG_LSB     12

#define GP_WB_IOB_GPIO_7_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_7_CFG_LEN     1
#define GP_WB_IOB_GPIO_7_CFG_MASK    0x00000000C000
#define GP_WB_IOB_GPIO_7_CFG_LSB     14

#define GP_WB_IOB_GPIO_8_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_8_CFG_LEN     1
#define GP_WB_IOB_GPIO_8_CFG_MASK    0x000000030000
#define GP_WB_IOB_GPIO_8_CFG_LSB     16

#define GP_WB_IOB_GPIO_9_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_9_CFG_LEN     1
#define GP_WB_IOB_GPIO_9_CFG_MASK    0x0000000C0000
#define GP_WB_IOB_GPIO_9_CFG_LSB     18

#define GP_WB_IOB_GPIO_10_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_10_CFG_LEN     1
#define GP_WB_IOB_GPIO_10_CFG_MASK    0x000000300000
#define GP_WB_IOB_GPIO_10_CFG_LSB     20

#define GP_WB_IOB_GPIO_11_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_11_CFG_LEN     1
#define GP_WB_IOB_GPIO_11_CFG_MASK    0x000000C00000
#define GP_WB_IOB_GPIO_11_CFG_LSB     22

#define GP_WB_IOB_GPIO_12_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_12_CFG_LEN     1
#define GP_WB_IOB_GPIO_12_CFG_MASK    0x000003000000
#define GP_WB_IOB_GPIO_12_CFG_LSB     24

#define GP_WB_IOB_GPIO_13_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_13_CFG_LEN     1
#define GP_WB_IOB_GPIO_13_CFG_MASK    0x00000C000000
#define GP_WB_IOB_GPIO_13_CFG_LSB     26

#define GP_WB_IOB_GPIO_14_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_14_CFG_LEN     1
#define GP_WB_IOB_GPIO_14_CFG_MASK    0x000030000000
#define GP_WB_IOB_GPIO_14_CFG_LSB     28

#define GP_WB_IOB_GPIO_15_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_15_CFG_LEN     1
#define GP_WB_IOB_GPIO_15_CFG_MASK    0x0000C0000000
#define GP_WB_IOB_GPIO_15_CFG_LSB     30

#define GP_WB_IOB_GPIO_16_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_16_CFG_LEN     1
#define GP_WB_IOB_GPIO_16_CFG_MASK    0x000300000000
#define GP_WB_IOB_GPIO_16_CFG_LSB     32

#define GP_WB_IOB_GPIO_17_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_17_CFG_LEN     1
#define GP_WB_IOB_GPIO_17_CFG_MASK    0x000C00000000
#define GP_WB_IOB_GPIO_17_CFG_LSB     34

#define GP_WB_IOB_GPIO_18_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_18_CFG_LEN     1
#define GP_WB_IOB_GPIO_18_CFG_MASK    0x003000000000
#define GP_WB_IOB_GPIO_18_CFG_LSB     36

#define GP_WB_IOB_GPIO_21_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_21_CFG_LEN     1
#define GP_WB_IOB_GPIO_21_CFG_MASK    0x0C0000000000
#define GP_WB_IOB_GPIO_21_CFG_LSB     42

#define GP_WB_IOB_GPIO_22_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x708)
#define GP_WB_IOB_GPIO_22_CFG_LEN     1
#define GP_WB_IOB_GPIO_22_CFG_MASK    0x300000000000
#define GP_WB_IOB_GPIO_22_CFG_LSB     44

#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_MASK    0x000003
#define GP_WB_IOB_GPIO_0_3_DRIVE_STRENGTH_LSB     0

#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_MASK    0x000004
#define GP_WB_IOB_GPIO_0_3_SCHMITT_TRIGGER_LSB     2

#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_MASK    0x000018
#define GP_WB_IOB_GPIO_4_7_DRIVE_STRENGTH_LSB     3

#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_MASK    0x000020
#define GP_WB_IOB_GPIO_4_7_SCHMITT_TRIGGER_LSB     5

#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_MASK    0x0000C0
#define GP_WB_IOB_GPIO_8_11_DRIVE_STRENGTH_LSB     6

#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_MASK    0x000100
#define GP_WB_IOB_GPIO_8_11_SCHMITT_TRIGGER_LSB     8

#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_MASK    0x000600
#define GP_WB_IOB_GPIO_12_15_DRIVE_STRENGTH_LSB     9

#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_MASK    0x000800
#define GP_WB_IOB_GPIO_12_15_SCHMITT_TRIGGER_LSB     11

#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_MASK    0x003000
#define GP_WB_IOB_GPIO_16_19_DRIVE_STRENGTH_LSB     12

#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_MASK    0x004000
#define GP_WB_IOB_GPIO_16_19_SCHMITT_TRIGGER_LSB     14

#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_LEN     1
#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_MASK    0x008000
#define GP_WB_IOB_GPIO_20_23_SCHMITT_TRIGGER_LSB     15

#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x710)
#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_LEN     1
#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_MASK    0x030000
#define GP_WB_IOB_GPIO_20_23_DRIVE_STRENGTH_LSB     16

#define GP_WB_IOB_GPIO_0_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_0_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_0_PULSECFG_MASK    0x000001
#define GP_WB_IOB_GPIO_0_PULSECFG_LSB     0

#define GP_WB_IOB_GPIO_1_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_1_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_1_PULSECFG_MASK    0x000002
#define GP_WB_IOB_GPIO_1_PULSECFG_LSB     1

#define GP_WB_IOB_GPIO_2_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_2_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_2_PULSECFG_MASK    0x000004
#define GP_WB_IOB_GPIO_2_PULSECFG_LSB     2

#define GP_WB_IOB_GPIO_3_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_3_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_3_PULSECFG_MASK    0x000008
#define GP_WB_IOB_GPIO_3_PULSECFG_LSB     3

#define GP_WB_IOB_GPIO_4_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_4_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_4_PULSECFG_MASK    0x000010
#define GP_WB_IOB_GPIO_4_PULSECFG_LSB     4

#define GP_WB_IOB_GPIO_5_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_5_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_5_PULSECFG_MASK    0x000020
#define GP_WB_IOB_GPIO_5_PULSECFG_LSB     5

#define GP_WB_IOB_GPIO_6_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_6_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_6_PULSECFG_MASK    0x000040
#define GP_WB_IOB_GPIO_6_PULSECFG_LSB     6

#define GP_WB_IOB_GPIO_7_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_7_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_7_PULSECFG_MASK    0x000080
#define GP_WB_IOB_GPIO_7_PULSECFG_LSB     7

#define GP_WB_IOB_GPIO_8_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_8_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_8_PULSECFG_MASK    0x000100
#define GP_WB_IOB_GPIO_8_PULSECFG_LSB     8

#define GP_WB_IOB_GPIO_9_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_9_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_9_PULSECFG_MASK    0x000200
#define GP_WB_IOB_GPIO_9_PULSECFG_LSB     9

#define GP_WB_IOB_GPIO_10_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_10_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_10_PULSECFG_MASK    0x000400
#define GP_WB_IOB_GPIO_10_PULSECFG_LSB     10

#define GP_WB_IOB_GPIO_11_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_11_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_11_PULSECFG_MASK    0x000800
#define GP_WB_IOB_GPIO_11_PULSECFG_LSB     11

#define GP_WB_IOB_GPIO_12_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_12_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_12_PULSECFG_MASK    0x001000
#define GP_WB_IOB_GPIO_12_PULSECFG_LSB     12

#define GP_WB_IOB_GPIO_13_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_13_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_13_PULSECFG_MASK    0x002000
#define GP_WB_IOB_GPIO_13_PULSECFG_LSB     13

#define GP_WB_IOB_GPIO_14_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_14_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_14_PULSECFG_MASK    0x004000
#define GP_WB_IOB_GPIO_14_PULSECFG_LSB     14

#define GP_WB_IOB_GPIO_15_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_15_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_15_PULSECFG_MASK    0x008000
#define GP_WB_IOB_GPIO_15_PULSECFG_LSB     15

#define GP_WB_IOB_GPIO_16_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_16_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_16_PULSECFG_MASK    0x010000
#define GP_WB_IOB_GPIO_16_PULSECFG_LSB     16

#define GP_WB_IOB_GPIO_17_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_17_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_17_PULSECFG_MASK    0x020000
#define GP_WB_IOB_GPIO_17_PULSECFG_LSB     17

#define GP_WB_IOB_GPIO_18_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_18_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_18_PULSECFG_MASK    0x040000
#define GP_WB_IOB_GPIO_18_PULSECFG_LSB     18

#define GP_WB_IOB_GPIO_21_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_21_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_21_PULSECFG_MASK    0x080000
#define GP_WB_IOB_GPIO_21_PULSECFG_LSB     19

#define GP_WB_IOB_GPIO_22_PULSECFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x714)
#define GP_WB_IOB_GPIO_22_PULSECFG_LEN     1
#define GP_WB_IOB_GPIO_22_PULSECFG_MASK    0x100000
#define GP_WB_IOB_GPIO_22_PULSECFG_LSB     20

#define GP_WB_IOB_GPIO_0_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x717)
#define GP_WB_IOB_GPIO_0_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_0_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_0_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_0_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x717)
#define GP_WB_IOB_GPIO_0_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_0_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_0_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_1_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x718)
#define GP_WB_IOB_GPIO_1_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_1_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_1_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_1_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x718)
#define GP_WB_IOB_GPIO_1_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_1_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_1_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_2_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x719)
#define GP_WB_IOB_GPIO_2_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_2_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_2_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_2_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x719)
#define GP_WB_IOB_GPIO_2_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_2_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_2_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_3_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71a)
#define GP_WB_IOB_GPIO_3_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_3_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_3_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_3_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71a)
#define GP_WB_IOB_GPIO_3_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_3_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_3_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_4_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71b)
#define GP_WB_IOB_GPIO_4_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_4_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_4_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_4_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71b)
#define GP_WB_IOB_GPIO_4_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_4_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_4_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_5_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71c)
#define GP_WB_IOB_GPIO_5_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_5_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_5_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_5_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71c)
#define GP_WB_IOB_GPIO_5_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_5_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_5_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_6_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71d)
#define GP_WB_IOB_GPIO_6_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_6_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_6_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_6_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71d)
#define GP_WB_IOB_GPIO_6_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_6_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_6_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_7_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71e)
#define GP_WB_IOB_GPIO_7_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_7_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_7_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_7_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71e)
#define GP_WB_IOB_GPIO_7_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_7_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_7_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_8_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71f)
#define GP_WB_IOB_GPIO_8_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_8_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_8_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_8_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x71f)
#define GP_WB_IOB_GPIO_8_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_8_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_8_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_9_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x720)
#define GP_WB_IOB_GPIO_9_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_9_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_9_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_9_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x720)
#define GP_WB_IOB_GPIO_9_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_9_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_9_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_10_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x721)
#define GP_WB_IOB_GPIO_10_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_10_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_10_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_10_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x721)
#define GP_WB_IOB_GPIO_10_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_10_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_10_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_11_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x722)
#define GP_WB_IOB_GPIO_11_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_11_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_11_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_11_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x722)
#define GP_WB_IOB_GPIO_11_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_11_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_11_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_12_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x723)
#define GP_WB_IOB_GPIO_12_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_12_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_12_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_12_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x723)
#define GP_WB_IOB_GPIO_12_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_12_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_12_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_13_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x724)
#define GP_WB_IOB_GPIO_13_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_13_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_13_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_13_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x724)
#define GP_WB_IOB_GPIO_13_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_13_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_13_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_14_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x725)
#define GP_WB_IOB_GPIO_14_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_14_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_14_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_14_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x725)
#define GP_WB_IOB_GPIO_14_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_14_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_14_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_15_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x726)
#define GP_WB_IOB_GPIO_15_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_15_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_15_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_15_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x726)
#define GP_WB_IOB_GPIO_15_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_15_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_15_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_16_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x727)
#define GP_WB_IOB_GPIO_16_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_16_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_16_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_16_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x727)
#define GP_WB_IOB_GPIO_16_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_16_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_16_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_17_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x728)
#define GP_WB_IOB_GPIO_17_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_17_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_17_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_17_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x728)
#define GP_WB_IOB_GPIO_17_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_17_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_17_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_18_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x729)
#define GP_WB_IOB_GPIO_18_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_18_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_18_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_18_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x729)
#define GP_WB_IOB_GPIO_18_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_18_ALTERNATE_MASK    0x3E
#define GP_WB_IOB_GPIO_18_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_19_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72a)
#define GP_WB_IOB_GPIO_19_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_19_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_19_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_19_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72a)
#define GP_WB_IOB_GPIO_19_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_19_ALTERNATE_MASK    0x0E
#define GP_WB_IOB_GPIO_19_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_20_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72b)
#define GP_WB_IOB_GPIO_20_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_20_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_20_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_20_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72b)
#define GP_WB_IOB_GPIO_20_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_20_ALTERNATE_MASK    0x06
#define GP_WB_IOB_GPIO_20_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_21_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72c)
#define GP_WB_IOB_GPIO_21_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_21_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_21_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_21_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72c)
#define GP_WB_IOB_GPIO_21_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_21_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_21_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_22_ALTERNATE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72d)
#define GP_WB_IOB_GPIO_22_ALTERNATE_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_22_ALTERNATE_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_22_ALTERNATE_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_22_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72d)
#define GP_WB_IOB_GPIO_22_ALTERNATE_LEN     1
#define GP_WB_IOB_GPIO_22_ALTERNATE_MASK    0x1E
#define GP_WB_IOB_GPIO_22_ALTERNATE_LSB     1

#define GP_WB_IOB_GPIO_17_INPUT_BUFFER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72e)
#define GP_WB_IOB_GPIO_17_INPUT_BUFFER_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_17_INPUT_BUFFER_ENABLE_MASK    0x01
#define GP_WB_IOB_GPIO_17_INPUT_BUFFER_ENABLE_LSB     0

#define GP_WB_IOB_GPIO_18_INPUT_BUFFER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72e)
#define GP_WB_IOB_GPIO_18_INPUT_BUFFER_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_18_INPUT_BUFFER_ENABLE_MASK    0x02
#define GP_WB_IOB_GPIO_18_INPUT_BUFFER_ENABLE_LSB     1

#define GP_WB_IOB_GPIO_19_INPUT_BUFFER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72e)
#define GP_WB_IOB_GPIO_19_INPUT_BUFFER_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_19_INPUT_BUFFER_ENABLE_MASK    0x04
#define GP_WB_IOB_GPIO_19_INPUT_BUFFER_ENABLE_LSB     2

#define GP_WB_IOB_GPIO_20_INPUT_BUFFER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72e)
#define GP_WB_IOB_GPIO_20_INPUT_BUFFER_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_20_INPUT_BUFFER_ENABLE_MASK    0x08
#define GP_WB_IOB_GPIO_20_INPUT_BUFFER_ENABLE_LSB     3

#define GP_WB_IOB_GPIO_21_INPUT_BUFFER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72e)
#define GP_WB_IOB_GPIO_21_INPUT_BUFFER_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_21_INPUT_BUFFER_ENABLE_MASK    0x10
#define GP_WB_IOB_GPIO_21_INPUT_BUFFER_ENABLE_LSB     4

#define GP_WB_IOB_GPIO_22_INPUT_BUFFER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72e)
#define GP_WB_IOB_GPIO_22_INPUT_BUFFER_ENABLE_LEN     1
#define GP_WB_IOB_GPIO_22_INPUT_BUFFER_ENABLE_MASK    0x20
#define GP_WB_IOB_GPIO_22_INPUT_BUFFER_ENABLE_LSB     5

#define GP_WB_IOB_GPIO_IDDQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x72f)
#define GP_WB_IOB_GPIO_IDDQ_LEN     1
#define GP_WB_IOB_GPIO_IDDQ_MASK    0x01
#define GP_WB_IOB_GPIO_IDDQ_LSB     0

#define GP_WB_IOB_VILVIH_40_PIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x730)
#define GP_WB_IOB_VILVIH_40_PIN_LEN     1
#define GP_WB_IOB_VILVIH_40_PIN_MASK    0x01
#define GP_WB_IOB_VILVIH_40_PIN_LSB     0

#define GP_WB_IOB_VOLVOH_40_PIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x730)
#define GP_WB_IOB_VOLVOH_40_PIN_LEN     1
#define GP_WB_IOB_VOLVOH_40_PIN_MASK    0x02
#define GP_WB_IOB_VOLVOH_40_PIN_LSB     1

#define GP_WB_IOB_EXT_FLASH_RMA_0_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x730)
#define GP_WB_IOB_EXT_FLASH_RMA_0_ENABLE_LEN     1
#define GP_WB_IOB_EXT_FLASH_RMA_0_ENABLE_MASK    0x04
#define GP_WB_IOB_EXT_FLASH_RMA_0_ENABLE_LSB     2

#define GP_WB_IOB_EXT_FLASH_RMA_1_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x730)
#define GP_WB_IOB_EXT_FLASH_RMA_1_ENABLE_LEN     1
#define GP_WB_IOB_EXT_FLASH_RMA_1_ENABLE_MASK    0x08
#define GP_WB_IOB_EXT_FLASH_RMA_1_ENABLE_LSB     3

#define GP_WB_IOB_DEBUG_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x731)
#define GP_WB_IOB_DEBUG_STATUS_LEN     1
#define GP_WB_IOB_DEBUG_STATUS_MASK    0x3F
#define GP_WB_IOB_DEBUG_STATUS_LSB     0

/***************************
 * layout: standby
 ***************************/
#define GP_WB_STANDBY_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0800) 
#define GP_WB_STANDBY_SIZE  0x0060
#define GP_WB_STANDBY_MAX_MEMBER_SIZE  8

#define GP_WB_STANDBY_VERSION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x800)
#define GP_WB_STANDBY_VERSION_LEN     2
#define GP_WB_STANDBY_VERSION_MASK    0xFFFF
#define GP_WB_STANDBY_VERSION_LSB     0

#define GP_WB_STANDBY_CRC_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_CRC_ENABLE_LEN     1
#define GP_WB_STANDBY_CRC_ENABLE_MASK    0x01
#define GP_WB_STANDBY_CRC_ENABLE_LSB     0

#define GP_WB_STANDBY_MW_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_MW_ENABLE_LEN     1
#define GP_WB_STANDBY_MW_ENABLE_MASK    0x02
#define GP_WB_STANDBY_MW_ENABLE_LSB     1

#define GP_WB_STANDBY_WB_BACKUP_NEEDED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_WB_BACKUP_NEEDED_LEN     1
#define GP_WB_STANDBY_WB_BACKUP_NEEDED_MASK    0x04
#define GP_WB_STANDBY_WB_BACKUP_NEEDED_LSB     2

#define GP_WB_STANDBY_ALWAYS_TRIGGER_BACKUP_INT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_ALWAYS_TRIGGER_BACKUP_INT_LEN     1
#define GP_WB_STANDBY_ALWAYS_TRIGGER_BACKUP_INT_MASK    0x08
#define GP_WB_STANDBY_ALWAYS_TRIGGER_BACKUP_INT_LSB     3

#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_LEN     1
#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_MASK    0x10
#define GP_WB_STANDBY_VLT_STATUS_COMPARE_VALUE_LSB     4

#define GP_WB_STANDBY_VDDB_BODTUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_VDDB_BODTUNE_LEN     1
#define GP_WB_STANDBY_VDDB_BODTUNE_MASK    0x60
#define GP_WB_STANDBY_VDDB_BODTUNE_LSB     5

#define GP_WB_STANDBY_AUTO_HALT_TIME_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x802)
#define GP_WB_STANDBY_AUTO_HALT_TIME_REFERENCE_LEN     1
#define GP_WB_STANDBY_AUTO_HALT_TIME_REFERENCE_MASK    0x80
#define GP_WB_STANDBY_AUTO_HALT_TIME_REFERENCE_LSB     7

#define GP_WB_STANDBY_CLK_SELECT_CPU_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x803)
#define GP_WB_STANDBY_CLK_SELECT_CPU_LEN     1
#define GP_WB_STANDBY_CLK_SELECT_CPU_MASK    0x07
#define GP_WB_STANDBY_CLK_SELECT_CPU_LSB     0

#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x804)
#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_LEN     1
#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_MASK    0x01
#define GP_WB_STANDBY_RESET_PULSE_CPU_SW_LSB     0

#define GP_WB_STANDBY_RESET_BLOCK_SYNC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x804)
#define GP_WB_STANDBY_RESET_BLOCK_SYNC_LEN     1
#define GP_WB_STANDBY_RESET_BLOCK_SYNC_MASK    0x02
#define GP_WB_STANDBY_RESET_BLOCK_SYNC_LSB     1

#define GP_WB_STANDBY_RESET_CPU_SW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_CPU_SW_LEN     1
#define GP_WB_STANDBY_RESET_CPU_SW_MASK    0x0000000001
#define GP_WB_STANDBY_RESET_CPU_SW_LSB     0

#define GP_WB_STANDBY_RESET_INT_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_INT_UC_LEN     1
#define GP_WB_STANDBY_RESET_INT_UC_MASK    0x0000000002
#define GP_WB_STANDBY_RESET_INT_UC_LSB     1

#define GP_WB_STANDBY_RESET_EPI_SPI_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SPI_S_MASK    0x0000000004
#define GP_WB_STANDBY_RESET_EPI_SPI_S_LSB     2

#define GP_WB_STANDBY_RESET_EPI_I2C_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_I2C_S_LEN     1
#define GP_WB_STANDBY_RESET_EPI_I2C_S_MASK    0x0000000008
#define GP_WB_STANDBY_RESET_EPI_I2C_S_LSB     3

#define GP_WB_STANDBY_RESET_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_GPMICRO_LEN     1
#define GP_WB_STANDBY_RESET_GPMICRO_MASK    0x0000000010
#define GP_WB_STANDBY_RESET_GPMICRO_LSB     4

#define GP_WB_STANDBY_RESET_ES_TIMEREF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_ES_TIMEREF_LEN     1
#define GP_WB_STANDBY_RESET_ES_TIMEREF_MASK    0x0000000020
#define GP_WB_STANDBY_RESET_ES_TIMEREF_LSB     5

#define GP_WB_STANDBY_RESET_ES_EVENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_ES_EVENT_LEN     1
#define GP_WB_STANDBY_RESET_ES_EVENT_MASK    0x0000000040
#define GP_WB_STANDBY_RESET_ES_EVENT_LSB     6

#define GP_WB_STANDBY_RESET_EPI_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_RESET_EPI_GPIO_MASK    0x0000000080
#define GP_WB_STANDBY_RESET_EPI_GPIO_LSB     7

#define GP_WB_STANDBY_RESET_EPI_SSP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_SSP_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SSP_MASK    0x0000000100
#define GP_WB_STANDBY_RESET_EPI_SSP_LSB     8

#define GP_WB_STANDBY_RESET_EPI_SEC_PROC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_SEC_PROC_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SEC_PROC_MASK    0x0000000200
#define GP_WB_STANDBY_RESET_EPI_SEC_PROC_LSB     9

#define GP_WB_STANDBY_RESET_EPI_RPA_ACC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_RPA_ACC_LEN     1
#define GP_WB_STANDBY_RESET_EPI_RPA_ACC_MASK    0x0000000400
#define GP_WB_STANDBY_RESET_EPI_RPA_ACC_LSB     10

#define GP_WB_STANDBY_RESET_EPI_UART_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_UART_0_LEN     1
#define GP_WB_STANDBY_RESET_EPI_UART_0_MASK    0x0000000800
#define GP_WB_STANDBY_RESET_EPI_UART_0_LSB     11

#define GP_WB_STANDBY_RESET_EPI_UART_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_UART_1_LEN     1
#define GP_WB_STANDBY_RESET_EPI_UART_1_MASK    0x0000001000
#define GP_WB_STANDBY_RESET_EPI_UART_1_LSB     12

#define GP_WB_STANDBY_RESET_EPI_SPI_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_RESET_EPI_SPI_M_MASK    0x0000004000
#define GP_WB_STANDBY_RESET_EPI_SPI_M_LSB     14

#define GP_WB_STANDBY_RESET_EPI_I2C_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_I2C_M_LEN     1
#define GP_WB_STANDBY_RESET_EPI_I2C_M_MASK    0x0000008000
#define GP_WB_STANDBY_RESET_EPI_I2C_M_LSB     15

#define GP_WB_STANDBY_RESET_EPI_I2S_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_I2S_M_LEN     1
#define GP_WB_STANDBY_RESET_EPI_I2S_M_MASK    0x0000010000
#define GP_WB_STANDBY_RESET_EPI_I2S_M_LSB     16

#define GP_WB_STANDBY_RESET_EPI_IR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_IR_LEN     1
#define GP_WB_STANDBY_RESET_EPI_IR_MASK    0x0000020000
#define GP_WB_STANDBY_RESET_EPI_IR_LSB     17

#define GP_WB_STANDBY_RESET_EPI_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_LED_LEN     1
#define GP_WB_STANDBY_RESET_EPI_LED_MASK    0x0000040000
#define GP_WB_STANDBY_RESET_EPI_LED_LSB     18

#define GP_WB_STANDBY_RESET_EPI_ADCIF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_RESET_EPI_ADCIF_MASK    0x0000080000
#define GP_WB_STANDBY_RESET_EPI_ADCIF_LSB     19

#define GP_WB_STANDBY_RESET_EPI_IPC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_IPC_LEN     1
#define GP_WB_STANDBY_RESET_EPI_IPC_MASK    0x0000100000
#define GP_WB_STANDBY_RESET_EPI_IPC_LSB     20

#define GP_WB_STANDBY_RESET_EPI_DMA_SCB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_DMA_SCB_LEN     1
#define GP_WB_STANDBY_RESET_EPI_DMA_SCB_MASK    0x0000200000
#define GP_WB_STANDBY_RESET_EPI_DMA_SCB_LSB     21

#define GP_WB_STANDBY_RESET_EPI_PWM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_PWM_LEN     1
#define GP_WB_STANDBY_RESET_EPI_PWM_MASK    0x0000400000
#define GP_WB_STANDBY_RESET_EPI_PWM_LSB     22

#define GP_WB_STANDBY_RESET_EPI_ASP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_ASP_LEN     1
#define GP_WB_STANDBY_RESET_EPI_ASP_MASK    0x0000800000
#define GP_WB_STANDBY_RESET_EPI_ASP_LSB     23

#define GP_WB_STANDBY_RESET_EPI_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_EPI_TIMER_LEN     1
#define GP_WB_STANDBY_RESET_EPI_TIMER_MASK    0x0001000000
#define GP_WB_STANDBY_RESET_EPI_TIMER_LSB     24

#define GP_WB_STANDBY_RESET_PRG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_PRG_LEN     1
#define GP_WB_STANDBY_RESET_PRG_MASK    0x0002000000
#define GP_WB_STANDBY_RESET_PRG_LSB     25

#define GP_WB_STANDBY_RESET_PHY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_PHY_LEN     1
#define GP_WB_STANDBY_RESET_PHY_MASK    0x0004000000
#define GP_WB_STANDBY_RESET_PHY_LSB     26

#define GP_WB_STANDBY_RESET_PHY_DYN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_PHY_DYN_LEN     1
#define GP_WB_STANDBY_RESET_PHY_DYN_MASK    0x0008000000
#define GP_WB_STANDBY_RESET_PHY_DYN_LSB     27

#define GP_WB_STANDBY_RESET_PHY_DYN_64_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_PHY_DYN_64_LEN     1
#define GP_WB_STANDBY_RESET_PHY_DYN_64_MASK    0x0010000000
#define GP_WB_STANDBY_RESET_PHY_DYN_64_LSB     28

#define GP_WB_STANDBY_RESET_PHY_CONV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_PHY_CONV_LEN     1
#define GP_WB_STANDBY_RESET_PHY_CONV_MASK    0x0020000000
#define GP_WB_STANDBY_RESET_PHY_CONV_LSB     29

#define GP_WB_STANDBY_RESET_RTM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_RTM_LEN     1
#define GP_WB_STANDBY_RESET_RTM_MASK    0x0040000000
#define GP_WB_STANDBY_RESET_RTM_LSB     30

#define GP_WB_STANDBY_RESET_IOB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_IOB_LEN     1
#define GP_WB_STANDBY_RESET_IOB_MASK    0x0080000000
#define GP_WB_STANDBY_RESET_IOB_LSB     31

#define GP_WB_STANDBY_RESET_MM_STBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_MM_STBM_LEN     1
#define GP_WB_STANDBY_RESET_MM_STBM_MASK    0x0100000000
#define GP_WB_STANDBY_RESET_MM_STBM_LSB     32

#define GP_WB_STANDBY_RESET_MM_NVM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_MM_NVM_LEN     1
#define GP_WB_STANDBY_RESET_MM_NVM_MASK    0x0200000000
#define GP_WB_STANDBY_RESET_MM_NVM_LSB     33

#define GP_WB_STANDBY_RESET_MSI_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_MSI_CORE_LEN     1
#define GP_WB_STANDBY_RESET_MSI_CORE_MASK    0x0400000000
#define GP_WB_STANDBY_RESET_MSI_CORE_LSB     34

#define GP_WB_STANDBY_RESET_BBPLL_SYNTH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x808)
#define GP_WB_STANDBY_RESET_BBPLL_SYNTH_LEN     1
#define GP_WB_STANDBY_RESET_BBPLL_SYNTH_MASK    0x0800000000
#define GP_WB_STANDBY_RESET_BBPLL_SYNTH_LSB     35

#define GP_WB_STANDBY_RESET_REGMAP_IOB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_IOB_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_IOB_MASK    0x0000000001
#define GP_WB_STANDBY_RESET_REGMAP_IOB_LSB     0

#define GP_WB_STANDBY_RESET_REGMAP_STBC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_STBC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_STBC_MASK    0x0000000002
#define GP_WB_STANDBY_RESET_REGMAP_STBC_LSB     1

#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_MASK    0x0000000004
#define GP_WB_STANDBY_RESET_REGMAP_INT_UC_LSB     2

#define GP_WB_STANDBY_RESET_REGMAP_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_GPMICRO_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_GPMICRO_MASK    0x0000000008
#define GP_WB_STANDBY_RESET_REGMAP_GPMICRO_LSB     3

#define GP_WB_STANDBY_RESET_REGMAP_ES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_ES_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_ES_MASK    0x0000000010
#define GP_WB_STANDBY_RESET_REGMAP_ES_LSB     4

#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_MASK    0x0000000020
#define GP_WB_STANDBY_RESET_REGMAP_EPI_GPIO_LSB     5

#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_M_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_M_MASK    0x0000000040
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_M_LSB     6

#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2S_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2S_M_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2S_M_MASK    0x0000000080
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2S_M_LSB     7

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_MASK    0x0000000100
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SSP_LSB     8

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SEC_PROC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SEC_PROC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SEC_PROC_MASK    0x0000000200
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SEC_PROC_LSB     9

#define GP_WB_STANDBY_RESET_REGMAP_EPI_RPA_ACC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_RPA_ACC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_RPA_ACC_MASK    0x0000000400
#define GP_WB_STANDBY_RESET_REGMAP_EPI_RPA_ACC_LSB     10

#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_0_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_0_MASK    0x0000000800
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_0_LSB     11

#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_1_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_1_MASK    0x0000001000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_UART_1_LSB     12

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_MASK    0x0000004000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_M_LSB     14

#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_MASK    0x0000008000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IR_LSB     15

#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_MASK    0x0000010000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_LED_LSB     16

#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_MASK    0x0000020000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ADCIF_LSB     17

#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_MASK    0x0000040000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_IPC_LSB     18

#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_SCB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_SCB_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_SCB_MASK    0x0000080000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_DMA_SCB_LSB     19

#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_MASK    0x0000100000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_PWM_LSB     20

#define GP_WB_STANDBY_RESET_REGMAP_EPI_ASP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ASP_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ASP_MASK    0x0000200000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_ASP_LSB     21

#define GP_WB_STANDBY_RESET_REGMAP_EPI_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TIMER_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TIMER_MASK    0x0000400000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_TIMER_LSB     22

#define GP_WB_STANDBY_RESET_REGMAP_PRG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_PRG_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_PRG_MASK    0x0000800000
#define GP_WB_STANDBY_RESET_REGMAP_PRG_LSB     23

#define GP_WB_STANDBY_RESET_REGMAP_PHY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_PHY_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_PHY_MASK    0x0001000000
#define GP_WB_STANDBY_RESET_REGMAP_PHY_LSB     24

#define GP_WB_STANDBY_RESET_REGMAP_RTM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_RTM_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_RTM_MASK    0x0002000000
#define GP_WB_STANDBY_RESET_REGMAP_RTM_LSB     25

#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_MASK    0x0004000000
#define GP_WB_STANDBY_RESET_REGMAP_RTM_QTA_LSB     26

#define GP_WB_STANDBY_RESET_REGMAP_MM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_MM_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_MM_MASK    0x0008000000
#define GP_WB_STANDBY_RESET_REGMAP_MM_LSB     27

#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_MASK    0x0010000000
#define GP_WB_STANDBY_RESET_REGMAP_MSI_INT_CTRL_LSB     28

#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_MASK    0x0020000000
#define GP_WB_STANDBY_RESET_REGMAP_MSI_CORE_LSB     29

#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_MASK    0x0040000000
#define GP_WB_STANDBY_RESET_REGMAP_PBM_ADMIN_LSB     30

#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_MASK    0x0080000000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_SPI_S_LSB     31

#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x810)
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_S_LEN     1
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_S_MASK    0x0100000000
#define GP_WB_STANDBY_RESET_REGMAP_EPI_I2C_S_LSB     32

#define GP_WB_STANDBY_CLK_ENA_CPU_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_CPU_LEN     1
#define GP_WB_STANDBY_CLK_ENA_CPU_MASK    0x0000000001
#define GP_WB_STANDBY_CLK_ENA_CPU_LSB     0

#define GP_WB_STANDBY_CLK_ENA_INT_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_INT_UC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_INT_UC_MASK    0x0000000002
#define GP_WB_STANDBY_CLK_ENA_INT_UC_LSB     1

#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_MASK    0x0000000004
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_S_LSB     2

#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_S_MASK    0x0000000008
#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_S_LSB     3

#define GP_WB_STANDBY_CLK_ENA_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_GPMICRO_LEN     1
#define GP_WB_STANDBY_CLK_ENA_GPMICRO_MASK    0x0000000010
#define GP_WB_STANDBY_CLK_ENA_GPMICRO_LSB     4

#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_LEN     1
#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_MASK    0x0000000020
#define GP_WB_STANDBY_CLK_ENA_ES_TIMEREF_LSB     5

#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_LEN     1
#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_MASK    0x0000000040
#define GP_WB_STANDBY_CLK_ENA_ES_EVENT_LSB     6

#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_MASK    0x0000000080
#define GP_WB_STANDBY_CLK_ENA_EPI_GPIO_LSB     7

#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_MASK    0x0000000100
#define GP_WB_STANDBY_CLK_ENA_EPI_SSP_LSB     8

#define GP_WB_STANDBY_CLK_ENA_EPI_SEC_PROC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_SEC_PROC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SEC_PROC_MASK    0x0000000200
#define GP_WB_STANDBY_CLK_ENA_EPI_SEC_PROC_LSB     9

#define GP_WB_STANDBY_CLK_ENA_EPI_RPA_ACC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_RPA_ACC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_RPA_ACC_MASK    0x0000000400
#define GP_WB_STANDBY_CLK_ENA_EPI_RPA_ACC_LSB     10

#define GP_WB_STANDBY_CLK_ENA_EPI_UART_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_0_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_0_MASK    0x0000000800
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_0_LSB     11

#define GP_WB_STANDBY_CLK_ENA_EPI_UART_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_1_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_1_MASK    0x0000001000
#define GP_WB_STANDBY_CLK_ENA_EPI_UART_1_LSB     12

#define GP_WB_STANDBY_CLK_ENA_EPI_IR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_IR_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_IR_MASK    0x0000004000
#define GP_WB_STANDBY_CLK_ENA_EPI_IR_LSB     14

#define GP_WB_STANDBY_CLK_ENA_EPI_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_LED_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_LED_MASK    0x0000008000
#define GP_WB_STANDBY_CLK_ENA_EPI_LED_LSB     15

#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_MASK    0x0000010000
#define GP_WB_STANDBY_CLK_ENA_EPI_SPI_M_LSB     16

#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_M_MASK    0x0000020000
#define GP_WB_STANDBY_CLK_ENA_EPI_I2C_M_LSB     17

#define GP_WB_STANDBY_CLK_ENA_EPI_I2S_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_I2S_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_I2S_M_MASK    0x0000040000
#define GP_WB_STANDBY_CLK_ENA_EPI_I2S_M_LSB     18

#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_MASK    0x0000080000
#define GP_WB_STANDBY_CLK_ENA_EPI_ADCIF_LSB     19

#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_MASK    0x0000100000
#define GP_WB_STANDBY_CLK_ENA_EPI_IPC_LSB     20

#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_SCB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_SCB_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_SCB_MASK    0x0000200000
#define GP_WB_STANDBY_CLK_ENA_EPI_DMA_SCB_LSB     21

#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_MASK    0x0000400000
#define GP_WB_STANDBY_CLK_ENA_EPI_PWM_LSB     22

#define GP_WB_STANDBY_CLK_ENA_EPI_ASP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_ASP_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_ASP_MASK    0x0000800000
#define GP_WB_STANDBY_CLK_ENA_EPI_ASP_LSB     23

#define GP_WB_STANDBY_CLK_ENA_EPI_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_EPI_TIMER_LEN     1
#define GP_WB_STANDBY_CLK_ENA_EPI_TIMER_MASK    0x0001000000
#define GP_WB_STANDBY_CLK_ENA_EPI_TIMER_LSB     24

#define GP_WB_STANDBY_CLK_ENA_PRG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_PRG_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PRG_MASK    0x0002000000
#define GP_WB_STANDBY_CLK_ENA_PRG_LSB     25

#define GP_WB_STANDBY_CLK_ENA_PHY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_PHY_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PHY_MASK    0x0004000000
#define GP_WB_STANDBY_CLK_ENA_PHY_LSB     26

#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_MASK    0x0008000000
#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_LSB     27

#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_64_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_64_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_64_MASK    0x0010000000
#define GP_WB_STANDBY_CLK_ENA_PHY_DYN_64_LSB     28

#define GP_WB_STANDBY_CLK_ENA_PHY_CONV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_PHY_CONV_LEN     1
#define GP_WB_STANDBY_CLK_ENA_PHY_CONV_MASK    0x0020000000
#define GP_WB_STANDBY_CLK_ENA_PHY_CONV_LSB     29

#define GP_WB_STANDBY_CLK_ENA_RTM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_RTM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_RTM_MASK    0x0040000000
#define GP_WB_STANDBY_CLK_ENA_RTM_LSB     30

#define GP_WB_STANDBY_CLK_ENA_MM_STBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_MM_STBM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_MM_STBM_MASK    0x0080000000
#define GP_WB_STANDBY_CLK_ENA_MM_STBM_LSB     31

#define GP_WB_STANDBY_CLK_ENA_MM_NVM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_MM_NVM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_MM_NVM_MASK    0x0100000000
#define GP_WB_STANDBY_CLK_ENA_MM_NVM_LSB     32

#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x818)
#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_LEN     1
#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_MASK    0x0200000000
#define GP_WB_STANDBY_CLK_ENA_MSI_CORE_LSB     33

#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_MASK    0x0000000001
#define GP_WB_STANDBY_CLK_ENA_REGMAP_IOB_LSB     0

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_MASK    0x0000000002
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PMUD_LSB     1

#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_MASK    0x0000000004
#define GP_WB_STANDBY_CLK_ENA_REGMAP_INT_UC_LSB     2

#define GP_WB_STANDBY_CLK_ENA_REGMAP_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_GPMICRO_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_GPMICRO_MASK    0x0000000008
#define GP_WB_STANDBY_CLK_ENA_REGMAP_GPMICRO_LSB     3

#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_MASK    0x0000000010
#define GP_WB_STANDBY_CLK_ENA_REGMAP_ES_LSB     4

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_MASK    0x0000000020
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_GPIO_LSB     5

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_M_MASK    0x0000000040
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_M_LSB     6

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2S_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2S_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2S_M_MASK    0x0000000080
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2S_M_LSB     7

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_MASK    0x0000000100
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SSP_LSB     8

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SEC_PROC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SEC_PROC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SEC_PROC_MASK    0x0000000200
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SEC_PROC_LSB     9

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_RPA_ACC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_RPA_ACC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_RPA_ACC_MASK    0x0000000400
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_RPA_ACC_LSB     10

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_0_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_0_MASK    0x0000000800
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_0_LSB     11

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_1_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_1_MASK    0x0000001000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_UART_1_LSB     12

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_MASK    0x0000004000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_M_LSB     14

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_MASK    0x0000008000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IR_LSB     15

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_MASK    0x0000010000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_LED_LSB     16

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_MASK    0x0000020000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_IPC_LSB     17

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_MASK    0x0000040000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ADCIF_LSB     18

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_SCB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_SCB_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_SCB_MASK    0x0000080000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_DMA_SCB_LSB     19

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_MASK    0x0000100000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_PWM_LSB     20

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ASP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ASP_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ASP_MASK    0x0000200000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_ASP_LSB     21

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TIMER_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TIMER_MASK    0x0000400000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_TIMER_LSB     22

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_MASK    0x0000800000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PRG_LSB     23

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_MASK    0x0001000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PHY_LSB     24

#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_MASK    0x0002000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_LSB     25

#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_MASK    0x0004000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_RTM_QTA_LSB     26

#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_MASK    0x0008000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MM_LSB     27

#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_MASK    0x0010000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_INT_CTRL_LSB     28

#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_MASK    0x0020000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_MSI_CORE_LSB     29

#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_MASK    0x0040000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_PBM_ADMIN_LSB     30

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_MASK    0x0080000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_SPI_S_LSB     31

#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x820)
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_S_LEN     1
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_S_MASK    0x0100000000
#define GP_WB_STANDBY_CLK_ENA_REGMAP_EPI_I2C_S_LSB     32

#define GP_WB_STANDBY_PRESCALE_UCCORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x825)
#define GP_WB_STANDBY_PRESCALE_UCCORE_LEN     1
#define GP_WB_STANDBY_PRESCALE_UCCORE_MASK    0x01
#define GP_WB_STANDBY_PRESCALE_UCCORE_LSB     0

#define GP_WB_STANDBY_ALWAYS_USE_FAST_CLOCK_AS_SOURCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x825)
#define GP_WB_STANDBY_ALWAYS_USE_FAST_CLOCK_AS_SOURCE_LEN     1
#define GP_WB_STANDBY_ALWAYS_USE_FAST_CLOCK_AS_SOURCE_MASK    0x02
#define GP_WB_STANDBY_ALWAYS_USE_FAST_CLOCK_AS_SOURCE_LSB     1

#define GP_WB_STANDBY_SYNC_PHASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x825)
#define GP_WB_STANDBY_SYNC_PHASE_LEN     1
#define GP_WB_STANDBY_SYNC_PHASE_MASK    0x1C
#define GP_WB_STANDBY_SYNC_PHASE_LSB     2

#define GP_WB_STANDBY_SAMPLE_RET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x826)
#define GP_WB_STANDBY_SAMPLE_RET_LEN     1
#define GP_WB_STANDBY_SAMPLE_RET_MASK    0x01
#define GP_WB_STANDBY_SAMPLE_RET_LSB     0

#define GP_WB_STANDBY_PRELOAD_RET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x826)
#define GP_WB_STANDBY_PRELOAD_RET_LEN     1
#define GP_WB_STANDBY_PRELOAD_RET_MASK    0x02
#define GP_WB_STANDBY_PRELOAD_RET_LSB     1

#define GP_WB_STANDBY_HALT_TIME_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x826)
#define GP_WB_STANDBY_HALT_TIME_REFERENCE_LEN     1
#define GP_WB_STANDBY_HALT_TIME_REFERENCE_MASK    0x04
#define GP_WB_STANDBY_HALT_TIME_REFERENCE_LSB     2

#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x827)
#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_LEN     1
#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_MASK    0x01
#define GP_WB_STANDBY_ENABLE_MAIN_CLOCKS_LSB     0

#define GP_WB_STANDBY_ACTIVATE_IORING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x827)
#define GP_WB_STANDBY_ACTIVATE_IORING_LEN     1
#define GP_WB_STANDBY_ACTIVATE_IORING_MASK    0x02
#define GP_WB_STANDBY_ACTIVATE_IORING_LSB     1

#define GP_WB_STANDBY_RADIO_ISOLATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x827)
#define GP_WB_STANDBY_RADIO_ISOLATE_LEN     1
#define GP_WB_STANDBY_RADIO_ISOLATE_MASK    0x04
#define GP_WB_STANDBY_RADIO_ISOLATE_LSB     2

#define GP_WB_STANDBY_MASTER_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x827)
#define GP_WB_STANDBY_MASTER_LDO_PUP_LEN     1
#define GP_WB_STANDBY_MASTER_LDO_PUP_MASK    0x08
#define GP_WB_STANDBY_MASTER_LDO_PUP_LSB     3

#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_FOOR_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x828)
#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_FOOR_ENA_LEN     1
#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_FOOR_ENA_MASK    0x01
#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_FOOR_ENA_LSB     0

#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_POOL_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x828)
#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_POOL_ENA_LEN     1
#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_POOL_ENA_MASK    0x02
#define GP_WB_STANDBY_SOFT_POR_BY_BBPLL_POOL_ENA_LSB     1

#define GP_WB_STANDBY_SOFT_POR_BY_BOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x828)
#define GP_WB_STANDBY_SOFT_POR_BY_BOD_LEN     1
#define GP_WB_STANDBY_SOFT_POR_BY_BOD_MASK    0x04
#define GP_WB_STANDBY_SOFT_POR_BY_BOD_LSB     2

#define GP_WB_STANDBY_RTGTS_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x829)
#define GP_WB_STANDBY_RTGTS_THRESHOLD_LEN     1
#define GP_WB_STANDBY_RTGTS_THRESHOLD_MASK    0xFF
#define GP_WB_STANDBY_RTGTS_THRESHOLD_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82a)
#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_RTGTS_SW_ES_INTERRUPT_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82a)
#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_MASK    0x7E
#define GP_WB_STANDBY_RTGTS_SW_ES_EVENT_HANDLER_LSB     1

#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82b)
#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_MASK    0x7F
#define GP_WB_STANDBY_RTGTS_SW_ES_TIME_REFERENCE_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82b)
#define GP_WB_STANDBY_RTGTS_SW_LED_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_LED_MASK    0x80
#define GP_WB_STANDBY_RTGTS_SW_LED_LSB     7

#define GP_WB_STANDBY_RTGTS_SW_DPS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82c)
#define GP_WB_STANDBY_RTGTS_SW_DPS_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_DPS_MASK    0x03
#define GP_WB_STANDBY_RTGTS_SW_DPS_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82c)
#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_MASK    0x08
#define GP_WB_STANDBY_RTGTS_SW_MSI_PERIP_LSB     3

#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82c)
#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_MASK    0x10
#define GP_WB_STANDBY_RTGTS_SW_INTERRUPTS_LSB     4

#define GP_WB_STANDBY_RTGTS_SW_INTUC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82c)
#define GP_WB_STANDBY_RTGTS_SW_INTUC_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_INTUC_MASK    0x40
#define GP_WB_STANDBY_RTGTS_SW_INTUC_LSB     6

#define GP_WB_STANDBY_RTGTS_SW_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82c)
#define GP_WB_STANDBY_RTGTS_SW_GPMICRO_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_GPMICRO_MASK    0x80
#define GP_WB_STANDBY_RTGTS_SW_GPMICRO_LSB     7

#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82d)
#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_MASK    0x01
#define GP_WB_STANDBY_RTGTS_SW_SPI_SL_LSB     0

#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82d)
#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_MASK    0x02
#define GP_WB_STANDBY_RTGTS_SW_I2C_SL_LSB     1

#define GP_WB_STANDBY_RTGTS_SW_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82d)
#define GP_WB_STANDBY_RTGTS_SW_GPIO_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_GPIO_MASK    0x04
#define GP_WB_STANDBY_RTGTS_SW_GPIO_LSB     2

#define GP_WB_STANDBY_RTGTS_SW_UART_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82d)
#define GP_WB_STANDBY_RTGTS_SW_UART_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_UART_MASK    0x08
#define GP_WB_STANDBY_RTGTS_SW_UART_LSB     3

#define GP_WB_STANDBY_RTGTS_SW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82e)
#define GP_WB_STANDBY_RTGTS_SW_LEN     1
#define GP_WB_STANDBY_RTGTS_SW_MASK    0x01
#define GP_WB_STANDBY_RTGTS_SW_LSB     0

#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82f)
#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_LEN     1
#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_MASK    0x01
#define GP_WB_STANDBY_WAIT_FOR_NVM_DPDOWN_LSB     0

#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82f)
#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_LEN     1
#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_MASK    0x02
#define GP_WB_STANDBY_KEEP_NVM_ON_DURING_ACTIVE_LSB     1

#define GP_WB_STANDBY_DISABLE_NVM_WRITE_UNDER_BOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x82f)
#define GP_WB_STANDBY_DISABLE_NVM_WRITE_UNDER_BOD_LEN     1
#define GP_WB_STANDBY_DISABLE_NVM_WRITE_UNDER_BOD_MASK    0x04
#define GP_WB_STANDBY_DISABLE_NVM_WRITE_UNDER_BOD_LSB     2

#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x830)
#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_RTGTS_STATUS_ES_INTERRUPT_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x830)
#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_MASK    0x7E
#define GP_WB_STANDBY_RTGTS_STATUS_ES_EVENT_HANDLER_LSB     1

#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x831)
#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_MASK    0x7F
#define GP_WB_STANDBY_RTGTS_STATUS_ES_TIME_REFERENCE_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x831)
#define GP_WB_STANDBY_RTGTS_STATUS_LED_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_LED_MASK    0x80
#define GP_WB_STANDBY_RTGTS_STATUS_LED_LSB     7

#define GP_WB_STANDBY_RTGTS_STATUS_DPS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x832)
#define GP_WB_STANDBY_RTGTS_STATUS_DPS_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_DPS_MASK    0x03
#define GP_WB_STANDBY_RTGTS_STATUS_DPS_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x832)
#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_MASK    0x08
#define GP_WB_STANDBY_RTGTS_STATUS_MSI_PERIP_LSB     3

#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x832)
#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_MASK    0x10
#define GP_WB_STANDBY_RTGTS_STATUS_INTERRUPTS_LSB     4

#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x832)
#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_MASK    0x40
#define GP_WB_STANDBY_RTGTS_STATUS_INTUC_LSB     6

#define GP_WB_STANDBY_RTGTS_STATUS_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x832)
#define GP_WB_STANDBY_RTGTS_STATUS_GPMICRO_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_GPMICRO_MASK    0x80
#define GP_WB_STANDBY_RTGTS_STATUS_GPMICRO_LSB     7

#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x833)
#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_MASK    0x01
#define GP_WB_STANDBY_RTGTS_STATUS_SPI_SL_LSB     0

#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x833)
#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_MASK    0x02
#define GP_WB_STANDBY_RTGTS_STATUS_I2C_SL_LSB     1

#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x833)
#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_MASK    0x04
#define GP_WB_STANDBY_RTGTS_STATUS_GPIO_LSB     2

#define GP_WB_STANDBY_RTGTS_STATUS_UART_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x833)
#define GP_WB_STANDBY_RTGTS_STATUS_UART_0_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_UART_0_MASK    0x08
#define GP_WB_STANDBY_RTGTS_STATUS_UART_0_LSB     3

#define GP_WB_STANDBY_RTGTS_STATUS_UART_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x833)
#define GP_WB_STANDBY_RTGTS_STATUS_UART_1_LEN     1
#define GP_WB_STANDBY_RTGTS_STATUS_UART_1_MASK    0x10
#define GP_WB_STANDBY_RTGTS_STATUS_UART_1_LSB     4

#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x834)
#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_UNMASKED_PORD_INTERRUPT_LSB     0

#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x834)
#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_STANDBY_UNMASKED_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x834)
#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_MASK    0x04
#define GP_WB_STANDBY_UNMASKED_VLT_STATUS_INTERRUPT_LSB     2

#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x835)
#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_MASK    0x01
#define GP_WB_STANDBY_CLR_PORD_INTERRUPT_LSB     0

#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x835)
#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_STANDBY_CLR_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x835)
#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_MASK    0x04
#define GP_WB_STANDBY_CLR_VLT_STATUS_INTERRUPT_LSB     2

#define GP_WB_STANDBY_CLR_BACKUP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x835)
#define GP_WB_STANDBY_CLR_BACKUP_INTERRUPT_LEN     1
#define GP_WB_STANDBY_CLR_BACKUP_INTERRUPT_MASK    0x08
#define GP_WB_STANDBY_CLR_BACKUP_INTERRUPT_LSB     3

#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x836)
#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_LEN     1
#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_MASK    0x03
#define GP_WB_STANDBY_STANDBY_CONTROLLER_STATE_LSB     0

#define GP_WB_STANDBY_VLT_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x836)
#define GP_WB_STANDBY_VLT_STATUS_LEN     1
#define GP_WB_STANDBY_VLT_STATUS_MASK    0x04
#define GP_WB_STANDBY_VLT_STATUS_LSB     2

#define GP_WB_STANDBY_NVM_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_NVM_SIZE_LEN     1
#define GP_WB_STANDBY_NVM_SIZE_MASK    0x00000007
#define GP_WB_STANDBY_NVM_SIZE_LSB     0

#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_LOWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_LOWER_LEN     1
#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_LOWER_MASK    0x00000008
#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_LOWER_LSB     3

#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_0_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_0_MASK    0x00000010
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_0_LSB     4

#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_1_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_1_MASK    0x00000020
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_1_LSB     5

#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_2_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_2_MASK    0x00000040
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_2_LSB     6

#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_3_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_3_MASK    0x00000080
#define GP_WB_STANDBY_WRITE_LOCK_INF_PAGE_3_LSB     7

#define GP_WB_STANDBY_DISABLE_SPI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_SPI_LEN     1
#define GP_WB_STANDBY_DISABLE_SPI_MASK    0x00000100
#define GP_WB_STANDBY_DISABLE_SPI_LSB     8

#define GP_WB_STANDBY_DISABLE_I2C_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_I2C_LEN     1
#define GP_WB_STANDBY_DISABLE_I2C_MASK    0x00000200
#define GP_WB_STANDBY_DISABLE_I2C_LSB     9

#define GP_WB_STANDBY_DISABLE_SPI_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_SPI_M_LEN     1
#define GP_WB_STANDBY_DISABLE_SPI_M_MASK    0x00000400
#define GP_WB_STANDBY_DISABLE_SPI_M_LSB     10

#define GP_WB_STANDBY_DISABLE_I2C_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_I2C_M_LEN     1
#define GP_WB_STANDBY_DISABLE_I2C_M_MASK    0x00000800
#define GP_WB_STANDBY_DISABLE_I2C_M_LSB     11

#define GP_WB_STANDBY_DISABLE_IR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_IR_LEN     1
#define GP_WB_STANDBY_DISABLE_IR_MASK    0x00001000
#define GP_WB_STANDBY_DISABLE_IR_LSB     12

#define GP_WB_STANDBY_DISABLE_ADC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_ADC_LEN     1
#define GP_WB_STANDBY_DISABLE_ADC_MASK    0x00004000
#define GP_WB_STANDBY_DISABLE_ADC_LSB     14

#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_UPPER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_UPPER_LEN     1
#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_UPPER_MASK    0x00008000
#define GP_WB_STANDBY_READ_PROTECT_ROM_SECURITY_UPPER_LSB     15

#define GP_WB_STANDBY_DISABLE_I2S_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_I2S_M_LEN     1
#define GP_WB_STANDBY_DISABLE_I2S_M_MASK    0x00010000
#define GP_WB_STANDBY_DISABLE_I2S_M_LSB     16

#define GP_WB_STANDBY_DISABLE_PWM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_PWM_LEN     1
#define GP_WB_STANDBY_DISABLE_PWM_MASK    0x00020000
#define GP_WB_STANDBY_DISABLE_PWM_LSB     17

#define GP_WB_STANDBY_DISABLE_ASP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_ASP_LEN     1
#define GP_WB_STANDBY_DISABLE_ASP_MASK    0x00040000
#define GP_WB_STANDBY_DISABLE_ASP_LSB     18

#define GP_WB_STANDBY_DISABLE_SECPROC_MRI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_SECPROC_MRI_LEN     1
#define GP_WB_STANDBY_DISABLE_SECPROC_MRI_MASK    0x00080000
#define GP_WB_STANDBY_DISABLE_SECPROC_MRI_LSB     19

#define GP_WB_STANDBY_DISABLE_CONCURRENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_CONCURRENT_LEN     1
#define GP_WB_STANDBY_DISABLE_CONCURRENT_MASK    0x00100000
#define GP_WB_STANDBY_DISABLE_CONCURRENT_LSB     20

#define GP_WB_STANDBY_DISABLE_BLE_HDR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_BLE_HDR_LEN     1
#define GP_WB_STANDBY_DISABLE_BLE_HDR_MASK    0x00200000
#define GP_WB_STANDBY_DISABLE_BLE_HDR_LSB     21

#define GP_WB_STANDBY_DISABLE_802154_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_802154_LEN     1
#define GP_WB_STANDBY_DISABLE_802154_MASK    0x00400000
#define GP_WB_STANDBY_DISABLE_802154_LSB     22

#define GP_WB_STANDBY_DISABLE_BLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_BLE_LEN     1
#define GP_WB_STANDBY_DISABLE_BLE_MASK    0x00800000
#define GP_WB_STANDBY_DISABLE_BLE_LSB     23

#define GP_WB_STANDBY_DISABLE_MULTI_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_MULTI_CHANNEL_LEN     1
#define GP_WB_STANDBY_DISABLE_MULTI_CHANNEL_MASK    0x01000000
#define GP_WB_STANDBY_DISABLE_MULTI_CHANNEL_LSB     24

#define GP_WB_STANDBY_DISABLE_ATTENUATOR_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_DISABLE_ATTENUATOR_DIV_LEN     1
#define GP_WB_STANDBY_DISABLE_ATTENUATOR_DIV_MASK    0x02000000
#define GP_WB_STANDBY_DISABLE_ATTENUATOR_DIV_LSB     25

#define GP_WB_STANDBY_LOCK_MULTI_PAN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_LOCK_MULTI_PAN_LEN     1
#define GP_WB_STANDBY_LOCK_MULTI_PAN_MASK    0x04000000
#define GP_WB_STANDBY_LOCK_MULTI_PAN_LSB     26

#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_0_UPPER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_0_UPPER_LEN     1
#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_0_UPPER_MASK    0x08000000
#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_0_UPPER_LSB     27

#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_1_LOWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_1_LOWER_LEN     1
#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_1_LOWER_MASK    0x10000000
#define GP_WB_STANDBY_READ_PROTECT_INF_PAGE_1_LOWER_LSB     28

#define GP_WB_STANDBY_LOCK_NVR_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_LOCK_NVR_CFG_LEN     1
#define GP_WB_STANDBY_LOCK_NVR_CFG_MASK    0x20000000
#define GP_WB_STANDBY_LOCK_NVR_CFG_LSB     29

#define GP_WB_STANDBY_LOCK_FLASH_TM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_LOCK_FLASH_TM_LEN     1
#define GP_WB_STANDBY_LOCK_FLASH_TM_MASK    0x40000000
#define GP_WB_STANDBY_LOCK_FLASH_TM_LSB     30

#define GP_WB_STANDBY_LOCK_LICENSE_ITF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x838)
#define GP_WB_STANDBY_LOCK_LICENSE_ITF_LEN     1
#define GP_WB_STANDBY_LOCK_LICENSE_ITF_MASK    0x80000000
#define GP_WB_STANDBY_LOCK_LICENSE_ITF_LSB     31

#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_0_INP_ADDR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x83c)
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_0_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_0_INP_ADDR_MASK    0x03FF
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_0_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_1_INP_ADDR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x83e)
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_1_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_1_INP_ADDR_MASK    0x03FF
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_1_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_2_INP_ADDR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x840)
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_2_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_2_INP_ADDR_MASK    0x03FF
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_2_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_3_INP_ADDR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x842)
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_3_INP_ADDR_LEN     2
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_3_INP_ADDR_MASK    0x03FF
#define GP_WB_STANDBY_NVM_SECTOR_REMAP_ENTRY_3_INP_ADDR_LSB     0

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x844)
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_MASK    0x03
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_0_LSB     0

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x844)
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_MASK    0x0C
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_1_LSB     2

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x844)
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_MASK    0x30
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_2_LSB     4

#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x844)
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_LEN     1
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_MASK    0xC0
#define GP_WB_STANDBY_NVM_BLOCK_REMAP_ENTRY_3_LSB     6

#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_0_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_0_MASK    0x0001
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_0_LSB     0

#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_1_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_1_MASK    0x0002
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_1_LSB     1

#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_2_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_2_MASK    0x0004
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_2_LSB     2

#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_3_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_3_MASK    0x0008
#define GP_WB_STANDBY_LOCK_NVM_SECTOR_REMAP_ENTRY_3_LSB     3

#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_MASK    0x0010
#define GP_WB_STANDBY_LOCK_NVM_BLOCK_REMAP_ENTRIES_LSB     4

#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_0_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_0_MASK    0x0020
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_0_LSB     5

#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_1_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_1_MASK    0x0040
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_1_LSB     6

#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_2_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_2_MASK    0x0080
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_2_LSB     7

#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_3_LEN     1
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_3_MASK    0x0100
#define GP_WB_STANDBY_LOCK_NVM_REDUNDANCY_3_LSB     8

#define GP_WB_STANDBY_BLOCK_ALTERNATE_CODE_FLASH_VIEW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x846)
#define GP_WB_STANDBY_BLOCK_ALTERNATE_CODE_FLASH_VIEW_LEN     1
#define GP_WB_STANDBY_BLOCK_ALTERNATE_CODE_FLASH_VIEW_MASK    0x0200
#define GP_WB_STANDBY_BLOCK_ALTERNATE_CODE_FLASH_VIEW_LSB     9

#define GP_WB_STANDBY_WRITE_LOCK_FINE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_0_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_0_MASK    0x0000000000000001
#define GP_WB_STANDBY_WRITE_LOCK_FINE_0_LSB     0

#define GP_WB_STANDBY_WRITE_LOCK_FINE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_1_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_1_MASK    0x0000000000000002
#define GP_WB_STANDBY_WRITE_LOCK_FINE_1_LSB     1

#define GP_WB_STANDBY_WRITE_LOCK_FINE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_2_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_2_MASK    0x0000000000000004
#define GP_WB_STANDBY_WRITE_LOCK_FINE_2_LSB     2

#define GP_WB_STANDBY_WRITE_LOCK_FINE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_3_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_3_MASK    0x0000000000000008
#define GP_WB_STANDBY_WRITE_LOCK_FINE_3_LSB     3

#define GP_WB_STANDBY_WRITE_LOCK_FINE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_4_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_4_MASK    0x0000000000000010
#define GP_WB_STANDBY_WRITE_LOCK_FINE_4_LSB     4

#define GP_WB_STANDBY_WRITE_LOCK_FINE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_5_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_5_MASK    0x0000000000000020
#define GP_WB_STANDBY_WRITE_LOCK_FINE_5_LSB     5

#define GP_WB_STANDBY_WRITE_LOCK_FINE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_6_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_6_MASK    0x0000000000000040
#define GP_WB_STANDBY_WRITE_LOCK_FINE_6_LSB     6

#define GP_WB_STANDBY_WRITE_LOCK_FINE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_7_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_7_MASK    0x0000000000000080
#define GP_WB_STANDBY_WRITE_LOCK_FINE_7_LSB     7

#define GP_WB_STANDBY_WRITE_LOCK_FINE_8_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_8_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_8_MASK    0x0000000000000100
#define GP_WB_STANDBY_WRITE_LOCK_FINE_8_LSB     8

#define GP_WB_STANDBY_WRITE_LOCK_FINE_9_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_9_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_9_MASK    0x0000000000000200
#define GP_WB_STANDBY_WRITE_LOCK_FINE_9_LSB     9

#define GP_WB_STANDBY_WRITE_LOCK_FINE_10_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_10_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_10_MASK    0x0000000000000400
#define GP_WB_STANDBY_WRITE_LOCK_FINE_10_LSB     10

#define GP_WB_STANDBY_WRITE_LOCK_FINE_11_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_11_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_11_MASK    0x0000000000000800
#define GP_WB_STANDBY_WRITE_LOCK_FINE_11_LSB     11

#define GP_WB_STANDBY_WRITE_LOCK_FINE_12_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_12_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_12_MASK    0x0000000000001000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_12_LSB     12

#define GP_WB_STANDBY_WRITE_LOCK_FINE_13_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_13_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_13_MASK    0x0000000000002000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_13_LSB     13

#define GP_WB_STANDBY_WRITE_LOCK_FINE_14_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_14_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_14_MASK    0x0000000000004000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_14_LSB     14

#define GP_WB_STANDBY_WRITE_LOCK_FINE_15_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_15_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_15_MASK    0x0000000000008000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_15_LSB     15

#define GP_WB_STANDBY_WRITE_LOCK_FINE_16_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_16_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_16_MASK    0x0000000000010000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_16_LSB     16

#define GP_WB_STANDBY_WRITE_LOCK_FINE_17_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_17_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_17_MASK    0x0000000000020000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_17_LSB     17

#define GP_WB_STANDBY_WRITE_LOCK_FINE_18_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_18_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_18_MASK    0x0000000000040000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_18_LSB     18

#define GP_WB_STANDBY_WRITE_LOCK_FINE_19_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_19_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_19_MASK    0x0000000000080000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_19_LSB     19

#define GP_WB_STANDBY_WRITE_LOCK_FINE_20_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_20_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_20_MASK    0x0000000000100000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_20_LSB     20

#define GP_WB_STANDBY_WRITE_LOCK_FINE_21_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_21_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_21_MASK    0x0000000000200000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_21_LSB     21

#define GP_WB_STANDBY_WRITE_LOCK_FINE_22_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_22_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_22_MASK    0x0000000000400000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_22_LSB     22

#define GP_WB_STANDBY_WRITE_LOCK_FINE_23_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_23_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_23_MASK    0x0000000000800000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_23_LSB     23

#define GP_WB_STANDBY_WRITE_LOCK_FINE_24_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_24_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_24_MASK    0x0000000001000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_24_LSB     24

#define GP_WB_STANDBY_WRITE_LOCK_FINE_25_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_25_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_25_MASK    0x0000000002000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_25_LSB     25

#define GP_WB_STANDBY_WRITE_LOCK_FINE_26_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_26_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_26_MASK    0x0000000004000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_26_LSB     26

#define GP_WB_STANDBY_WRITE_LOCK_FINE_27_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_27_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_27_MASK    0x0000000008000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_27_LSB     27

#define GP_WB_STANDBY_WRITE_LOCK_FINE_28_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_28_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_28_MASK    0x0000000010000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_28_LSB     28

#define GP_WB_STANDBY_WRITE_LOCK_FINE_29_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_29_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_29_MASK    0x0000000020000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_29_LSB     29

#define GP_WB_STANDBY_WRITE_LOCK_FINE_30_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_30_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_30_MASK    0x0000000040000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_30_LSB     30

#define GP_WB_STANDBY_WRITE_LOCK_FINE_31_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_31_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_31_MASK    0x0000000080000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_31_LSB     31

#define GP_WB_STANDBY_WRITE_LOCK_FINE_32_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_32_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_32_MASK    0x0000000100000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_32_LSB     32

#define GP_WB_STANDBY_WRITE_LOCK_FINE_33_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_33_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_33_MASK    0x0000000200000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_33_LSB     33

#define GP_WB_STANDBY_WRITE_LOCK_FINE_34_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_34_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_34_MASK    0x0000000400000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_34_LSB     34

#define GP_WB_STANDBY_WRITE_LOCK_FINE_35_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_35_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_35_MASK    0x0000000800000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_35_LSB     35

#define GP_WB_STANDBY_WRITE_LOCK_FINE_36_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_36_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_36_MASK    0x0000001000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_36_LSB     36

#define GP_WB_STANDBY_WRITE_LOCK_FINE_37_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_37_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_37_MASK    0x0000002000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_37_LSB     37

#define GP_WB_STANDBY_WRITE_LOCK_FINE_38_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_38_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_38_MASK    0x0000004000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_38_LSB     38

#define GP_WB_STANDBY_WRITE_LOCK_FINE_39_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_39_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_39_MASK    0x0000008000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_39_LSB     39

#define GP_WB_STANDBY_WRITE_LOCK_FINE_40_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_40_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_40_MASK    0x0000010000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_40_LSB     40

#define GP_WB_STANDBY_WRITE_LOCK_FINE_41_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_41_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_41_MASK    0x0000020000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_41_LSB     41

#define GP_WB_STANDBY_WRITE_LOCK_FINE_42_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_42_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_42_MASK    0x0000040000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_42_LSB     42

#define GP_WB_STANDBY_WRITE_LOCK_FINE_43_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_43_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_43_MASK    0x0000080000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_43_LSB     43

#define GP_WB_STANDBY_WRITE_LOCK_FINE_44_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_44_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_44_MASK    0x0000100000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_44_LSB     44

#define GP_WB_STANDBY_WRITE_LOCK_FINE_45_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_45_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_45_MASK    0x0000200000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_45_LSB     45

#define GP_WB_STANDBY_WRITE_LOCK_FINE_46_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_46_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_46_MASK    0x0000400000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_46_LSB     46

#define GP_WB_STANDBY_WRITE_LOCK_FINE_47_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_47_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_47_MASK    0x0000800000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_47_LSB     47

#define GP_WB_STANDBY_WRITE_LOCK_FINE_48_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_48_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_48_MASK    0x0001000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_48_LSB     48

#define GP_WB_STANDBY_WRITE_LOCK_FINE_49_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_49_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_49_MASK    0x0002000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_49_LSB     49

#define GP_WB_STANDBY_WRITE_LOCK_FINE_50_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_50_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_50_MASK    0x0004000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_50_LSB     50

#define GP_WB_STANDBY_WRITE_LOCK_FINE_51_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_51_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_51_MASK    0x0008000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_51_LSB     51

#define GP_WB_STANDBY_WRITE_LOCK_FINE_52_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_52_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_52_MASK    0x0010000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_52_LSB     52

#define GP_WB_STANDBY_WRITE_LOCK_FINE_53_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_53_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_53_MASK    0x0020000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_53_LSB     53

#define GP_WB_STANDBY_WRITE_LOCK_FINE_54_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_54_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_54_MASK    0x0040000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_54_LSB     54

#define GP_WB_STANDBY_WRITE_LOCK_FINE_55_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_55_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_55_MASK    0x0080000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_55_LSB     55

#define GP_WB_STANDBY_WRITE_LOCK_FINE_56_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_56_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_56_MASK    0x0100000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_56_LSB     56

#define GP_WB_STANDBY_WRITE_LOCK_FINE_57_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_57_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_57_MASK    0x0200000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_57_LSB     57

#define GP_WB_STANDBY_WRITE_LOCK_FINE_58_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_58_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_58_MASK    0x0400000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_58_LSB     58

#define GP_WB_STANDBY_WRITE_LOCK_FINE_59_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_59_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_59_MASK    0x0800000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_59_LSB     59

#define GP_WB_STANDBY_WRITE_LOCK_FINE_60_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_60_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_60_MASK    0x1000000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_60_LSB     60

#define GP_WB_STANDBY_WRITE_LOCK_FINE_61_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_61_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_61_MASK    0x2000000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_61_LSB     61

#define GP_WB_STANDBY_WRITE_LOCK_FINE_62_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_62_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_62_MASK    0x4000000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_62_LSB     62

#define GP_WB_STANDBY_WRITE_LOCK_FINE_63_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x848)
#define GP_WB_STANDBY_WRITE_LOCK_FINE_63_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_FINE_63_MASK    0x8000000000000000
#define GP_WB_STANDBY_WRITE_LOCK_FINE_63_LSB     63

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_0_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_0_MASK    0x0001
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_0_LSB     0

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_0_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_0_MASK    0x0002
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_0_LSB     1

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_0_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_0_MASK    0x0004
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_0_LSB     2

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_1_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_1_MASK    0x0008
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_1_LSB     3

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_1_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_1_MASK    0x0010
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_1_LSB     4

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_1_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_1_MASK    0x0020
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_1_LSB     5

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_2_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_2_MASK    0x0040
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_2_LSB     6

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_2_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_2_MASK    0x0080
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_2_LSB     7

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_2_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_2_MASK    0x0100
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_2_LSB     8

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_3_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_3_MASK    0x0200
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_LOW_3_LSB     9

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_3_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_3_MASK    0x0400
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_MID_3_LSB     10

#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x850)
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_3_LEN     1
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_3_MASK    0x0800
#define GP_WB_STANDBY_WRITE_LOCK_COARSE_HIGH_3_LSB     11

#define GP_WB_STANDBY_LOCK_ROM_PATCH_ENTRIES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x852)
#define GP_WB_STANDBY_LOCK_ROM_PATCH_ENTRIES_LEN     1
#define GP_WB_STANDBY_LOCK_ROM_PATCH_ENTRIES_MASK    0x01
#define GP_WB_STANDBY_LOCK_ROM_PATCH_ENTRIES_LSB     0

#define GP_WB_STANDBY_FLASH_GLOBAL_WRITE_LOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x853)
#define GP_WB_STANDBY_FLASH_GLOBAL_WRITE_LOCK_LEN     1
#define GP_WB_STANDBY_FLASH_GLOBAL_WRITE_LOCK_MASK    0x01
#define GP_WB_STANDBY_FLASH_GLOBAL_WRITE_LOCK_LSB     0

#define GP_WB_STANDBY_TEST_BLOCK_LNAMIX_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_LNAMIX_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_LNAMIX_ENA_MASK    0x000001
#define GP_WB_STANDBY_TEST_BLOCK_LNAMIX_ENA_LSB     0

#define GP_WB_STANDBY_TEST_BLOCK_BPF_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_BPF_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_BPF_ENA_MASK    0x000002
#define GP_WB_STANDBY_TEST_BLOCK_BPF_ENA_LSB     1

#define GP_WB_STANDBY_TEST_BLOCK_LIMITER_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_LIMITER_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_LIMITER_ENA_MASK    0x000004
#define GP_WB_STANDBY_TEST_BLOCK_LIMITER_ENA_LSB     2

#define GP_WB_STANDBY_TEST_BLOCK_SX_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_SX_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_SX_ENA_MASK    0x000008
#define GP_WB_STANDBY_TEST_BLOCK_SX_ENA_LSB     3

#define GP_WB_STANDBY_TEST_BLOCK_FLL_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_FLL_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_FLL_ENA_MASK    0x000010
#define GP_WB_STANDBY_TEST_BLOCK_FLL_ENA_LSB     4

#define GP_WB_STANDBY_TEST_BLOCK_TX_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_TX_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_TX_ENA_MASK    0x000020
#define GP_WB_STANDBY_TEST_BLOCK_TX_ENA_LSB     5

#define GP_WB_STANDBY_TEST_BLOCK_IF_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_IF_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_IF_ENA_MASK    0x000040
#define GP_WB_STANDBY_TEST_BLOCK_IF_ENA_LSB     6

#define GP_WB_STANDBY_TEST_BLOCK_XO_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_XO_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_XO_ENA_MASK    0x000080
#define GP_WB_STANDBY_TEST_BLOCK_XO_ENA_LSB     7

#define GP_WB_STANDBY_TEST_BLOCK_BBPLL_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_BBPLL_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_BBPLL_ENA_MASK    0x000100
#define GP_WB_STANDBY_TEST_BLOCK_BBPLL_ENA_LSB     8

#define GP_WB_STANDBY_TEST_BLOCK_PROCESS_MONITOR_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_PROCESS_MONITOR_ENA_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_PROCESS_MONITOR_ENA_MASK    0x001E00
#define GP_WB_STANDBY_TEST_BLOCK_PROCESS_MONITOR_ENA_LSB     9

#define GP_WB_STANDBY_TEST_BLOCK_PWR_UNIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_PWR_UNIT_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_PWR_UNIT_MASK    0x002000
#define GP_WB_STANDBY_TEST_BLOCK_PWR_UNIT_LSB     13

#define GP_WB_STANDBY_TEST_BLOCK_ADC_RSSI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_ADC_RSSI_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_ADC_RSSI_MASK    0x004000
#define GP_WB_STANDBY_TEST_BLOCK_ADC_RSSI_LSB     14

#define GP_WB_STANDBY_TEST_BLOCK_RESERVED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_RESERVED_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_RESERVED_MASK    0x008000
#define GP_WB_STANDBY_TEST_BLOCK_RESERVED_LSB     15

#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC1_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC1_MASK    0x010000
#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC1_LSB     16

#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC2_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC2_MASK    0x020000
#define GP_WB_STANDBY_TEST_BLOCK_GP_ADC2_LSB     17

#define GP_WB_STANDBY_TEST_BLOCK_32K_XO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x854)
#define GP_WB_STANDBY_TEST_BLOCK_32K_XO_LEN     1
#define GP_WB_STANDBY_TEST_BLOCK_32K_XO_MASK    0x040000
#define GP_WB_STANDBY_TEST_BLOCK_32K_XO_LSB     18

#define GP_WB_STANDBY_FON_CLK_INT_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_INT_UC_LEN     1
#define GP_WB_STANDBY_FON_CLK_INT_UC_MASK    0x000000000001
#define GP_WB_STANDBY_FON_CLK_INT_UC_LSB     0

#define GP_WB_STANDBY_FON_CLK_GPMICRO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_GPMICRO_LEN     1
#define GP_WB_STANDBY_FON_CLK_GPMICRO_MASK    0x000000000002
#define GP_WB_STANDBY_FON_CLK_GPMICRO_LSB     1

#define GP_WB_STANDBY_FON_CLK_STBC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_STBC_LEN     1
#define GP_WB_STANDBY_FON_CLK_STBC_MASK    0x000000000004
#define GP_WB_STANDBY_FON_CLK_STBC_LSB     2

#define GP_WB_STANDBY_FON_CLK_RTM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_RTM_LEN     1
#define GP_WB_STANDBY_FON_CLK_RTM_MASK    0x000000000008
#define GP_WB_STANDBY_FON_CLK_RTM_LSB     3

#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_LEN     1
#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_MASK    0x000000000010
#define GP_WB_STANDBY_FON_CLK_ES_TIMEREF_LSB     4

#define GP_WB_STANDBY_FON_CLK_ES_EVENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_ES_EVENT_LEN     1
#define GP_WB_STANDBY_FON_CLK_ES_EVENT_MASK    0x000000000020
#define GP_WB_STANDBY_FON_CLK_ES_EVENT_LSB     5

#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_MASK    0x000000000040
#define GP_WB_STANDBY_FON_CLK_EPI_GPIO_LSB     6

#define GP_WB_STANDBY_FON_CLK_EPI_SSP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_SSP_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SSP_MASK    0x000000000080
#define GP_WB_STANDBY_FON_CLK_EPI_SSP_LSB     7

#define GP_WB_STANDBY_FON_CLK_EPI_SEC_PROC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_SEC_PROC_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SEC_PROC_MASK    0x000000000100
#define GP_WB_STANDBY_FON_CLK_EPI_SEC_PROC_LSB     8

#define GP_WB_STANDBY_FON_CLK_EPI_RPA_ACC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_RPA_ACC_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_RPA_ACC_MASK    0x000000000200
#define GP_WB_STANDBY_FON_CLK_EPI_RPA_ACC_LSB     9

#define GP_WB_STANDBY_FON_CLK_EPI_IPC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_IPC_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_IPC_MASK    0x000000000400
#define GP_WB_STANDBY_FON_CLK_EPI_IPC_LSB     10

#define GP_WB_STANDBY_FON_CLK_EPI_IR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_IR_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_IR_MASK    0x000000000800
#define GP_WB_STANDBY_FON_CLK_EPI_IR_LSB     11

#define GP_WB_STANDBY_FON_CLK_EPI_LED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_LED_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_LED_MASK    0x000000001000
#define GP_WB_STANDBY_FON_CLK_EPI_LED_LSB     12

#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_MASK    0x000000002000
#define GP_WB_STANDBY_FON_CLK_EPI_ADCIF_LSB     13

#define GP_WB_STANDBY_FON_CLK_EPI_UART_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_UART_0_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_UART_0_MASK    0x000000008000
#define GP_WB_STANDBY_FON_CLK_EPI_UART_0_LSB     15

#define GP_WB_STANDBY_FON_CLK_EPI_UART_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_UART_1_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_UART_1_MASK    0x000000010000
#define GP_WB_STANDBY_FON_CLK_EPI_UART_1_LSB     16

#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_MASK    0x000000020000
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_M_LSB     17

#define GP_WB_STANDBY_FON_CLK_EPI_I2C_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_I2C_M_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_I2C_M_MASK    0x000000040000
#define GP_WB_STANDBY_FON_CLK_EPI_I2C_M_LSB     18

#define GP_WB_STANDBY_FON_CLK_EPI_I2S_M_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_I2S_M_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_I2S_M_MASK    0x000000080000
#define GP_WB_STANDBY_FON_CLK_EPI_I2S_M_LSB     19

#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_MASK    0x000000100000
#define GP_WB_STANDBY_FON_CLK_EPI_WATCHDOG_LSB     20

#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_MASK    0x000000200000
#define GP_WB_STANDBY_FON_CLK_EPI_SPI_S_LSB     21

#define GP_WB_STANDBY_FON_CLK_EPI_I2C_S_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_I2C_S_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_I2C_S_MASK    0x000000400000
#define GP_WB_STANDBY_FON_CLK_EPI_I2C_S_LSB     22

#define GP_WB_STANDBY_FON_CLK_EPI_DMA_SCB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_DMA_SCB_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_DMA_SCB_MASK    0x000000800000
#define GP_WB_STANDBY_FON_CLK_EPI_DMA_SCB_LSB     23

#define GP_WB_STANDBY_FON_CLK_EPI_PWM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_PWM_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_PWM_MASK    0x000001000000
#define GP_WB_STANDBY_FON_CLK_EPI_PWM_LSB     24

#define GP_WB_STANDBY_FON_CLK_EPI_ASP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_ASP_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_ASP_MASK    0x000002000000
#define GP_WB_STANDBY_FON_CLK_EPI_ASP_LSB     25

#define GP_WB_STANDBY_FON_CLK_EPI_TIMER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_EPI_TIMER_LEN     1
#define GP_WB_STANDBY_FON_CLK_EPI_TIMER_MASK    0x000004000000
#define GP_WB_STANDBY_FON_CLK_EPI_TIMER_LSB     26

#define GP_WB_STANDBY_FON_CLK_PRG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_PRG_LEN     1
#define GP_WB_STANDBY_FON_CLK_PRG_MASK    0x000008000000
#define GP_WB_STANDBY_FON_CLK_PRG_LSB     27

#define GP_WB_STANDBY_FON_CLK_PHY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_PHY_LEN     1
#define GP_WB_STANDBY_FON_CLK_PHY_MASK    0x000010000000
#define GP_WB_STANDBY_FON_CLK_PHY_LSB     28

#define GP_WB_STANDBY_FON_CLK_PHY_DYN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_PHY_DYN_LEN     1
#define GP_WB_STANDBY_FON_CLK_PHY_DYN_MASK    0x000020000000
#define GP_WB_STANDBY_FON_CLK_PHY_DYN_LSB     29

#define GP_WB_STANDBY_FON_CLK_PHY_DYN_64_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_PHY_DYN_64_LEN     1
#define GP_WB_STANDBY_FON_CLK_PHY_DYN_64_MASK    0x000040000000
#define GP_WB_STANDBY_FON_CLK_PHY_DYN_64_LSB     30

#define GP_WB_STANDBY_FON_CLK_PHY_CONV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_PHY_CONV_LEN     1
#define GP_WB_STANDBY_FON_CLK_PHY_CONV_MASK    0x000080000000
#define GP_WB_STANDBY_FON_CLK_PHY_CONV_LSB     31

#define GP_WB_STANDBY_FON_CLK_MM_STBM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_MM_STBM_LEN     1
#define GP_WB_STANDBY_FON_CLK_MM_STBM_MASK    0x000100000000
#define GP_WB_STANDBY_FON_CLK_MM_STBM_LSB     32

#define GP_WB_STANDBY_FON_CLK_MM_NVM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_MM_NVM_LEN     1
#define GP_WB_STANDBY_FON_CLK_MM_NVM_MASK    0x000200000000
#define GP_WB_STANDBY_FON_CLK_MM_NVM_LSB     33

#define GP_WB_STANDBY_FON_CLK_MSI_CORE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_MSI_CORE_LEN     1
#define GP_WB_STANDBY_FON_CLK_MSI_CORE_MASK    0x000400000000
#define GP_WB_STANDBY_FON_CLK_MSI_CORE_LSB     34

#define GP_WB_STANDBY_FON_CLK_IOB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_IOB_LEN     1
#define GP_WB_STANDBY_FON_CLK_IOB_MASK    0x000800000000
#define GP_WB_STANDBY_FON_CLK_IOB_LSB     35

#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_MASK    0x001000000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_PMUD_LSB     36

#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_MASK    0x002000000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_RTM_QTA_LSB     37

#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_MASK    0x004000000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_MM_LSB     38

#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_MASK    0x008000000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_MSI_INT_CTRL_LSB     39

#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x858)
#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_LEN     1
#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_MASK    0x010000000000
#define GP_WB_STANDBY_FON_CLK_REGMAP_PBM_ADMIN_LSB     40

#define GP_WB_STANDBY_TESTBUS_ANIO_CONNECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85e)
#define GP_WB_STANDBY_TESTBUS_ANIO_CONNECT_LEN     1
#define GP_WB_STANDBY_TESTBUS_ANIO_CONNECT_MASK    0x01
#define GP_WB_STANDBY_TESTBUS_ANIO_CONNECT_LSB     0

#define GP_WB_STANDBY_TESTBUS_BUF_N_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85e)
#define GP_WB_STANDBY_TESTBUS_BUF_N_PUP_LEN     1
#define GP_WB_STANDBY_TESTBUS_BUF_N_PUP_MASK    0x02
#define GP_WB_STANDBY_TESTBUS_BUF_N_PUP_LSB     1

#define GP_WB_STANDBY_TESTBUS_BUF_P_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85e)
#define GP_WB_STANDBY_TESTBUS_BUF_P_PUP_LEN     1
#define GP_WB_STANDBY_TESTBUS_BUF_P_PUP_MASK    0x04
#define GP_WB_STANDBY_TESTBUS_BUF_P_PUP_LSB     2

#define GP_WB_STANDBY_TESTBUS_CH0_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85e)
#define GP_WB_STANDBY_TESTBUS_CH0_SEL_LEN     1
#define GP_WB_STANDBY_TESTBUS_CH0_SEL_MASK    0x08
#define GP_WB_STANDBY_TESTBUS_CH0_SEL_LSB     3

#define GP_WB_STANDBY_TESTBUS_CH1_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85e)
#define GP_WB_STANDBY_TESTBUS_CH1_SEL_LEN     1
#define GP_WB_STANDBY_TESTBUS_CH1_SEL_MASK    0x10
#define GP_WB_STANDBY_TESTBUS_CH1_SEL_LSB     4

#define GP_WB_STANDBY_TESTBUS_CH2_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85e)
#define GP_WB_STANDBY_TESTBUS_CH2_SEL_LEN     1
#define GP_WB_STANDBY_TESTBUS_CH2_SEL_MASK    0x20
#define GP_WB_STANDBY_TESTBUS_CH2_SEL_LSB     5

#define GP_WB_STANDBY_SPARE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85f)
#define GP_WB_STANDBY_SPARE_LEN     1
#define GP_WB_STANDBY_SPARE_MASK    0x07
#define GP_WB_STANDBY_SPARE_LSB     0

#define GP_WB_STANDBY_RINGOSC_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85f)
#define GP_WB_STANDBY_RINGOSC_ENA_LEN     1
#define GP_WB_STANDBY_RINGOSC_ENA_MASK    0x08
#define GP_WB_STANDBY_RINGOSC_ENA_LSB     3

#define GP_WB_STANDBY_RINGOSC_RVT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x85f)
#define GP_WB_STANDBY_RINGOSC_RVT_LEN     1
#define GP_WB_STANDBY_RINGOSC_RVT_MASK    0x10
#define GP_WB_STANDBY_RINGOSC_RVT_LSB     4

/***************************
 * layout: es
 ***************************/
#define GP_WB_ES_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0900) 
#define GP_WB_ES_SIZE  0x0078
#define GP_WB_ES_MAX_MEMBER_SIZE  4

#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_LEN     1
#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_MASK    0x0001
#define GP_WB_ES_ENABLE_SAMPLE_CONVERSION_BY_GPIO_EXTERN_LSB     0

#define GP_WB_ES_CLK_OSB_STABLE_ON_FALLING_EDGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_CLK_OSB_STABLE_ON_FALLING_EDGE_LEN     1
#define GP_WB_ES_CLK_OSB_STABLE_ON_FALLING_EDGE_MASK    0x0002
#define GP_WB_ES_CLK_OSB_STABLE_ON_FALLING_EDGE_LSB     1

#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_LEN     1
#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_MASK    0x0004
#define GP_WB_ES_GRAY_COUNTER_STABLE_ON_FALLING_EDGE_LSB     2

#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_LEN     1
#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_MASK    0x0008
#define GP_WB_ES_DISABLE_AUTOMATIC_REFERENCE_POINT_UPDATE_LSB     3

#define GP_WB_ES_RECONVERSION_ON_UPDATES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_RECONVERSION_ON_UPDATES_LEN     1
#define GP_WB_ES_RECONVERSION_ON_UPDATES_MASK    0x0010
#define GP_WB_ES_RECONVERSION_ON_UPDATES_LSB     4

#define GP_WB_ES_DISABLE_EXTRAPOLATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_DISABLE_EXTRAPOLATION_LEN     1
#define GP_WB_ES_DISABLE_EXTRAPOLATION_MASK    0x0020
#define GP_WB_ES_DISABLE_EXTRAPOLATION_LSB     5

#define GP_WB_ES_DISABLE_CONVERSION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_DISABLE_CONVERSION_LEN     1
#define GP_WB_ES_DISABLE_CONVERSION_MASK    0x0040
#define GP_WB_ES_DISABLE_CONVERSION_LSB     6

#define GP_WB_ES_FAST_SYNC_ON_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_FAST_SYNC_ON_START_LEN     1
#define GP_WB_ES_FAST_SYNC_ON_START_MASK    0x0080
#define GP_WB_ES_FAST_SYNC_ON_START_LSB     7

#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_LEN     1
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_MASK    0x0100
#define GP_WB_ES_ENABLE_OSCILLATOR_BENCHMARK_LSB     8

#define GP_WB_ES_AUTO_TRIGGER_OSCILLATOR_BENCHMARK_WHEN_NOT_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_AUTO_TRIGGER_OSCILLATOR_BENCHMARK_WHEN_NOT_VALID_LEN     1
#define GP_WB_ES_AUTO_TRIGGER_OSCILLATOR_BENCHMARK_WHEN_NOT_VALID_MASK    0x0200
#define GP_WB_ES_AUTO_TRIGGER_OSCILLATOR_BENCHMARK_WHEN_NOT_VALID_LSB     9

#define GP_WB_ES_KEEP_AWAKE_DURING_OSCILLATOR_BENCHMARK_MEASUREMENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_KEEP_AWAKE_DURING_OSCILLATOR_BENCHMARK_MEASUREMENT_LEN     1
#define GP_WB_ES_KEEP_AWAKE_DURING_OSCILLATOR_BENCHMARK_MEASUREMENT_MASK    0x0400
#define GP_WB_ES_KEEP_AWAKE_DURING_OSCILLATOR_BENCHMARK_MEASUREMENT_LSB     10

#define GP_WB_ES_LOCK_OSCILLATOR_BENCHMARK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_LOCK_OSCILLATOR_BENCHMARK_LEN     1
#define GP_WB_ES_LOCK_OSCILLATOR_BENCHMARK_MASK    0x0800
#define GP_WB_ES_LOCK_OSCILLATOR_BENCHMARK_LSB     11

#define GP_WB_ES_OSCILLATOR_BENCHMARK_CLK_SRC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_CLK_SRC_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_CLK_SRC_MASK    0x7000
#define GP_WB_ES_OSCILLATOR_BENCHMARK_CLK_SRC_LSB     12

#define GP_WB_ES_ONLY_CONVERT_WHEN_NEEDED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x900)
#define GP_WB_ES_ONLY_CONVERT_WHEN_NEEDED_LEN     1
#define GP_WB_ES_ONLY_CONVERT_WHEN_NEEDED_MASK    0x8000
#define GP_WB_ES_ONLY_CONVERT_WHEN_NEEDED_LSB     15

#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x902)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_THRESHOLD_LEN     2
#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_THRESHOLD_MASK    0x0FFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_THRESHOLD_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x904)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MIN_LEN     2
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MIN_MASK    0x0FFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MIN_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MAX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x906)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MAX_LEN     2
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MAX_MASK    0x0FFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_MAX_LSB     0

#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_MASK    0x0001
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_LSB     0

#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_MASK    0x0002
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_LSB     1

#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_MASK    0x0004
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_LSB     2

#define GP_WB_ES_SAMPLE_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_SAMPLE_CALIBRATION_LEN     1
#define GP_WB_ES_SAMPLE_CALIBRATION_MASK    0x0008
#define GP_WB_ES_SAMPLE_CALIBRATION_LSB     3

#define GP_WB_ES_SAMPLE_CONVERSION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_SAMPLE_CONVERSION_LEN     1
#define GP_WB_ES_SAMPLE_CONVERSION_MASK    0x0010
#define GP_WB_ES_SAMPLE_CONVERSION_LSB     4

#define GP_WB_ES_TRIGGER_FAST_SYNC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_TRIGGER_FAST_SYNC_LEN     1
#define GP_WB_ES_TRIGGER_FAST_SYNC_MASK    0x0020
#define GP_WB_ES_TRIGGER_FAST_SYNC_LSB     5

#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_LEN     1
#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_MASK    0x0040
#define GP_WB_ES_TRIGGER_OSCILLATOR_BENCHMARK_LSB     6

#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_LEN     1
#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_MASK    0x0080
#define GP_WB_ES_APPLY_STARTUP_SYMBOL_TIME_LSB     7

#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x908)
#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_MASK    0x0100
#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_LSB     8

#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_MASK    0x01
#define GP_WB_ES_APPLY_EXTERNAL_SIMPLE_CALIBRATION_BUSY_LSB     0

#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_MASK    0x02
#define GP_WB_ES_APPLY_EXTERNAL_ADVANCED_CALIBRATION_BUSY_LSB     1

#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_MASK    0x04
#define GP_WB_ES_APPLY_EXTERNAL_ZERO_CALIBRATION_BUSY_LSB     2

#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_LEN     1
#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_MASK    0x08
#define GP_WB_ES_SYMBOL_COUNTER_UPDATED_SINCE_LAST_CALIBRATION_LSB     3

#define GP_WB_ES_RECONVERSION_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_RECONVERSION_BUSY_LEN     1
#define GP_WB_ES_RECONVERSION_BUSY_MASK    0x10
#define GP_WB_ES_RECONVERSION_BUSY_LSB     4

#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_LEN     1
#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_MASK    0x20
#define GP_WB_ES_INIT_TIME_REFERENCE_BUSY_LSB     5

#define GP_WB_ES_FAST_SYNC_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_FAST_SYNC_BUSY_LEN     1
#define GP_WB_ES_FAST_SYNC_BUSY_MASK    0x40
#define GP_WB_ES_FAST_SYNC_BUSY_LSB     6

#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90a)
#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_BUSY_LEN     1
#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_BUSY_MASK    0x80
#define GP_WB_ES_APPLY_EXTERNAL_REALIGNMENT_CALIBRATION_BUSY_LSB     7

#define GP_WB_ES_OSCILLATOR_BENCHMARK_STATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90b)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_STATE_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_STATE_MASK    0x03
#define GP_WB_ES_OSCILLATOR_BENCHMARK_STATE_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_RESULT_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90b)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_RESULT_VALID_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_RESULT_VALID_MASK    0x04
#define GP_WB_ES_OSCILLATOR_BENCHMARK_RESULT_VALID_LSB     2

#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_LOW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90b)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_LOW_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_LOW_MASK    0x08
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_LOW_LSB     3

#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_HIGH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90b)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_HIGH_LEN     1
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_HIGH_MASK    0x10
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_TOO_HIGH_LSB     4

#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x90c)
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_LEN     4
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_MASK    0xFFFFFFFF
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_LSB     0

#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_ALTERNATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x910)
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_ALTERNATE_LEN     4
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_ALTERNATE_MASK    0xFFFFFFFF
#define GP_WB_ES_AUTO_SAMPLED_SYMBOL_COUNTER_ALTERNATE_LSB     0

#define GP_WB_ES_BINARY_GRAY_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x914)
#define GP_WB_ES_BINARY_GRAY_COUNTER_LEN     4
#define GP_WB_ES_BINARY_GRAY_COUNTER_MASK    0xFFFFFFFF
#define GP_WB_ES_BINARY_GRAY_COUNTER_LSB     0

#define GP_WB_ES_SYMBOL_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x918)
#define GP_WB_ES_SYMBOL_COUNTER_LEN     4
#define GP_WB_ES_SYMBOL_COUNTER_MASK    0xFFFFFFFF
#define GP_WB_ES_SYMBOL_COUNTER_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x91c)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_LEN     3
#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_MASK    0xFFFFFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_COUNTER_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_SEEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x920)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_SEEN_LEN     2
#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_SEEN_MASK    0xFFFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_LP_TICKS_SEEN_LSB     0

#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x922)
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_RESULT_LEN     2
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_RESULT_MASK    0x0FFF
#define GP_WB_ES_OSCILLATOR_BENCHMARK_SUB_COUNTER_RESULT_LSB     0

#define GP_WB_ES_STARTUP_SYMBOL_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x924)
#define GP_WB_ES_STARTUP_SYMBOL_TIME_LEN     4
#define GP_WB_ES_STARTUP_SYMBOL_TIME_MASK    0xFFFFFFFF
#define GP_WB_ES_STARTUP_SYMBOL_TIME_LSB     0

#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x928)
#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_LEN     4
#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_MASK    0xFFFFFFFF
#define GP_WB_ES_LONG_STARTUP_SYMBOL_TIME_LSB     0

#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x92c)
#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_LEN     4
#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_MASK    0xFFFFFFFF
#define GP_WB_ES_BINARY_GRAY_COUNTER_REFERENCE_LSB     0

#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x930)
#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_LEN     4
#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_MASK    0xFFFFFFFF
#define GP_WB_ES_SYMBOL_COUNTER_REFERENCE_LSB     0

#define GP_WB_ES_CALIBRATION_FACTOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x934)
#define GP_WB_ES_CALIBRATION_FACTOR_LEN     4
#define GP_WB_ES_CALIBRATION_FACTOR_MASK    0xFFFFFFFF
#define GP_WB_ES_CALIBRATION_FACTOR_LSB     0

#define GP_WB_ES_PHASE_COMPENSATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x938)
#define GP_WB_ES_PHASE_COMPENSATION_LEN     4
#define GP_WB_ES_PHASE_COMPENSATION_MASK    0xFFFFFFFF
#define GP_WB_ES_PHASE_COMPENSATION_LSB     0

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x93c)
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_MASK    0x01
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_A_BY_UC_LSB     0

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x93c)
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_MASK    0x02
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_BASE_B_BY_UC_LSB     1

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x93c)
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_MASK    0x04
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_IO_BY_UC_LSB     2

#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x93c)
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_MASK    0x08
#define GP_WB_ES_ENABLE_CLK_TIME_REFERENCE_OSCILLATOR_BENCHMARK_BY_UC_LSB     3

#define GP_WB_ES_VALID_EVENTS_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x93e)
#define GP_WB_ES_VALID_EVENTS_0_LEN     1
#define GP_WB_ES_VALID_EVENTS_0_MASK    0x00FF
#define GP_WB_ES_VALID_EVENTS_0_LSB     0

#define GP_WB_ES_VALID_EVENTS_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x93e)
#define GP_WB_ES_VALID_EVENTS_1_LEN     1
#define GP_WB_ES_VALID_EVENTS_1_MASK    0xFF00
#define GP_WB_ES_VALID_EVENTS_1_LSB     8

#define GP_WB_ES_SET_VALID_EVENTS_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x940)
#define GP_WB_ES_SET_VALID_EVENTS_0_LEN     1
#define GP_WB_ES_SET_VALID_EVENTS_0_MASK    0x00FF
#define GP_WB_ES_SET_VALID_EVENTS_0_LSB     0

#define GP_WB_ES_SET_VALID_EVENTS_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x940)
#define GP_WB_ES_SET_VALID_EVENTS_1_LEN     1
#define GP_WB_ES_SET_VALID_EVENTS_1_MASK    0xFF00
#define GP_WB_ES_SET_VALID_EVENTS_1_LSB     8

#define GP_WB_ES_CLR_VALID_EVENTS_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x942)
#define GP_WB_ES_CLR_VALID_EVENTS_0_LEN     1
#define GP_WB_ES_CLR_VALID_EVENTS_0_MASK    0x00FF
#define GP_WB_ES_CLR_VALID_EVENTS_0_LSB     0

#define GP_WB_ES_CLR_VALID_EVENTS_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x942)
#define GP_WB_ES_CLR_VALID_EVENTS_1_LEN     1
#define GP_WB_ES_CLR_VALID_EVENTS_1_MASK    0xFF00
#define GP_WB_ES_CLR_VALID_EVENTS_1_LSB     8

#define GP_WB_ES_BUFFER_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x944)
#define GP_WB_ES_BUFFER_TIME_LEN     2
#define GP_WB_ES_BUFFER_TIME_MASK    0xFFFF
#define GP_WB_ES_BUFFER_TIME_LSB     0

#define GP_WB_ES_PRIORITY_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x946)
#define GP_WB_ES_PRIORITY_TIME_LEN     2
#define GP_WB_ES_PRIORITY_TIME_MASK    0xFFFF
#define GP_WB_ES_PRIORITY_TIME_LSB     0

#define GP_WB_ES_GUARD_TIME_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x948)
#define GP_WB_ES_GUARD_TIME_SEL_LEN     1
#define GP_WB_ES_GUARD_TIME_SEL_MASK    0x1F
#define GP_WB_ES_GUARD_TIME_SEL_LSB     0

#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x949)
#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_LEN     1
#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_MASK    0x01
#define GP_WB_ES_OVERWRITE_EXECUTION_TIME_ON_FINAL_EXECUTION_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x949)
#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_MASK    0x02
#define GP_WB_ES_RELATIVE_EVENT_FREEZE_COUNTDOWN_LSB     1

#define GP_WB_ES_EXTERNAL_EVENT_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x949)
#define GP_WB_ES_EXTERNAL_EVENT_VALID_LEN     1
#define GP_WB_ES_EXTERNAL_EVENT_VALID_MASK    0x04
#define GP_WB_ES_EXTERNAL_EVENT_VALID_LSB     2

#define GP_WB_ES_COMP_EVENT_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x949)
#define GP_WB_ES_COMP_EVENT_VALID_LEN     1
#define GP_WB_ES_COMP_EVENT_VALID_MASK    0x78
#define GP_WB_ES_COMP_EVENT_VALID_LSB     3

#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x94a)
#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_LEN     1
#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_MASK    0xFF
#define GP_WB_ES_EXTERNAL_EVENT_TYPE_TO_BE_EXECUTED_LSB     0

#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x94c)
#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_ES_EXTERNAL_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_ES_REEVALUATE_EVENTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x94e)
#define GP_WB_ES_REEVALUATE_EVENTS_LEN     1
#define GP_WB_ES_REEVALUATE_EVENTS_MASK    0x01
#define GP_WB_ES_REEVALUATE_EVENTS_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x94e)
#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_MASK    0x02
#define GP_WB_ES_RELATIVE_EVENT_EXECUTE_LSB     1

#define GP_WB_ES_RELATIVE_EVENT_CANCEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x94e)
#define GP_WB_ES_RELATIVE_EVENT_CANCEL_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_CANCEL_MASK    0x04
#define GP_WB_ES_RELATIVE_EVENT_CANCEL_LSB     2

#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x94f)
#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_MASK    0xFF
#define GP_WB_ES_RELATIVE_EVENT_TYPE_TO_BE_EXECUTED_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x950)
#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_ES_RELATIVE_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_ES_COMP_EVENT_TYPE_TO_BE_EXECUTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x952)
#define GP_WB_ES_COMP_EVENT_TYPE_TO_BE_EXECUTED_LEN     1
#define GP_WB_ES_COMP_EVENT_TYPE_TO_BE_EXECUTED_MASK    0xFF
#define GP_WB_ES_COMP_EVENT_TYPE_TO_BE_EXECUTED_LSB     0

#define GP_WB_ES_COMP_EVENT_CUSTOM_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x954)
#define GP_WB_ES_COMP_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_ES_COMP_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_ES_COMP_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95a)
#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_MASK    0x7F
#define GP_WB_ES_RELATIVE_EVENT_TIME_DELAY_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95b)
#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_MASK    0x7F
#define GP_WB_ES_RELATIVE_EVENT_COUNTDOWN_LSB     0

#define GP_WB_ES_RELATIVE_EVENT_PENDING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95b)
#define GP_WB_ES_RELATIVE_EVENT_PENDING_LEN     1
#define GP_WB_ES_RELATIVE_EVENT_PENDING_MASK    0x80
#define GP_WB_ES_RELATIVE_EVENT_PENDING_LSB     7

#define GP_WB_ES_DITHER_SEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95c)
#define GP_WB_ES_DITHER_SEED_LEN     2
#define GP_WB_ES_DITHER_SEED_MASK    0xFFFF
#define GP_WB_ES_DITHER_SEED_LSB     0

#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95e)
#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_LEN     1
#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_MASK    0xFF
#define GP_WB_ES_DITHER_BACKOFF_EXPONENT_MASK_LSB     0

#define GP_WB_ES_CURRENT_EVENT_NUMBER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95f)
#define GP_WB_ES_CURRENT_EVENT_NUMBER_LEN     1
#define GP_WB_ES_CURRENT_EVENT_NUMBER_MASK    0x0F
#define GP_WB_ES_CURRENT_EVENT_NUMBER_LSB     0

#define GP_WB_ES_CURRENT_EVENT_PENDING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95f)
#define GP_WB_ES_CURRENT_EVENT_PENDING_LEN     1
#define GP_WB_ES_CURRENT_EVENT_PENDING_MASK    0x10
#define GP_WB_ES_CURRENT_EVENT_PENDING_LSB     4

#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95f)
#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_LEN     1
#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_MASK    0x20
#define GP_WB_ES_CURRENT_EVENT_BEING_EXECUTED_LSB     5

#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x95f)
#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_LEN     1
#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_MASK    0x40
#define GP_WB_ES_NEXT_EVENT_SEARCH_BUSY_LSB     6

#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x960)
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_MASK    0x01
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_A_BY_UC_LSB     0

#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x960)
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_MASK    0x02
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_BASE_B_BY_UC_LSB     1

#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x960)
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_LEN     1
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_MASK    0x04
#define GP_WB_ES_ENABLE_CLK_EVENT_HANDLER_EXTERNAL_EVENT_BY_UC_LSB     2

#define GP_WB_ES_LAST_EXTERNAL_PIN_EVENT_STATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x964)
#define GP_WB_ES_LAST_EXTERNAL_PIN_EVENT_STATE_LEN     3
#define GP_WB_ES_LAST_EXTERNAL_PIN_EVENT_STATE_MASK    0x7FFFFF
#define GP_WB_ES_LAST_EXTERNAL_PIN_EVENT_STATE_LSB     0

#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_LEN     2
#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_ES_UNMASKED_EVENT_INTERRUPTS_LSB     0

#define GP_WB_ES_UNMASKED_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_ES_UNMASKED_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_ES_UNMASKED_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_ES_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_ES_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_ES_UNMASKED_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x968)
#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_ES_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_ES_CLR_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_EVENT_INTERRUPTS_LEN     2
#define GP_WB_ES_CLR_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_ES_CLR_EVENT_INTERRUPTS_LSB     0

#define GP_WB_ES_CLR_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_ES_CLR_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_ES_CLR_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_ES_CLR_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_ES_CLR_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_ES_CLR_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x96c)
#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_ES_CLR_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_LEN     2
#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_ES_RETENTION_UNMASKED_EVENT_INTERRUPTS_LSB     0

#define GP_WB_ES_RETENTION_UNMASKED_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_ES_RETENTION_UNMASKED_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_ES_RETENTION_UNMASKED_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_ES_RETENTION_UNMASKED_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_ES_RETENTION_UNMASKED_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x970)
#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_ES_RETENTION_UNMASKED_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_ES_CALIBRATION_FACTOR_ADJUSTMENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x974)
#define GP_WB_ES_CALIBRATION_FACTOR_ADJUSTMENT_LEN     4
#define GP_WB_ES_CALIBRATION_FACTOR_ADJUSTMENT_MASK    0xFFFFFFFF
#define GP_WB_ES_CALIBRATION_FACTOR_ADJUSTMENT_LSB     0

/***************************
 * layout: msi
 ***************************/
#define GP_WB_MSI_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0A00) 
#define GP_WB_MSI_SIZE  0x0005
#define GP_WB_MSI_MAX_MEMBER_SIZE  1

#define GP_WB_MSI_SEMAPHORE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xa00)
#define GP_WB_MSI_SEMAPHORE_0_LEN     1
#define GP_WB_MSI_SEMAPHORE_0_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_0_LSB     0

#define GP_WB_MSI_SEMAPHORE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xa01)
#define GP_WB_MSI_SEMAPHORE_1_LEN     1
#define GP_WB_MSI_SEMAPHORE_1_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_1_LSB     0

#define GP_WB_MSI_SEMAPHORE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xa02)
#define GP_WB_MSI_SEMAPHORE_2_LEN     1
#define GP_WB_MSI_SEMAPHORE_2_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_2_LSB     0

#define GP_WB_MSI_SEMAPHORE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xa03)
#define GP_WB_MSI_SEMAPHORE_3_LEN     1
#define GP_WB_MSI_SEMAPHORE_3_MASK    0x01
#define GP_WB_MSI_SEMAPHORE_3_LSB     0

#define GP_WB_MSI_SERIAL_ITF_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xa04)
#define GP_WB_MSI_SERIAL_ITF_SELECT_LEN     1
#define GP_WB_MSI_SERIAL_ITF_SELECT_MASK    0x03
#define GP_WB_MSI_SERIAL_ITF_SELECT_LSB     0

/***************************
 * layout: int_ctrl
 ***************************/
#define GP_WB_INT_CTRL_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0B00) 
#define GP_WB_INT_CTRL_SIZE  0x00A4
#define GP_WB_INT_CTRL_MAX_MEMBER_SIZE  5

#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb00)
#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_LEN     1
#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_MASK    0x01
#define GP_WB_INT_CTRL_GLOBAL_INTERRUPTS_ENABLE_LSB     0

#define GP_WB_INT_CTRL_UNMASKED_I2CM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_I2CM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_I2CM_INTERRUPT_MASK    0x0000000001
#define GP_WB_INT_CTRL_UNMASKED_I2CM_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_MASK    0x0000000004
#define GP_WB_INT_CTRL_UNMASKED_STBC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_MASK    0x0000000008
#define GP_WB_INT_CTRL_UNMASKED_IR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_UNMASKED_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_RPA_INTERRUPT_MASK    0x0000000010
#define GP_WB_INT_CTRL_UNMASKED_RPA_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_MASK    0x0000000020
#define GP_WB_INT_CTRL_UNMASKED_QTA_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_MASK    0x0000000040
#define GP_WB_INT_CTRL_UNMASKED_WATCHDOG_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_MASK    0x0000000080
#define GP_WB_INT_CTRL_UNMASKED_ES_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_UNMASKED_UART_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_UART_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_UART_1_INTERRUPT_MASK    0x0000000100
#define GP_WB_INT_CTRL_UNMASKED_UART_1_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_UNMASKED_UART_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_UART_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_UART_0_INTERRUPT_MASK    0x0000000200
#define GP_WB_INT_CTRL_UNMASKED_UART_0_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_UNMASKED_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_PARFCS_INTERRUPT_MASK    0x0000000400
#define GP_WB_INT_CTRL_UNMASKED_PARFCS_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_MASK    0x0000000800
#define GP_WB_INT_CTRL_UNMASKED_RCI_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_MASK    0x0000001000
#define GP_WB_INT_CTRL_UNMASKED_ADCIF_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_UNMASKED_ASP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_ASP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_ASP_INTERRUPT_MASK    0x0000002000
#define GP_WB_INT_CTRL_UNMASKED_ASP_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_MASK    0x0000004000
#define GP_WB_INT_CTRL_UNMASKED_SSP_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_UNMASKED_I2SM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_I2SM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_I2SM_INTERRUPT_MASK    0x0000008000
#define GP_WB_INT_CTRL_UNMASKED_I2SM_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_MASK    0x0000010000
#define GP_WB_INT_CTRL_UNMASKED_PHY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_UNMASKED_SECPROC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_SECPROC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SECPROC_INTERRUPT_MASK    0x0000020000
#define GP_WB_INT_CTRL_UNMASKED_SECPROC_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_MASK    0x0000040000
#define GP_WB_INT_CTRL_UNMASKED_SPIM_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_UNMASKED_GPMICRO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_GPMICRO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_GPMICRO_INTERRUPT_MASK    0x0000080000
#define GP_WB_INT_CTRL_UNMASKED_GPMICRO_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_UNMASKED_BBPLL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_BBPLL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_BBPLL_INTERRUPT_MASK    0x0000100000
#define GP_WB_INT_CTRL_UNMASKED_BBPLL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_MASK    0x0000200000
#define GP_WB_INT_CTRL_UNMASKED_SPISL_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_UNMASKED_DMAS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_DMAS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_DMAS_INTERRUPT_MASK    0x0000400000
#define GP_WB_INT_CTRL_UNMASKED_DMAS_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_MASK    0x0000800000
#define GP_WB_INT_CTRL_UNMASKED_GPIO_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_MASK    0x0001000000
#define GP_WB_INT_CTRL_UNMASKED_TRC_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_UNMASKED_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_PARBLE_INTERRUPT_MASK    0x0002000000
#define GP_WB_INT_CTRL_UNMASKED_PARBLE_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_UNMASKED_TIMERS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_TIMERS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_TIMERS_INTERRUPT_MASK    0x0004000000
#define GP_WB_INT_CTRL_UNMASKED_TIMERS_INTERRUPT_LSB     26

#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_MASK    0x0008000000
#define GP_WB_INT_CTRL_UNMASKED_MRI_INTERRUPT_LSB     27

#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_MASK    0x0010000000
#define GP_WB_INT_CTRL_UNMASKED_I2CSL_INTERRUPT_LSB     28

#define GP_WB_INT_CTRL_UNMASKED_PWMS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_PWMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_PWMS_INTERRUPT_MASK    0x0020000000
#define GP_WB_INT_CTRL_UNMASKED_PWMS_INTERRUPT_LSB     29

#define GP_WB_INT_CTRL_UNMASKED_IPCX2GPM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IPCX2GPM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCX2GPM_INTERRUPT_MASK    0x0040000000
#define GP_WB_INT_CTRL_UNMASKED_IPCX2GPM_INTERRUPT_LSB     30

#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2X_INTERRUPT_MASK    0x0080000000
#define GP_WB_INT_CTRL_UNMASKED_IPCEXT2X_INTERRUPT_LSB     31

#define GP_WB_INT_CTRL_UNMASKED_IPCX2INT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IPCX2INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCX2INT_INTERRUPT_MASK    0x0100000000
#define GP_WB_INT_CTRL_UNMASKED_IPCX2INT_INTERRUPT_LSB     32

#define GP_WB_INT_CTRL_UNMASKED_IPCX2EXT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IPCX2EXT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCX2EXT_INTERRUPT_MASK    0x0200000000
#define GP_WB_INT_CTRL_UNMASKED_IPCX2EXT_INTERRUPT_LSB     33

#define GP_WB_INT_CTRL_UNMASKED_IPCGPM2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IPCGPM2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCGPM2X_INTERRUPT_MASK    0x0400000000
#define GP_WB_INT_CTRL_UNMASKED_IPCGPM2X_INTERRUPT_LSB     34

#define GP_WB_INT_CTRL_UNMASKED_IPCINT2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb04)
#define GP_WB_INT_CTRL_UNMASKED_IPCINT2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_IPCINT2X_INTERRUPT_MASK    0x0800000000
#define GP_WB_INT_CTRL_UNMASKED_IPCINT2X_INTERRUPT_LSB     35

#define GP_WB_INT_CTRL_MASKED_EXT_I2CM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_I2CM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_I2CM_INTERRUPT_MASK    0x0000000001
#define GP_WB_INT_CTRL_MASKED_EXT_I2CM_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_MASK    0x0000000004
#define GP_WB_INT_CTRL_MASKED_EXT_STBC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_MASK    0x0000000008
#define GP_WB_INT_CTRL_MASKED_EXT_IR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_EXT_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_RPA_INTERRUPT_MASK    0x0000000010
#define GP_WB_INT_CTRL_MASKED_EXT_RPA_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_MASK    0x0000000020
#define GP_WB_INT_CTRL_MASKED_EXT_QTA_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_MASK    0x0000000040
#define GP_WB_INT_CTRL_MASKED_EXT_WATCHDOG_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_MASK    0x0000000080
#define GP_WB_INT_CTRL_MASKED_EXT_ES_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_EXT_UART_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_UART_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_UART_1_INTERRUPT_MASK    0x0000000100
#define GP_WB_INT_CTRL_MASKED_EXT_UART_1_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_EXT_UART_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_UART_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_UART_0_INTERRUPT_MASK    0x0000000200
#define GP_WB_INT_CTRL_MASKED_EXT_UART_0_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_EXT_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_PARFCS_INTERRUPT_MASK    0x0000000400
#define GP_WB_INT_CTRL_MASKED_EXT_PARFCS_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_MASK    0x0000000800
#define GP_WB_INT_CTRL_MASKED_EXT_RCI_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_MASK    0x0000001000
#define GP_WB_INT_CTRL_MASKED_EXT_ADCIF_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_EXT_ASP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_ASP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_ASP_INTERRUPT_MASK    0x0000002000
#define GP_WB_INT_CTRL_MASKED_EXT_ASP_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_MASK    0x0000004000
#define GP_WB_INT_CTRL_MASKED_EXT_SSP_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_EXT_I2SM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_I2SM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_I2SM_INTERRUPT_MASK    0x0000008000
#define GP_WB_INT_CTRL_MASKED_EXT_I2SM_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_MASK    0x0000010000
#define GP_WB_INT_CTRL_MASKED_EXT_PHY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_EXT_SECPROC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_SECPROC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_SECPROC_INTERRUPT_MASK    0x0000020000
#define GP_WB_INT_CTRL_MASKED_EXT_SECPROC_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_MASK    0x0000040000
#define GP_WB_INT_CTRL_MASKED_EXT_SPIM_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASKED_EXT_GPMICRO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_GPMICRO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_GPMICRO_INTERRUPT_MASK    0x0000080000
#define GP_WB_INT_CTRL_MASKED_EXT_GPMICRO_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASKED_EXT_BBPLL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_BBPLL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_BBPLL_INTERRUPT_MASK    0x0000100000
#define GP_WB_INT_CTRL_MASKED_EXT_BBPLL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASKED_EXT_SPISL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_SPISL_INTERRUPT_MASK    0x0000200000
#define GP_WB_INT_CTRL_MASKED_EXT_SPISL_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_EXT_DMAS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_DMAS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_DMAS_INTERRUPT_MASK    0x0000400000
#define GP_WB_INT_CTRL_MASKED_EXT_DMAS_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_MASK    0x0000800000
#define GP_WB_INT_CTRL_MASKED_EXT_GPIO_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_MASK    0x0001000000
#define GP_WB_INT_CTRL_MASKED_EXT_TRC_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASKED_EXT_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_PARBLE_INTERRUPT_MASK    0x0002000000
#define GP_WB_INT_CTRL_MASKED_EXT_PARBLE_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASKED_EXT_TIMERS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_TIMERS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_TIMERS_INTERRUPT_MASK    0x0004000000
#define GP_WB_INT_CTRL_MASKED_EXT_TIMERS_INTERRUPT_LSB     26

#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_MASK    0x0008000000
#define GP_WB_INT_CTRL_MASKED_EXT_MRI_INTERRUPT_LSB     27

#define GP_WB_INT_CTRL_MASKED_EXT_I2CSL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_I2CSL_INTERRUPT_MASK    0x0010000000
#define GP_WB_INT_CTRL_MASKED_EXT_I2CSL_INTERRUPT_LSB     28

#define GP_WB_INT_CTRL_MASKED_EXT_PWMS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_PWMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_PWMS_INTERRUPT_MASK    0x0020000000
#define GP_WB_INT_CTRL_MASKED_EXT_PWMS_INTERRUPT_LSB     29

#define GP_WB_INT_CTRL_MASKED_EXT_IPCX2EXT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_IPCX2EXT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_IPCX2EXT_INTERRUPT_MASK    0x0040000000
#define GP_WB_INT_CTRL_MASKED_EXT_IPCX2EXT_INTERRUPT_LSB     30

#define GP_WB_INT_CTRL_MASKED_EXT_IPCGPM2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_IPCGPM2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_IPCGPM2X_INTERRUPT_MASK    0x0080000000
#define GP_WB_INT_CTRL_MASKED_EXT_IPCGPM2X_INTERRUPT_LSB     31

#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb0c)
#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2X_INTERRUPT_MASK    0x0100000000
#define GP_WB_INT_CTRL_MASKED_EXT_IPCINT2X_INTERRUPT_LSB     32

#define GP_WB_INT_CTRL_MASK_EXT_I2CM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_I2CM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_I2CM_INTERRUPT_MASK    0x0000000001
#define GP_WB_INT_CTRL_MASK_EXT_I2CM_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_MASK    0x0000000004
#define GP_WB_INT_CTRL_MASK_EXT_STBC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_MASK    0x0000000008
#define GP_WB_INT_CTRL_MASK_EXT_IR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_EXT_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_RPA_INTERRUPT_MASK    0x0000000010
#define GP_WB_INT_CTRL_MASK_EXT_RPA_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_MASK    0x0000000020
#define GP_WB_INT_CTRL_MASK_EXT_QTA_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_MASK    0x0000000040
#define GP_WB_INT_CTRL_MASK_EXT_WATCHDOG_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_MASK    0x0000000080
#define GP_WB_INT_CTRL_MASK_EXT_ES_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_EXT_UART_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_UART_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_UART_1_INTERRUPT_MASK    0x0000000100
#define GP_WB_INT_CTRL_MASK_EXT_UART_1_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_EXT_UART_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_UART_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_UART_0_INTERRUPT_MASK    0x0000000200
#define GP_WB_INT_CTRL_MASK_EXT_UART_0_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_EXT_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_PARFCS_INTERRUPT_MASK    0x0000000400
#define GP_WB_INT_CTRL_MASK_EXT_PARFCS_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_MASK    0x0000000800
#define GP_WB_INT_CTRL_MASK_EXT_RCI_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_MASK    0x0000001000
#define GP_WB_INT_CTRL_MASK_EXT_ADCIF_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_EXT_ASP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_ASP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_ASP_INTERRUPT_MASK    0x0000002000
#define GP_WB_INT_CTRL_MASK_EXT_ASP_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_MASK    0x0000004000
#define GP_WB_INT_CTRL_MASK_EXT_SSP_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_EXT_I2SM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_I2SM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_I2SM_INTERRUPT_MASK    0x0000008000
#define GP_WB_INT_CTRL_MASK_EXT_I2SM_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_MASK    0x0000010000
#define GP_WB_INT_CTRL_MASK_EXT_PHY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_EXT_SECPROC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_SECPROC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_SECPROC_INTERRUPT_MASK    0x0000020000
#define GP_WB_INT_CTRL_MASK_EXT_SECPROC_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_MASK    0x0000040000
#define GP_WB_INT_CTRL_MASK_EXT_SPIM_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASK_EXT_GPMICRO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_GPMICRO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_GPMICRO_INTERRUPT_MASK    0x0000080000
#define GP_WB_INT_CTRL_MASK_EXT_GPMICRO_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASK_EXT_BBPLL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_BBPLL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_BBPLL_INTERRUPT_MASK    0x0000100000
#define GP_WB_INT_CTRL_MASK_EXT_BBPLL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASK_EXT_SPISL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_SPISL_INTERRUPT_MASK    0x0000200000
#define GP_WB_INT_CTRL_MASK_EXT_SPISL_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_EXT_DMAS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_DMAS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_DMAS_INTERRUPT_MASK    0x0000400000
#define GP_WB_INT_CTRL_MASK_EXT_DMAS_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_MASK    0x0000800000
#define GP_WB_INT_CTRL_MASK_EXT_GPIO_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_MASK    0x0001000000
#define GP_WB_INT_CTRL_MASK_EXT_TRC_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASK_EXT_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_PARBLE_INTERRUPT_MASK    0x0002000000
#define GP_WB_INT_CTRL_MASK_EXT_PARBLE_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASK_EXT_TIMERS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_TIMERS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_TIMERS_INTERRUPT_MASK    0x0004000000
#define GP_WB_INT_CTRL_MASK_EXT_TIMERS_INTERRUPT_LSB     26

#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_MASK    0x0008000000
#define GP_WB_INT_CTRL_MASK_EXT_MRI_INTERRUPT_LSB     27

#define GP_WB_INT_CTRL_MASK_EXT_I2CSL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_I2CSL_INTERRUPT_MASK    0x0010000000
#define GP_WB_INT_CTRL_MASK_EXT_I2CSL_INTERRUPT_LSB     28

#define GP_WB_INT_CTRL_MASK_EXT_PWMS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_PWMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_PWMS_INTERRUPT_MASK    0x0020000000
#define GP_WB_INT_CTRL_MASK_EXT_PWMS_INTERRUPT_LSB     29

#define GP_WB_INT_CTRL_MASK_EXT_IPCX2EXT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_IPCX2EXT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_IPCX2EXT_INTERRUPT_MASK    0x0040000000
#define GP_WB_INT_CTRL_MASK_EXT_IPCX2EXT_INTERRUPT_LSB     30

#define GP_WB_INT_CTRL_MASK_EXT_IPCGPM2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_IPCGPM2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_IPCGPM2X_INTERRUPT_MASK    0x0080000000
#define GP_WB_INT_CTRL_MASK_EXT_IPCGPM2X_INTERRUPT_LSB     31

#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb14)
#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2X_INTERRUPT_MASK    0x0100000000
#define GP_WB_INT_CTRL_MASK_EXT_IPCINT2X_INTERRUPT_LSB     32

#define GP_WB_INT_CTRL_MASKED_INT_I2CM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_I2CM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_I2CM_INTERRUPT_MASK    0x0000000001
#define GP_WB_INT_CTRL_MASKED_INT_I2CM_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_MASK    0x0000000004
#define GP_WB_INT_CTRL_MASKED_INT_STBC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_MASK    0x0000000008
#define GP_WB_INT_CTRL_MASKED_INT_IR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_INT_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_RPA_INTERRUPT_MASK    0x0000000010
#define GP_WB_INT_CTRL_MASKED_INT_RPA_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_MASK    0x0000000020
#define GP_WB_INT_CTRL_MASKED_INT_QTA_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_MASK    0x0000000040
#define GP_WB_INT_CTRL_MASKED_INT_WATCHDOG_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_MASK    0x0000000080
#define GP_WB_INT_CTRL_MASKED_INT_ES_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_INT_UART_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_UART_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_UART_1_INTERRUPT_MASK    0x0000000100
#define GP_WB_INT_CTRL_MASKED_INT_UART_1_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_INT_UART_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_UART_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_UART_0_INTERRUPT_MASK    0x0000000200
#define GP_WB_INT_CTRL_MASKED_INT_UART_0_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_INT_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_PARFCS_INTERRUPT_MASK    0x0000000400
#define GP_WB_INT_CTRL_MASKED_INT_PARFCS_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_MASK    0x0000000800
#define GP_WB_INT_CTRL_MASKED_INT_RCI_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_MASK    0x0000001000
#define GP_WB_INT_CTRL_MASKED_INT_ADCIF_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_INT_ASP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_ASP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_ASP_INTERRUPT_MASK    0x0000002000
#define GP_WB_INT_CTRL_MASKED_INT_ASP_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_MASK    0x0000004000
#define GP_WB_INT_CTRL_MASKED_INT_SSP_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_INT_I2SM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_I2SM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_I2SM_INTERRUPT_MASK    0x0000008000
#define GP_WB_INT_CTRL_MASKED_INT_I2SM_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_MASK    0x0000010000
#define GP_WB_INT_CTRL_MASKED_INT_PHY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_INT_SECPROC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_SECPROC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SECPROC_INTERRUPT_MASK    0x0000020000
#define GP_WB_INT_CTRL_MASKED_INT_SECPROC_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_MASK    0x0000040000
#define GP_WB_INT_CTRL_MASKED_INT_SPIM_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASKED_INT_GPMICRO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_GPMICRO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_GPMICRO_INTERRUPT_MASK    0x0000080000
#define GP_WB_INT_CTRL_MASKED_INT_GPMICRO_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASKED_INT_BBPLL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_BBPLL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_BBPLL_INTERRUPT_MASK    0x0000100000
#define GP_WB_INT_CTRL_MASKED_INT_BBPLL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_MASK    0x0000200000
#define GP_WB_INT_CTRL_MASKED_INT_SPISL_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_INT_DMAS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_DMAS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_DMAS_INTERRUPT_MASK    0x0000400000
#define GP_WB_INT_CTRL_MASKED_INT_DMAS_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_MASK    0x0000800000
#define GP_WB_INT_CTRL_MASKED_INT_GPIO_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_MASK    0x0001000000
#define GP_WB_INT_CTRL_MASKED_INT_TRC_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASKED_INT_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_PARBLE_INTERRUPT_MASK    0x0002000000
#define GP_WB_INT_CTRL_MASKED_INT_PARBLE_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASKED_INT_TIMERS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_TIMERS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_TIMERS_INTERRUPT_MASK    0x0004000000
#define GP_WB_INT_CTRL_MASKED_INT_TIMERS_INTERRUPT_LSB     26

#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_MASK    0x0008000000
#define GP_WB_INT_CTRL_MASKED_INT_MRI_INTERRUPT_LSB     27

#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_MASK    0x0010000000
#define GP_WB_INT_CTRL_MASKED_INT_I2CSL_INTERRUPT_LSB     28

#define GP_WB_INT_CTRL_MASKED_INT_PWMS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_PWMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_PWMS_INTERRUPT_MASK    0x0020000000
#define GP_WB_INT_CTRL_MASKED_INT_PWMS_INTERRUPT_LSB     29

#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2X_INTERRUPT_MASK    0x0040000000
#define GP_WB_INT_CTRL_MASKED_INT_IPCEXT2X_INTERRUPT_LSB     30

#define GP_WB_INT_CTRL_MASKED_INT_IPCX2INT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_IPCX2INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_IPCX2INT_INTERRUPT_MASK    0x0080000000
#define GP_WB_INT_CTRL_MASKED_INT_IPCX2INT_INTERRUPT_LSB     31

#define GP_WB_INT_CTRL_MASKED_INT_IPCGPM2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb1c)
#define GP_WB_INT_CTRL_MASKED_INT_IPCGPM2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_INT_IPCGPM2X_INTERRUPT_MASK    0x0100000000
#define GP_WB_INT_CTRL_MASKED_INT_IPCGPM2X_INTERRUPT_LSB     32

#define GP_WB_INT_CTRL_MASK_INT_I2CM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_I2CM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_I2CM_INTERRUPT_MASK    0x0000000001
#define GP_WB_INT_CTRL_MASK_INT_I2CM_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_MASK    0x0000000004
#define GP_WB_INT_CTRL_MASK_INT_STBC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_MASK    0x0000000008
#define GP_WB_INT_CTRL_MASK_INT_IR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_INT_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_RPA_INTERRUPT_MASK    0x0000000010
#define GP_WB_INT_CTRL_MASK_INT_RPA_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_MASK    0x0000000020
#define GP_WB_INT_CTRL_MASK_INT_QTA_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_MASK    0x0000000040
#define GP_WB_INT_CTRL_MASK_INT_WATCHDOG_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_MASK    0x0000000080
#define GP_WB_INT_CTRL_MASK_INT_ES_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_INT_UART_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_UART_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_UART_1_INTERRUPT_MASK    0x0000000100
#define GP_WB_INT_CTRL_MASK_INT_UART_1_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_INT_UART_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_UART_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_UART_0_INTERRUPT_MASK    0x0000000200
#define GP_WB_INT_CTRL_MASK_INT_UART_0_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_INT_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_PARFCS_INTERRUPT_MASK    0x0000000400
#define GP_WB_INT_CTRL_MASK_INT_PARFCS_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_MASK    0x0000000800
#define GP_WB_INT_CTRL_MASK_INT_RCI_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_MASK    0x0000001000
#define GP_WB_INT_CTRL_MASK_INT_ADCIF_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_INT_ASP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_ASP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_ASP_INTERRUPT_MASK    0x0000002000
#define GP_WB_INT_CTRL_MASK_INT_ASP_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_MASK    0x0000004000
#define GP_WB_INT_CTRL_MASK_INT_SSP_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_INT_I2SM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_I2SM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_I2SM_INTERRUPT_MASK    0x0000008000
#define GP_WB_INT_CTRL_MASK_INT_I2SM_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_MASK    0x0000010000
#define GP_WB_INT_CTRL_MASK_INT_PHY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_INT_SECPROC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_SECPROC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SECPROC_INTERRUPT_MASK    0x0000020000
#define GP_WB_INT_CTRL_MASK_INT_SECPROC_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_MASK    0x0000040000
#define GP_WB_INT_CTRL_MASK_INT_SPIM_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASK_INT_GPMICRO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_GPMICRO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_GPMICRO_INTERRUPT_MASK    0x0000080000
#define GP_WB_INT_CTRL_MASK_INT_GPMICRO_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASK_INT_BBPLL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_BBPLL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_BBPLL_INTERRUPT_MASK    0x0000100000
#define GP_WB_INT_CTRL_MASK_INT_BBPLL_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_MASK    0x0000200000
#define GP_WB_INT_CTRL_MASK_INT_SPISL_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_INT_DMAS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_DMAS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_DMAS_INTERRUPT_MASK    0x0000400000
#define GP_WB_INT_CTRL_MASK_INT_DMAS_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_MASK    0x0000800000
#define GP_WB_INT_CTRL_MASK_INT_GPIO_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_MASK    0x0001000000
#define GP_WB_INT_CTRL_MASK_INT_TRC_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASK_INT_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_PARBLE_INTERRUPT_MASK    0x0002000000
#define GP_WB_INT_CTRL_MASK_INT_PARBLE_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASK_INT_TIMERS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_TIMERS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_TIMERS_INTERRUPT_MASK    0x0004000000
#define GP_WB_INT_CTRL_MASK_INT_TIMERS_INTERRUPT_LSB     26

#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_MASK    0x0008000000
#define GP_WB_INT_CTRL_MASK_INT_MRI_INTERRUPT_LSB     27

#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_MASK    0x0010000000
#define GP_WB_INT_CTRL_MASK_INT_I2CSL_INTERRUPT_LSB     28

#define GP_WB_INT_CTRL_MASK_INT_PWMS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_PWMS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_PWMS_INTERRUPT_MASK    0x0020000000
#define GP_WB_INT_CTRL_MASK_INT_PWMS_INTERRUPT_LSB     29

#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2X_INTERRUPT_MASK    0x0040000000
#define GP_WB_INT_CTRL_MASK_INT_IPCEXT2X_INTERRUPT_LSB     30

#define GP_WB_INT_CTRL_MASK_INT_IPCX2INT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_IPCX2INT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_IPCX2INT_INTERRUPT_MASK    0x0080000000
#define GP_WB_INT_CTRL_MASK_INT_IPCX2INT_INTERRUPT_LSB     31

#define GP_WB_INT_CTRL_MASK_INT_IPCGPM2X_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb24)
#define GP_WB_INT_CTRL_MASK_INT_IPCGPM2X_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_INT_IPCGPM2X_INTERRUPT_MASK    0x0100000000
#define GP_WB_INT_CTRL_MASK_INT_IPCGPM2X_INTERRUPT_LSB     32

#define GP_WB_INT_CTRL_UNMASKED_GPM_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb29)
#define GP_WB_INT_CTRL_UNMASKED_GPM_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_GPM_TRC_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_UNMASKED_GPM_TRC_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_UNMASKED_GPM_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb29)
#define GP_WB_INT_CTRL_UNMASKED_GPM_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_GPM_PHY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_UNMASKED_GPM_PHY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_UNMASKED_GPM_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb29)
#define GP_WB_INT_CTRL_UNMASKED_GPM_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_UNMASKED_GPM_ES_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_UNMASKED_GPM_ES_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPM_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PARBLE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_GPM_PARBLE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_GPM_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_RPA_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_GPM_RPA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_GPM_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PARFCS_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_GPM_PARFCS_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_GPM_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_GPM_ES_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPM_IPCX2GPM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2a)
#define GP_WB_INT_CTRL_MASKED_GPM_IPCX2GPM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_IPCX2GPM_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_GPM_IPCX2GPM_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_GPM_TRC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_GPM_TRC_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_GPM_PARBLE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_PARBLE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PARBLE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_GPM_PARBLE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_GPM_RPA_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_RPA_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_RPA_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_GPM_RPA_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_GPM_PARFCS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_PARFCS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PARFCS_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_GPM_PARFCS_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_GPM_PHY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_GPM_PHY_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_GPM_ES_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_ES_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_GPM_ES_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_GPM_IPCX2GPM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2b)
#define GP_WB_INT_CTRL_MASK_GPM_IPCX2GPM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_IPCX2GPM_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_GPM_IPCX2GPM_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_GPM_ES_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_EVENT_INTERRUPTS_LEN     2
#define GP_WB_INT_CTRL_MASK_GPM_ES_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_INT_CTRL_MASK_GPM_ES_EVENT_INTERRUPTS_LSB     0

#define GP_WB_INT_CTRL_MASK_GPM_ES_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_INT_CTRL_MASK_GPM_ES_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASK_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_INT_CTRL_MASK_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_INT_CTRL_MASK_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASK_GPM_ES_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_INT_CTRL_MASK_GPM_ES_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASK_GPM_ES_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb2c)
#define GP_WB_INT_CTRL_MASK_GPM_ES_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_ES_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_INT_CTRL_MASK_GPM_ES_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb30)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb30)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb30)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_FE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb30)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_FE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_FE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_FE_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_CAL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb30)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_CAL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_CAL_START_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_GPM_PHY_FLL_CAL_START_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb30)
#define GP_WB_INT_CTRL_MASK_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_GPM_TRC_PBM_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_PBM_FULL_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_GPM_TRC_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_STARTED_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_ACK_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_ACK_STARTED_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_DONE_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_GPM_TRC_TX_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_INTERRUPTS_MASK    0x003F00
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_INTERRUPTS_LSB     8

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH0_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH0_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH1_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH1_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH2_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH2_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH3_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH3_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH4_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH4_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH5_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_CAL_DONE_CH5_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_MASK    0x3F0000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb34)
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_MASK_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPTS_LEN     2
#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_INT_CTRL_MASK_ES_EVENT_INTERRUPTS_LSB     0

#define GP_WB_INT_CTRL_MASK_ES_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_INT_CTRL_MASK_ES_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_INT_CTRL_MASK_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_INT_CTRL_MASK_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_INT_CTRL_MASK_ES_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb38)
#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_INT_CTRL_MASK_ES_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_0_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_0_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_1_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_1_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_2_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_2_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_3_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_3_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_4_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_4_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_5_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_5_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_6_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_6_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_7_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASK_DMAS_BUFFER_COMPLETE_7_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_DMAS_CPY_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3c)
#define GP_WB_INT_CTRL_MASK_DMAS_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_DMAS_CPY_ERR_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_DMAS_CPY_ERR_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3f)
#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_QTA_SCH0_EMPTY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3f)
#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_QTA_SCH1_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3f)
#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_QTA_SCH2_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3f)
#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_QTA_SCH3_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_QTA_QUEUE_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb3f)
#define GP_WB_INT_CTRL_MASK_QTA_QUEUE_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_QTA_QUEUE_FULL_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_QTA_QUEUE_FULL_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_TRC_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_TRC_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_TRC_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_TRC_TX_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_TX_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_TX_DONE_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_TRC_TX_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_INTERRUPTS_MASK    0x003F00
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_INTERRUPTS_LSB     8

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH0_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH0_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH1_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH1_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH2_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH2_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH3_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH3_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH4_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH4_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH5_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_TRC_CAL_DONE_CH5_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_INTERRUPTS_MASK    0x3F0000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb40)
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_MASK_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASK_PARBLE_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb43)
#define GP_WB_INT_CTRL_MASK_PARBLE_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PARBLE_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_PARBLE_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_PARBLE_PACKET_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb43)
#define GP_WB_INT_CTRL_MASK_PARBLE_PACKET_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PARBLE_PACKET_DONE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_PARBLE_PACKET_DONE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb44)
#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_STBC_PORD_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb44)
#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_STBC_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb44)
#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_STBC_VLT_STATUS_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_I2CM_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb45)
#define GP_WB_INT_CTRL_MASK_I2CM_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CM_DONE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_I2CM_DONE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_I2CM_ARB_LOST_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb45)
#define GP_WB_INT_CTRL_MASK_I2CM_ARB_LOST_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CM_ARB_LOST_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_I2CM_ARB_LOST_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_I2CM_CLK_SYNC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb45)
#define GP_WB_INT_CTRL_MASK_I2CM_CLK_SYNC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CM_CLK_SYNC_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_I2CM_CLK_SYNC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_MASK    0x0001
#define GP_WB_INT_CTRL_MASK_RCI_DATA_IND_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_MASK    0x0002
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_0_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_INTERRUPTS_MASK    0x001E
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_INTERRUPTS_LSB     1

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_MASK    0x0004
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_1_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_MASK    0x0008
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_2_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_MASK    0x0010
#define GP_WB_INT_CTRL_MASK_RCI_DATA_CNF_3_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_IND_INTERRUPT_MASK    0x0020
#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_IND_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_RCI_BLE_ADV_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_BLE_ADV_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_BLE_ADV_IND_INTERRUPT_MASK    0x0040
#define GP_WB_INT_CTRL_MASK_RCI_BLE_ADV_IND_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_REQ_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_REQ_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_REQ_IND_INTERRUPT_MASK    0x0080
#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_REQ_IND_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_RSP_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_RSP_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_RSP_IND_INTERRUPT_MASK    0x0100
#define GP_WB_INT_CTRL_MASK_RCI_BLE_CONN_RSP_IND_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_CNF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb46)
#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_CNF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_CNF_INTERRUPT_MASK    0x0200
#define GP_WB_INT_CTRL_MASK_RCI_BLE_DATA_CNF_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb48)
#define GP_WB_INT_CTRL_MASK_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb48)
#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb48)
#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_PHY_FLL_FE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb48)
#define GP_WB_INT_CTRL_MASK_PHY_FLL_FE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_FE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_PHY_FLL_FE_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_PHY_FLL_CAL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb48)
#define GP_WB_INT_CTRL_MASK_PHY_FLL_CAL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_FLL_CAL_START_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_PHY_FLL_CAL_START_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_PHY_RX_MODE_CHANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb48)
#define GP_WB_INT_CTRL_MASK_PHY_RX_MODE_CHANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PHY_RX_MODE_CHANGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_PHY_RX_MODE_CHANGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI0_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI1_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI2_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI3_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI4_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI5_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI6_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb49)
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASK_GPIO_EXTI7_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4a)
#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_SPIM_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4a)
#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_SPIM_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4a)
#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_SPIM_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4a)
#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_SPIM_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4b)
#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_SPISL_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4b)
#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_SPISL_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4b)
#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_SPISL_TX_UNDERRUN_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4b)
#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_SPISL_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_SPISL_TX_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4b)
#define GP_WB_INT_CTRL_MASK_SPISL_TX_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SPISL_TX_EMPTY_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_SPISL_TX_EMPTY_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_A_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_B_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_C_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_D_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CMD_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CMD_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CMD_PROCESSED_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CMD_PROCESSED_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ERROR_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_STAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_STAT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_STAT_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_STAT_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ADV_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ADV_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ADV_TX_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_ADV_TX_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CONN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CONN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CONN_REQ_TX_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_CONN_REQ_TX_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SUBEV_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SUBEV_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SUBEV_DONE_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_SUBEV_DONE_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4c)
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4f)
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4f)
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4f)
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4f)
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCX2GPM_CMD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb4f)
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_CMD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_CMD_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_IPCX2GPM_CMD_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb50)
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb50)
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb50)
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb50)
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IPCINT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb51)
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb51)
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb51)
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb51)
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IPCX2INT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb52)
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb52)
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb52)
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb52)
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IPCEXT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb53)
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb53)
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb53)
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb53)
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IPCX2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb54)
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb54)
#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_I2CSL_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb54)
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_I2CSL_TX_STRETCH_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb54)
#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_I2CSL_START_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb54)
#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_I2CSL_STOP_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb54)
#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_I2CSL_SLAD_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASK_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASK_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASK_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASK_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASK_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASK_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASK_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASK_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASK_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_MASK    0x003C00
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_LEN     2
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_MASK    0x03C000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb58)
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASK_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_MASK    0x0001
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_MASK    0x0002
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_C_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_C_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_C_UPDATED_INTERRUPT_MASK    0x0004
#define GP_WB_INT_CTRL_MASK_ADCIF_BUFFER_C_UPDATED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_MASK    0x0008
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_MASK    0x0010
#define GP_WB_INT_CTRL_MASK_ADCIF_FIFO_OVERRUN_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_MASK    0x0020
#define GP_WB_INT_CTRL_MASK_ADCIF_CYCLE_DONE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_MASK    0x0040
#define GP_WB_INT_CTRL_MASK_ADCIF_OVERVOLTAGE_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_MASK    0x0080
#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5c)
#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_MASK    0x0100
#define GP_WB_INT_CTRL_MASK_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5e)
#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5e)
#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_UART_0_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_UART_0_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5e)
#define GP_WB_INT_CTRL_MASK_UART_0_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_0_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_UART_0_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_UART_0_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5e)
#define GP_WB_INT_CTRL_MASK_UART_0_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_0_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_UART_0_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_UART_0_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5e)
#define GP_WB_INT_CTRL_MASK_UART_0_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_0_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_UART_0_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_UART_0_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5e)
#define GP_WB_INT_CTRL_MASK_UART_0_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_0_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_UART_0_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5f)
#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5f)
#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_UART_1_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_UART_1_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5f)
#define GP_WB_INT_CTRL_MASK_UART_1_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_1_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_UART_1_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_UART_1_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5f)
#define GP_WB_INT_CTRL_MASK_UART_1_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_1_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_UART_1_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_UART_1_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5f)
#define GP_WB_INT_CTRL_MASK_UART_1_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_1_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_UART_1_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_UART_1_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb5f)
#define GP_WB_INT_CTRL_MASK_UART_1_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_UART_1_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_UART_1_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_TIMERS_TMR0_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb60)
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR0_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR0_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR0_WRAP_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_TIMERS_TMR1_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb60)
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR1_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR1_WRAP_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR1_WRAP_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_TIMERS_TMR2_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb60)
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR2_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR2_WRAP_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR2_WRAP_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_TIMERS_TMR3_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb60)
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR3_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR3_WRAP_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR3_WRAP_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_TIMERS_TMR4_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb60)
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR4_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR4_WRAP_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_TIMERS_TMR4_WRAP_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb61)
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb61)
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb61)
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_IR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb61)
#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_IR_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_0_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb62)
#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_0_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_0_VALID_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_0_VALID_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_1_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb62)
#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_1_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_1_VALID_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_ASP_DATASTREAM_1_VALID_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_I2SM_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb63)
#define GP_WB_INT_CTRL_MASK_I2SM_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2SM_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_I2SM_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_I2SM_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb63)
#define GP_WB_INT_CTRL_MASK_I2SM_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_I2SM_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_I2SM_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0001
#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0002
#define GP_WB_INT_CTRL_MASK_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0004
#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0008
#define GP_WB_INT_CTRL_MASK_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0010
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0020
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_MASK    0x0040
#define GP_WB_INT_CTRL_MASK_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASK_BBPLL_IN_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_IN_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_IN_LOCK_INTERRUPT_MASK    0x0080
#define GP_WB_INT_CTRL_MASK_BBPLL_IN_LOCK_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASK_BBPLL_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb64)
#define GP_WB_INT_CTRL_MASK_BBPLL_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_BBPLL_OUT_OF_LOCK_INTERRUPT_MASK    0x0100
#define GP_WB_INT_CTRL_MASK_BBPLL_OUT_OF_LOCK_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASK_SECPROC_CRYPTO_MASTER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb66)
#define GP_WB_INT_CTRL_MASK_SECPROC_CRYPTO_MASTER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SECPROC_CRYPTO_MASTER_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_SECPROC_CRYPTO_MASTER_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_SECPROC_TRNG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb66)
#define GP_WB_INT_CTRL_MASK_SECPROC_TRNG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SECPROC_TRNG_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_SECPROC_TRNG_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_SECPROC_PKE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb66)
#define GP_WB_INT_CTRL_MASK_SECPROC_PKE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SECPROC_PKE_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_SECPROC_PKE_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_SECPROC_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb66)
#define GP_WB_INT_CTRL_MASK_SECPROC_ERR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SECPROC_ERR_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_SECPROC_ERR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_PARFCS_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb67)
#define GP_WB_INT_CTRL_MASK_PARFCS_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_PARFCS_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASK_PARFCS_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASK_MRI_ACCESS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb67)
#define GP_WB_INT_CTRL_MASK_MRI_ACCESS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_MRI_ACCESS_DONE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASK_MRI_ACCESS_DONE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASK_GPMICRO_MEM_EXCEPTION_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb67)
#define GP_WB_INT_CTRL_MASK_GPMICRO_MEM_EXCEPTION_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_GPMICRO_MEM_EXCEPTION_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASK_GPMICRO_MEM_EXCEPTION_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb67)
#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASK_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb67)
#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASK_SSP_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASK_RPA_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb67)
#define GP_WB_INT_CTRL_MASK_RPA_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASK_RPA_DONE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASK_RPA_DONE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPM_ES_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_EVENT_INTERRUPTS_LEN     2
#define GP_WB_INT_CTRL_MASKED_GPM_ES_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_INT_CTRL_MASKED_GPM_ES_EVENT_INTERRUPTS_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPM_ES_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_INT_CTRL_MASKED_GPM_ES_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASKED_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_INT_CTRL_MASKED_GPM_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_INT_CTRL_MASKED_GPM_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASKED_GPM_ES_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_INT_CTRL_MASKED_GPM_ES_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASKED_GPM_ES_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb68)
#define GP_WB_INT_CTRL_MASKED_GPM_ES_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_ES_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_INT_CTRL_MASKED_GPM_ES_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb6c)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb6c)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb6c)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_FE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb6c)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_FE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_FE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_FE_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_CAL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb6c)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_CAL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_CAL_START_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_FLL_CAL_START_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb6c)
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_GPM_PHY_RX_MODE_CHANGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PBM_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PBM_FULL_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_STARTED_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_ACK_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_ACK_STARTED_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_DONE_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_TX_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_INTERRUPTS_MASK    0x003F00
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_INTERRUPTS_LSB     8

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH0_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH0_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH1_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH1_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH2_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH2_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH3_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH3_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH4_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH4_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH5_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_CAL_DONE_CH5_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_MASK    0x3F0000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb70)
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_MASKED_GPM_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPTS_LEN     2
#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPTS_MASK    0x0000FFFF
#define GP_WB_INT_CTRL_MASKED_ES_EVENT_INTERRUPTS_LSB     0

#define GP_WB_INT_CTRL_MASKED_ES_COMP_EVENT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_COMP_EVENT_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_COMP_EVENT_INTERRUPTS_MASK    0x000F0000
#define GP_WB_INT_CTRL_MASKED_ES_COMP_EVENT_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_MASK    0x00200000
#define GP_WB_INT_CTRL_MASKED_ES_SYMBOL_COUNTER_VALID_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_MASK    0x00400000
#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_DONE_INTERRUPT_LSB     22

#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_MASK    0x00800000
#define GP_WB_INT_CTRL_MASKED_ES_OSCILLATOR_BENCHMARK_SUB_MEAS_DONE_INTERRUPT_LSB     23

#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_MASK    0x01000000
#define GP_WB_INT_CTRL_MASKED_ES_RELATIVE_EVENT_INTERRUPT_LSB     24

#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb74)
#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_MASK    0x02000000
#define GP_WB_INT_CTRL_MASKED_ES_EXTERNAL_EVENT_INTERRUPT_LSB     25

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_0_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_0_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_1_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_1_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_2_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_2_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_3_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_3_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_4_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_4_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_5_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_5_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_6_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_6_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_7_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASKED_DMAS_BUFFER_COMPLETE_7_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_DMAS_CPY_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb78)
#define GP_WB_INT_CTRL_MASKED_DMAS_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_DMAS_CPY_ERR_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_DMAS_CPY_ERR_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7b)
#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_QTA_SCH0_EMPTY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7b)
#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_QTA_SCH1_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7b)
#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_QTA_SCH2_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7b)
#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_QTA_SCH3_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_QTA_QUEUE_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7b)
#define GP_WB_INT_CTRL_MASKED_QTA_QUEUE_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_QTA_QUEUE_FULL_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_QTA_QUEUE_FULL_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_TRC_PBM_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_TRC_TX_STARTED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_TRC_TX_ACK_STARTED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_TRC_PHY_TRANSITION_NOT_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_TRC_TX_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_TX_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_TX_DONE_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_TRC_TX_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_TRC_MSG_REQ_WHILE_BUSY_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_INTERRUPTS_MASK    0x003F00
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_INTERRUPTS_LSB     8

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH0_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH0_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH1_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH1_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH2_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH2_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH3_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH3_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH4_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH4_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH5_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_TRC_CAL_DONE_CH5_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_INTERRUPTS_MASK    0x3F0000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_INTERRUPTS_LSB     16

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH0_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH1_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_MASK    0x040000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH2_INTERRUPT_LSB     18

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_MASK    0x080000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH3_INTERRUPT_LSB     19

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_MASK    0x100000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH4_INTERRUPT_LSB     20

#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7c)
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_MASK    0x200000
#define GP_WB_INT_CTRL_MASKED_TRC_RX_WINDOW_DONE_CH5_INTERRUPT_LSB     21

#define GP_WB_INT_CTRL_MASKED_PARBLE_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7f)
#define GP_WB_INT_CTRL_MASKED_PARBLE_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PARBLE_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_PARBLE_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_PARBLE_PACKET_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb7f)
#define GP_WB_INT_CTRL_MASKED_PARBLE_PACKET_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PARBLE_PACKET_DONE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_PARBLE_PACKET_DONE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb80)
#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_STBC_PORD_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb80)
#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_STBC_ACTIVE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb80)
#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_STBC_VLT_STATUS_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_I2CM_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb81)
#define GP_WB_INT_CTRL_MASKED_I2CM_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CM_DONE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_I2CM_DONE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_I2CM_ARB_LOST_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb81)
#define GP_WB_INT_CTRL_MASKED_I2CM_ARB_LOST_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CM_ARB_LOST_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_I2CM_ARB_LOST_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_I2CM_CLK_SYNC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb81)
#define GP_WB_INT_CTRL_MASKED_I2CM_CLK_SYNC_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CM_CLK_SYNC_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_I2CM_CLK_SYNC_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_MASK    0x0001
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_IND_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_MASK    0x0002
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_0_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_INTERRUPTS_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_INTERRUPTS_MASK    0x001E
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_INTERRUPTS_LSB     1

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_MASK    0x0004
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_1_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_MASK    0x0008
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_2_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_MASK    0x0010
#define GP_WB_INT_CTRL_MASKED_RCI_DATA_CNF_3_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_IND_INTERRUPT_MASK    0x0020
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_IND_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_RCI_BLE_ADV_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_ADV_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_ADV_IND_INTERRUPT_MASK    0x0040
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_ADV_IND_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_REQ_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_REQ_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_REQ_IND_INTERRUPT_MASK    0x0080
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_REQ_IND_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_RSP_IND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_RSP_IND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_RSP_IND_INTERRUPT_MASK    0x0100
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_CONN_RSP_IND_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_CNF_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb82)
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_CNF_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_CNF_INTERRUPT_MASK    0x0200
#define GP_WB_INT_CTRL_MASKED_RCI_BLE_DATA_CNF_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb84)
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_RX_OUT_OF_RANGE_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb84)
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_RANGE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb84)
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_TX_OUT_OF_LOCK_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_FE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb84)
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_FE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_FE_DONE_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_FE_DONE_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CAL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb84)
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CAL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CAL_START_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_PHY_FLL_CAL_START_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_PHY_RX_MODE_CHANGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb84)
#define GP_WB_INT_CTRL_MASKED_PHY_RX_MODE_CHANGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PHY_RX_MODE_CHANGE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_PHY_RX_MODE_CHANGE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI0_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI1_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI2_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI3_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI4_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI5_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI6_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb85)
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_INT_CTRL_MASKED_GPIO_EXTI7_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb86)
#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_SPIM_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb86)
#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_SPIM_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb86)
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb86)
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_SPIM_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb87)
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb87)
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb87)
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_UNDERRUN_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb87)
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_SPISL_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_SPISL_TX_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb87)
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_EMPTY_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_SPISL_TX_EMPTY_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_A_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_B_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_C_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_D_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CMD_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CMD_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CMD_PROCESSED_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CMD_PROCESSED_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ERROR_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_UNEXPECTED_COND_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_STAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_STAT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_STAT_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_STAT_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ADV_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ADV_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ADV_TX_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_ADV_TX_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_RX_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_RSP_TX_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SCAN_REQ_TX_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CONN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CONN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CONN_REQ_TX_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_CONN_REQ_TX_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SUBEV_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SUBEV_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SUBEV_DONE_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_SUBEV_DONE_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_PROCESSED_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_LAST_CONN_EVENT_CNT_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb88)
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_IPCGPM2X_EVENT_SKIPPED_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8b)
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8b)
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8b)
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8b)
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_CMD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8b)
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_CMD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_CMD_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_IPCX2GPM_CMD_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8c)
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8c)
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8c)
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8c)
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IPCINT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8d)
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8d)
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8d)
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8d)
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IPCX2INT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8e)
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8e)
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8e)
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8e)
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IPCEXT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8f)
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8f)
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8f)
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb8f)
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IPCX2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb90)
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb90)
#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_I2CSL_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb90)
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_I2CSL_TX_STRETCH_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb90)
#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_I2CSL_START_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb90)
#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_I2CSL_STOP_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb90)
#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_I2CSL_SLAD_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x000001
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x000002
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x000004
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x000008
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_MASK    0x000010
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM4_THRESHOLD_MATCH_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_MASK    0x000020
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM5_THRESHOLD_MATCH_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_MASK    0x000040
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM6_THRESHOLD_MATCH_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_MASK    0x000080
#define GP_WB_INT_CTRL_MASKED_PWMS_PWM7_THRESHOLD_MATCH_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x000100
#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_MASK    0x000200
#define GP_WB_INT_CTRL_MASKED_PWMS_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LSB     9

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_MASK    0x003C00
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_OVERRUN_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_MASK    0x000400
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_OVERRUN_INTERRUPT_LSB     10

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_MASK    0x000800
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_OVERRUN_INTERRUPT_LSB     11

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_MASK    0x001000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_OVERRUN_INTERRUPT_LSB     12

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_MASK    0x002000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_OVERRUN_INTERRUPT_LSB     13

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_LEN     2
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_MASK    0x03C000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP_NOT_EMPTY_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_MASK    0x004000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP0_NOT_EMPTY_INTERRUPT_LSB     14

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_MASK    0x008000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP1_NOT_EMPTY_INTERRUPT_LSB     15

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_MASK    0x010000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP2_NOT_EMPTY_INTERRUPT_LSB     16

#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb94)
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_MASK    0x020000
#define GP_WB_INT_CTRL_MASKED_PWMS_TIMESTAMP3_NOT_EMPTY_INTERRUPT_LSB     17

#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_MASK    0x0001
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_MASK    0x0002
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_C_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_C_UPDATED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_C_UPDATED_INTERRUPT_MASK    0x0004
#define GP_WB_INT_CTRL_MASKED_ADCIF_BUFFER_C_UPDATED_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_MASK    0x0008
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_NOT_EMPTY_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_MASK    0x0010
#define GP_WB_INT_CTRL_MASKED_ADCIF_FIFO_OVERRUN_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_MASK    0x0020
#define GP_WB_INT_CTRL_MASKED_ADCIF_CYCLE_DONE_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_MASK    0x0040
#define GP_WB_INT_CTRL_MASKED_ADCIF_OVERVOLTAGE_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_MASK    0x0080
#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_ABOVE_MAXIMUM_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb98)
#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_MASK    0x0100
#define GP_WB_INT_CTRL_MASKED_ADCIF_AWD_BELOW_MINIMUM_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9a)
#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9a)
#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_UART_0_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_UART_0_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9a)
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_UART_0_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9a)
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_UART_0_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9a)
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_UART_0_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9a)
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_UART_0_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9b)
#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9b)
#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_UART_1_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_UART_1_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9b)
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_UART_1_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9b)
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_UART_1_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9b)
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_UART_1_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9b)
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_UART_1_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR0_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9c)
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR0_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR0_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR0_WRAP_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR1_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9c)
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR1_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR1_WRAP_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR1_WRAP_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR2_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9c)
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR2_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR2_WRAP_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR2_WRAP_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR3_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9c)
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR3_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR3_WRAP_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR3_WRAP_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR4_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9c)
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR4_WRAP_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR4_WRAP_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_TIMERS_TMR4_WRAP_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9d)
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9d)
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9d)
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_IR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9d)
#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_IR_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_0_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9e)
#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_0_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_0_VALID_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_0_VALID_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_1_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9e)
#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_1_VALID_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_1_VALID_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_ASP_DATASTREAM_1_VALID_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_I2SM_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9f)
#define GP_WB_INT_CTRL_MASKED_I2SM_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2SM_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_I2SM_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_I2SM_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xb9f)
#define GP_WB_INT_CTRL_MASKED_I2SM_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_I2SM_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_I2SM_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0001
#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_HI_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0002
#define GP_WB_INT_CTRL_MASKED_BBPLL_COARSE_OUT_OF_RANGE_LO_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0004
#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_HI_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0008
#define GP_WB_INT_CTRL_MASKED_BBPLL_TUNE_OUT_OF_RANGE_LO_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0010
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_HI_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0020
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_LO_INTERRUPT_LSB     5

#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_MASK    0x0040
#define GP_WB_INT_CTRL_MASKED_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_LSB     6

#define GP_WB_INT_CTRL_MASKED_BBPLL_IN_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_IN_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_IN_LOCK_INTERRUPT_MASK    0x0080
#define GP_WB_INT_CTRL_MASKED_BBPLL_IN_LOCK_INTERRUPT_LSB     7

#define GP_WB_INT_CTRL_MASKED_BBPLL_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba0)
#define GP_WB_INT_CTRL_MASKED_BBPLL_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_BBPLL_OUT_OF_LOCK_INTERRUPT_MASK    0x0100
#define GP_WB_INT_CTRL_MASKED_BBPLL_OUT_OF_LOCK_INTERRUPT_LSB     8

#define GP_WB_INT_CTRL_MASKED_SECPROC_CRYPTO_MASTER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba2)
#define GP_WB_INT_CTRL_MASKED_SECPROC_CRYPTO_MASTER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SECPROC_CRYPTO_MASTER_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_SECPROC_CRYPTO_MASTER_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_SECPROC_TRNG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba2)
#define GP_WB_INT_CTRL_MASKED_SECPROC_TRNG_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SECPROC_TRNG_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_SECPROC_TRNG_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_SECPROC_PKE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba2)
#define GP_WB_INT_CTRL_MASKED_SECPROC_PKE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SECPROC_PKE_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_SECPROC_PKE_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_SECPROC_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba2)
#define GP_WB_INT_CTRL_MASKED_SECPROC_ERR_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SECPROC_ERR_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_SECPROC_ERR_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_PARFCS_LEVEL_TRIGGER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba3)
#define GP_WB_INT_CTRL_MASKED_PARFCS_LEVEL_TRIGGER_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_PARFCS_LEVEL_TRIGGER_INTERRUPT_MASK    0x01
#define GP_WB_INT_CTRL_MASKED_PARFCS_LEVEL_TRIGGER_INTERRUPT_LSB     0

#define GP_WB_INT_CTRL_MASKED_MRI_ACCESS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba3)
#define GP_WB_INT_CTRL_MASKED_MRI_ACCESS_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_MRI_ACCESS_DONE_INTERRUPT_MASK    0x02
#define GP_WB_INT_CTRL_MASKED_MRI_ACCESS_DONE_INTERRUPT_LSB     1

#define GP_WB_INT_CTRL_MASKED_GPMICRO_MEM_EXCEPTION_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba3)
#define GP_WB_INT_CTRL_MASKED_GPMICRO_MEM_EXCEPTION_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_GPMICRO_MEM_EXCEPTION_INTERRUPT_MASK    0x04
#define GP_WB_INT_CTRL_MASKED_GPMICRO_MEM_EXCEPTION_INTERRUPT_LSB     2

#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba3)
#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_MASK    0x08
#define GP_WB_INT_CTRL_MASKED_WATCHDOG_TIMER_EXPIRED_INTERRUPT_LSB     3

#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba3)
#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_MASK    0x10
#define GP_WB_INT_CTRL_MASKED_SSP_DONE_INTERRUPT_LSB     4

#define GP_WB_INT_CTRL_MASKED_RPA_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xba3)
#define GP_WB_INT_CTRL_MASKED_RPA_DONE_INTERRUPT_LEN     1
#define GP_WB_INT_CTRL_MASKED_RPA_DONE_INTERRUPT_MASK    0x20
#define GP_WB_INT_CTRL_MASKED_RPA_DONE_INTERRUPT_LSB     5

/***************************
 * layout: gpmicro
 ***************************/
#define GP_WB_GPMICRO_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0C00) 
#define GP_WB_GPMICRO_SIZE  0x001F
#define GP_WB_GPMICRO_MAX_MEMBER_SIZE  2

#define GP_WB_GPMICRO_VECTOR_TABLE_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc00)
#define GP_WB_GPMICRO_VECTOR_TABLE_OFFSET_LEN     2
#define GP_WB_GPMICRO_VECTOR_TABLE_OFFSET_MASK    0x03FF
#define GP_WB_GPMICRO_VECTOR_TABLE_OFFSET_LSB     0

#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc02)
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_0_LEN     2
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_0_MASK    0xFFFF
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_0_LSB     0

#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc04)
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_1_LEN     2
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_1_MASK    0xFFFF
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_1_LSB     0

#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc06)
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_2_LEN     2
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_2_MASK    0xFFFF
#define GP_WB_GPMICRO_PROGRAM_WINDOW_OFFSET_2_LSB     0

#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc08)
#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_0_LEN     2
#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_0_MASK    0x03FF
#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_0_LSB     0

#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc0a)
#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_1_LEN     2
#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_1_MASK    0x03FF
#define GP_WB_GPMICRO_PROGRAM_WINDOW_THRESHOLD_1_LSB     0

#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc0c)
#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_0_LEN     2
#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_0_MASK    0x01FF
#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_0_LSB     0

#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc0e)
#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_1_LEN     2
#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_1_MASK    0x01FF
#define GP_WB_GPMICRO_DATA_SECTION_OFFSET_1_LSB     0

#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc10)
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_0_LEN     2
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_0_MASK    0xFFFF
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_0_LSB     0

#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc12)
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_1_LEN     2
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_1_MASK    0xFFFF
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_1_LSB     0

#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc14)
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_2_LEN     2
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_2_MASK    0xFFFF
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_2_LSB     0

#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc16)
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_3_LEN     2
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_3_MASK    0xFFFF
#define GP_WB_GPMICRO_RO_DATA_WINDOW_OFFSET_3_LSB     0

#define GP_WB_GPMICRO_PROGRAM_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc18)
#define GP_WB_GPMICRO_PROGRAM_PTR_LEN     2
#define GP_WB_GPMICRO_PROGRAM_PTR_MASK    0xFFFF
#define GP_WB_GPMICRO_PROGRAM_PTR_LSB     0

#define GP_WB_GPMICRO_HALTED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1a)
#define GP_WB_GPMICRO_HALTED_LEN     1
#define GP_WB_GPMICRO_HALTED_MASK    0x01
#define GP_WB_GPMICRO_HALTED_LSB     0

#define GP_WB_GPMICRO_UNMASKED_MEM_EXCEPTION_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1a)
#define GP_WB_GPMICRO_UNMASKED_MEM_EXCEPTION_INTERRUPT_LEN     1
#define GP_WB_GPMICRO_UNMASKED_MEM_EXCEPTION_INTERRUPT_MASK    0x02
#define GP_WB_GPMICRO_UNMASKED_MEM_EXCEPTION_INTERRUPT_LSB     1

#define GP_WB_GPMICRO_MEM_EXCEPTION_TYPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1a)
#define GP_WB_GPMICRO_MEM_EXCEPTION_TYPE_LEN     1
#define GP_WB_GPMICRO_MEM_EXCEPTION_TYPE_MASK    0x04
#define GP_WB_GPMICRO_MEM_EXCEPTION_TYPE_LSB     2

#define GP_WB_GPMICRO_RESET_ON_MEM_EXCEPTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1b)
#define GP_WB_GPMICRO_RESET_ON_MEM_EXCEPTION_LEN     1
#define GP_WB_GPMICRO_RESET_ON_MEM_EXCEPTION_MASK    0x01
#define GP_WB_GPMICRO_RESET_ON_MEM_EXCEPTION_LSB     0

#define GP_WB_GPMICRO_SLEEP_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1b)
#define GP_WB_GPMICRO_SLEEP_ENABLE_LEN     1
#define GP_WB_GPMICRO_SLEEP_ENABLE_MASK    0x02
#define GP_WB_GPMICRO_SLEEP_ENABLE_LSB     1

#define GP_WB_GPMICRO_LOGICAL_ADDRESS_ON_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1c)
#define GP_WB_GPMICRO_LOGICAL_ADDRESS_ON_ERR_LEN     2
#define GP_WB_GPMICRO_LOGICAL_ADDRESS_ON_ERR_MASK    0xFFFF
#define GP_WB_GPMICRO_LOGICAL_ADDRESS_ON_ERR_LSB     0

#define GP_WB_GPMICRO_CLR_MEM_EXCEPTION_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1e)
#define GP_WB_GPMICRO_CLR_MEM_EXCEPTION_INTERRUPT_LEN     1
#define GP_WB_GPMICRO_CLR_MEM_EXCEPTION_INTERRUPT_MASK    0x01
#define GP_WB_GPMICRO_CLR_MEM_EXCEPTION_INTERRUPT_LSB     0

#define GP_WB_GPMICRO_SOFT_RESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc1e)
#define GP_WB_GPMICRO_SOFT_RESET_LEN     1
#define GP_WB_GPMICRO_SOFT_RESET_MASK    0x02
#define GP_WB_GPMICRO_SOFT_RESET_LSB     1

/***************************
 * layout: cortexm4
 ***************************/
#define GP_WB_CORTEXM4_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0C40) 
#define GP_WB_CORTEXM4_SIZE  0x0016
#define GP_WB_CORTEXM4_MAX_MEMBER_SIZE  4

#define GP_WB_CORTEXM4_VECTOR_TABLE_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc40)
#define GP_WB_CORTEXM4_VECTOR_TABLE_OFFSET_LEN     3
#define GP_WB_CORTEXM4_VECTOR_TABLE_OFFSET_MASK    0x7FFFFF
#define GP_WB_CORTEXM4_VECTOR_TABLE_OFFSET_LSB     0

#define GP_WB_CORTEXM4_SYSTICK_CALIB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc44)
#define GP_WB_CORTEXM4_SYSTICK_CALIB_LEN     3
#define GP_WB_CORTEXM4_SYSTICK_CALIB_MASK    0xFFFFFF
#define GP_WB_CORTEXM4_SYSTICK_CALIB_LSB     0

#define GP_WB_CORTEXM4_JTAG_NTRST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc47)
#define GP_WB_CORTEXM4_JTAG_NTRST_LEN     1
#define GP_WB_CORTEXM4_JTAG_NTRST_MASK    0x01
#define GP_WB_CORTEXM4_JTAG_NTRST_LSB     0

#define GP_WB_CORTEXM4_SYSRESET_WHEN_LOCKUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc47)
#define GP_WB_CORTEXM4_SYSRESET_WHEN_LOCKUP_LEN     1
#define GP_WB_CORTEXM4_SYSRESET_WHEN_LOCKUP_MASK    0x02
#define GP_WB_CORTEXM4_SYSRESET_WHEN_LOCKUP_LSB     1

#define GP_WB_CORTEXM4_DO_SOFT_POR_ON_SYSRESETREQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc47)
#define GP_WB_CORTEXM4_DO_SOFT_POR_ON_SYSRESETREQ_LEN     1
#define GP_WB_CORTEXM4_DO_SOFT_POR_ON_SYSRESETREQ_MASK    0x04
#define GP_WB_CORTEXM4_DO_SOFT_POR_ON_SYSRESETREQ_LSB     2

#define GP_WB_CORTEXM4_DISABLE_FCLK_GATING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc47)
#define GP_WB_CORTEXM4_DISABLE_FCLK_GATING_LEN     1
#define GP_WB_CORTEXM4_DISABLE_FCLK_GATING_MASK    0x08
#define GP_WB_CORTEXM4_DISABLE_FCLK_GATING_LSB     3

#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_0_REMAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc48)
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_0_REMAP_LEN     1
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_0_REMAP_MASK    0x0007
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_0_REMAP_LSB     0

#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_1_REMAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc48)
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_1_REMAP_LEN     1
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_1_REMAP_MASK    0x0038
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_1_REMAP_LSB     3

#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_2_REMAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc48)
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_2_REMAP_LEN     1
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_2_REMAP_MASK    0x0700
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_2_REMAP_LSB     8

#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_3_REMAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc48)
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_3_REMAP_LEN     1
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_3_REMAP_MASK    0x3800
#define GP_WB_CORTEXM4_ICODE_DCODE_BLOCK_3_REMAP_LSB     11

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_0_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc4c)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_0_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_0_OFFSET_MASK    0x000000FF
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_0_OFFSET_LSB     0

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_1_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc4c)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_1_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_1_OFFSET_MASK    0x0000FF00
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_1_OFFSET_LSB     8

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_2_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc4c)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_2_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_2_OFFSET_MASK    0x00FF0000
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_2_OFFSET_LSB     16

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_3_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc4c)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_3_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_3_OFFSET_MASK    0xFF000000
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_3_OFFSET_LSB     24

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_4_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc50)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_4_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_4_OFFSET_MASK    0x000000FF
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_4_OFFSET_LSB     0

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_5_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc50)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_5_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_5_OFFSET_MASK    0x0000FF00
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_5_OFFSET_LSB     8

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_6_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc50)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_6_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_6_OFFSET_MASK    0x00FF0000
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_6_OFFSET_LSB     16

#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_7_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc50)
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_7_OFFSET_LEN     1
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_7_OFFSET_MASK    0xFF000000
#define GP_WB_CORTEXM4_FLASH_VIRT_WINDOW_7_OFFSET_LSB     24

#define GP_WB_CORTEXM4_PORRESET_SW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc54)
#define GP_WB_CORTEXM4_PORRESET_SW_LEN     1
#define GP_WB_CORTEXM4_PORRESET_SW_MASK    0x01
#define GP_WB_CORTEXM4_PORRESET_SW_LSB     0

#define GP_WB_CORTEXM4_SYSRESET_SW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc54)
#define GP_WB_CORTEXM4_SYSRESET_SW_LEN     1
#define GP_WB_CORTEXM4_SYSRESET_SW_MASK    0x02
#define GP_WB_CORTEXM4_SYSRESET_SW_LSB     1

#define GP_WB_CORTEXM4_ASLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc55)
#define GP_WB_CORTEXM4_ASLEEP_LEN     1
#define GP_WB_CORTEXM4_ASLEEP_MASK    0x01
#define GP_WB_CORTEXM4_ASLEEP_LSB     0

#define GP_WB_CORTEXM4_INDEEPSLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xc55)
#define GP_WB_CORTEXM4_INDEEPSLEEP_LEN     1
#define GP_WB_CORTEXM4_INDEEPSLEEP_MASK    0x02
#define GP_WB_CORTEXM4_INDEEPSLEEP_LSB     1

/***************************
 * layout: bbpll
 ***************************/
#define GP_WB_BBPLL_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0D00) 
#define GP_WB_BBPLL_SIZE  0x003B
#define GP_WB_BBPLL_MAX_MEMBER_SIZE  3

#define GP_WB_BBPLL_CLK_192M_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd00)
#define GP_WB_BBPLL_CLK_192M_VALID_LEN     1
#define GP_WB_BBPLL_CLK_192M_VALID_MASK    0x01
#define GP_WB_BBPLL_CLK_192M_VALID_LSB     0

#define GP_WB_BBPLL_F_ESTIMATION_DURATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd01)
#define GP_WB_BBPLL_F_ESTIMATION_DURATION_LEN     1
#define GP_WB_BBPLL_F_ESTIMATION_DURATION_MASK    0x0F
#define GP_WB_BBPLL_F_ESTIMATION_DURATION_LSB     0

#define GP_WB_BBPLL_DCO_COARSE_NEW_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd02)
#define GP_WB_BBPLL_DCO_COARSE_NEW_LEN     1
#define GP_WB_BBPLL_DCO_COARSE_NEW_MASK    0x1F
#define GP_WB_BBPLL_DCO_COARSE_NEW_LSB     0

#define GP_WB_BBPLL_DCO_COARSE_INIT_VALUE_FOR_CALIBRATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd03)
#define GP_WB_BBPLL_DCO_COARSE_INIT_VALUE_FOR_CALIBRATION_LEN     1
#define GP_WB_BBPLL_DCO_COARSE_INIT_VALUE_FOR_CALIBRATION_MASK    0x1F
#define GP_WB_BBPLL_DCO_COARSE_INIT_VALUE_FOR_CALIBRATION_LSB     0

#define GP_WB_BBPLL_DCO_TUNE_DURING_OPEN_LOOP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd04)
#define GP_WB_BBPLL_DCO_TUNE_DURING_OPEN_LOOP_LEN     1
#define GP_WB_BBPLL_DCO_TUNE_DURING_OPEN_LOOP_MASK    0x1F
#define GP_WB_BBPLL_DCO_TUNE_DURING_OPEN_LOOP_LSB     0

#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd05)
#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_LEN     1
#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_MASK    0x1F
#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_LSB     0

#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd05)
#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_ENA_LEN     1
#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_ENA_MASK    0x20
#define GP_WB_BBPLL_DCO_TUNE_OVERRIDE_ENA_LSB     5

#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MAX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd06)
#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MAX_LEN     1
#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MAX_MASK    0x001F
#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MAX_LSB     0

#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd06)
#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MIN_LEN     1
#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MIN_MASK    0x1F00
#define GP_WB_BBPLL_COARSE_OUT_OF_RANGE_MIN_LSB     8

#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MAX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd08)
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MAX_LEN     1
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MAX_MASK    0x001F
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MAX_LSB     0

#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd08)
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MIN_LEN     1
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MIN_MASK    0x1F00
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_MIN_LSB     8

#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd0a)
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MIN_LEN     2
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MIN_MASK    0x0FFF
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MIN_LSB     0

#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MAX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd0c)
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MAX_LEN     2
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MAX_MASK    0x0FFF
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_FE_MAX_LSB     0

#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd0e)
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_LEN     2
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_MASK    0x0FFF
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_TIMEOUT_LSB     0

#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_IN_LOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd10)
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_IN_LOCK_LEN     1
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_IN_LOCK_MASK    0x001F
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_IN_LOCK_LSB     0

#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_OUT_OF_LOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd10)
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_OUT_OF_LOCK_LEN     1
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_OUT_OF_LOCK_MASK    0xFF00
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_COUNT_OUT_OF_LOCK_LSB     8

#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_DECREMENT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd12)
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_DECREMENT_VALUE_LEN     1
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_DECREMENT_VALUE_MASK    0x03
#define GP_WB_BBPLL_PHASE_DETECT_NOCHANGE_DECREMENT_VALUE_LSB     0

#define GP_WB_BBPLL_OUT_OF_RANGE_TIMEOUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd14)
#define GP_WB_BBPLL_OUT_OF_RANGE_TIMEOUT_VALUE_LEN     2
#define GP_WB_BBPLL_OUT_OF_RANGE_TIMEOUT_VALUE_MASK    0xFFFF
#define GP_WB_BBPLL_OUT_OF_RANGE_TIMEOUT_VALUE_LSB     0

#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd16)
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_1_LEN     2
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_1_MASK    0x03FF
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_1_LSB     0

#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd18)
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_2_LEN     2
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_2_MASK    0x03FF
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_2_LSB     0

#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1a)
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_3_LEN     2
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_3_MASK    0x03FF
#define GP_WB_BBPLL_INCREASED_BANDWIDTH_TIMEOUT_LIMIT_3_LSB     0

#define GP_WB_BBPLL_MASK_BANDWIDTH_INCREASE_DURING_FOOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1c)
#define GP_WB_BBPLL_MASK_BANDWIDTH_INCREASE_DURING_FOOR_LEN     1
#define GP_WB_BBPLL_MASK_BANDWIDTH_INCREASE_DURING_FOOR_MASK    0x01
#define GP_WB_BBPLL_MASK_BANDWIDTH_INCREASE_DURING_FOOR_LSB     0

#define GP_WB_BBPLL_SAMPLE_IN_NORMAL_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1d)
#define GP_WB_BBPLL_SAMPLE_IN_NORMAL_GAIN_LEN     1
#define GP_WB_BBPLL_SAMPLE_IN_NORMAL_GAIN_MASK    0x03
#define GP_WB_BBPLL_SAMPLE_IN_NORMAL_GAIN_LSB     0

#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1d)
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_1_LEN     1
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_1_MASK    0x0C
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_1_LSB     2

#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1d)
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_2_LEN     1
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_2_MASK    0x30
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_2_LSB     4

#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1d)
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_3_LEN     1
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_3_MASK    0xC0
#define GP_WB_BBPLL_SAMPLE_IN_INCREASE_GAIN_3_LSB     6

#define GP_WB_BBPLL_LOOP_IS_CLOSED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_LOOP_IS_CLOSED_LEN     1
#define GP_WB_BBPLL_LOOP_IS_CLOSED_MASK    0x01
#define GP_WB_BBPLL_LOOP_IS_CLOSED_LSB     0

#define GP_WB_BBPLL_LOOP_BW_INCREASE_NORMAL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_LOOP_BW_INCREASE_NORMAL_LEN     1
#define GP_WB_BBPLL_LOOP_BW_INCREASE_NORMAL_MASK    0x02
#define GP_WB_BBPLL_LOOP_BW_INCREASE_NORMAL_LSB     1

#define GP_WB_BBPLL_LOOP_BW_INCREASE_TRANSITION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_LOOP_BW_INCREASE_TRANSITION_LEN     1
#define GP_WB_BBPLL_LOOP_BW_INCREASE_TRANSITION_MASK    0x04
#define GP_WB_BBPLL_LOOP_BW_INCREASE_TRANSITION_LSB     2

#define GP_WB_BBPLL_LOOP_SIGN_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_LOOP_SIGN_INVERT_LEN     1
#define GP_WB_BBPLL_LOOP_SIGN_INVERT_MASK    0x08
#define GP_WB_BBPLL_LOOP_SIGN_INVERT_LSB     3

#define GP_WB_BBPLL_LOOP_ALLOW_FOR_TUNE_OUT_OF_RANGE_COARSE_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_LOOP_ALLOW_FOR_TUNE_OUT_OF_RANGE_COARSE_UPDATE_LEN     1
#define GP_WB_BBPLL_LOOP_ALLOW_FOR_TUNE_OUT_OF_RANGE_COARSE_UPDATE_MASK    0x10
#define GP_WB_BBPLL_LOOP_ALLOW_FOR_TUNE_OUT_OF_RANGE_COARSE_UPDATE_LSB     4

#define GP_WB_BBPLL_LOOP_ALLOW_FOR_FREQ_OUT_OF_RANGE_COARSE_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_LOOP_ALLOW_FOR_FREQ_OUT_OF_RANGE_COARSE_UPDATE_LEN     1
#define GP_WB_BBPLL_LOOP_ALLOW_FOR_FREQ_OUT_OF_RANGE_COARSE_UPDATE_MASK    0x20
#define GP_WB_BBPLL_LOOP_ALLOW_FOR_FREQ_OUT_OF_RANGE_COARSE_UPDATE_LSB     5

#define GP_WB_BBPLL_FE_CONTINUOUS_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1e)
#define GP_WB_BBPLL_FE_CONTINUOUS_MODE_LEN     1
#define GP_WB_BBPLL_FE_CONTINUOUS_MODE_MASK    0x40
#define GP_WB_BBPLL_FE_CONTINUOUS_MODE_LSB     6

#define GP_WB_BBPLL_SHOW_DCO_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1f)
#define GP_WB_BBPLL_SHOW_DCO_TUNE_LEN     1
#define GP_WB_BBPLL_SHOW_DCO_TUNE_MASK    0x01
#define GP_WB_BBPLL_SHOW_DCO_TUNE_LSB     0

#define GP_WB_BBPLL_ENABLE_DITHER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1f)
#define GP_WB_BBPLL_ENABLE_DITHER_LEN     1
#define GP_WB_BBPLL_ENABLE_DITHER_MASK    0x02
#define GP_WB_BBPLL_ENABLE_DITHER_LSB     1

#define GP_WB_BBPLL_DITHER_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd1f)
#define GP_WB_BBPLL_DITHER_GAIN_LEN     1
#define GP_WB_BBPLL_DITHER_GAIN_MASK    0x1C
#define GP_WB_BBPLL_DITHER_GAIN_LSB     2

#define GP_WB_BBPLL_FE_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd20)
#define GP_WB_BBPLL_FE_RESULT_LEN     2
#define GP_WB_BBPLL_FE_RESULT_MASK    0x0FFF
#define GP_WB_BBPLL_FE_RESULT_LSB     0

#define GP_WB_BBPLL_LOOP_IS_LOCKED_RAW_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd22)
#define GP_WB_BBPLL_LOOP_IS_LOCKED_RAW_STATUS_LEN     1
#define GP_WB_BBPLL_LOOP_IS_LOCKED_RAW_STATUS_MASK    0x01
#define GP_WB_BBPLL_LOOP_IS_LOCKED_RAW_STATUS_LSB     0

#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_CNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd23)
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_CNT_LEN     1
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_CNT_MASK    0xFF
#define GP_WB_BBPLL_FREQ_OUT_OF_RANGE_CNT_LSB     0

#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_CNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd24)
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_CNT_LEN     1
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_CNT_MASK    0xFF
#define GP_WB_BBPLL_TUNE_OUT_OF_RANGE_CNT_LSB     0

#define GP_WB_BBPLL_DCO_COARSE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd25)
#define GP_WB_BBPLL_DCO_COARSE_LEN     1
#define GP_WB_BBPLL_DCO_COARSE_MASK    0x1F
#define GP_WB_BBPLL_DCO_COARSE_LSB     0

#define GP_WB_BBPLL_DCO_TUNE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd26)
#define GP_WB_BBPLL_DCO_TUNE_LEN     1
#define GP_WB_BBPLL_DCO_TUNE_MASK    0x1F
#define GP_WB_BBPLL_DCO_TUNE_LSB     0

#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_HI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_HI_LEN     1
#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_HI_MASK    0x0001
#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_HI_LSB     0

#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_LO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_LO_LEN     1
#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_LO_MASK    0x0002
#define GP_WB_BBPLL_CLR_COARSE_OUT_OF_RANGE_LO_LSB     1

#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_HI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_HI_LEN     1
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_HI_MASK    0x0004
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_HI_LSB     2

#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_LO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_LO_LEN     1
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_LO_MASK    0x0008
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_LO_LSB     3

#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_LO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_LO_LEN     1
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_LO_MASK    0x0010
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_LO_LSB     4

#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_HI_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_HI_LEN     1
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_HI_MASK    0x0020
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_HI_LSB     5

#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_TIMEOUT_LEN     1
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_TIMEOUT_MASK    0x0040
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_TIMEOUT_LSB     6

#define GP_WB_BBPLL_CLR_IN_LOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_IN_LOCK_LEN     1
#define GP_WB_BBPLL_CLR_IN_LOCK_MASK    0x0080
#define GP_WB_BBPLL_CLR_IN_LOCK_LSB     7

#define GP_WB_BBPLL_CLR_OUT_OF_LOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd28)
#define GP_WB_BBPLL_CLR_OUT_OF_LOCK_LEN     1
#define GP_WB_BBPLL_CLR_OUT_OF_LOCK_MASK    0x0100
#define GP_WB_BBPLL_CLR_OUT_OF_LOCK_LSB     8

#define GP_WB_BBPLL_START_FE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2a)
#define GP_WB_BBPLL_START_FE_LEN     1
#define GP_WB_BBPLL_START_FE_MASK    0x01
#define GP_WB_BBPLL_START_FE_LSB     0

#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_CNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2a)
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_CNT_LEN     1
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_CNT_MASK    0x02
#define GP_WB_BBPLL_CLR_FREQ_OUT_OF_RANGE_CNT_LSB     1

#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_CNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2a)
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_CNT_LEN     1
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_CNT_MASK    0x04
#define GP_WB_BBPLL_CLR_TUNE_OUT_OF_RANGE_CNT_LSB     2

#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0001
#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_HI_INTERRUPT_LSB     0

#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0002
#define GP_WB_BBPLL_UNMASKED_COARSE_OUT_OF_RANGE_LO_INTERRUPT_LSB     1

#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0004
#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_HI_INTERRUPT_LSB     2

#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0008
#define GP_WB_BBPLL_UNMASKED_TUNE_OUT_OF_RANGE_LO_INTERRUPT_LSB     3

#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_LO_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_LO_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_LO_INTERRUPT_MASK    0x0010
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_LO_INTERRUPT_LSB     4

#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_HI_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_HI_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_HI_INTERRUPT_MASK    0x0020
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_HI_INTERRUPT_LSB     5

#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_MASK    0x0040
#define GP_WB_BBPLL_UNMASKED_FREQ_OUT_OF_RANGE_TIMEOUT_INTERRUPT_LSB     6

#define GP_WB_BBPLL_UNMASKED_IN_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_IN_LOCK_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_IN_LOCK_INTERRUPT_MASK    0x0080
#define GP_WB_BBPLL_UNMASKED_IN_LOCK_INTERRUPT_LSB     7

#define GP_WB_BBPLL_UNMASKED_OUT_OF_LOCK_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2c)
#define GP_WB_BBPLL_UNMASKED_OUT_OF_LOCK_INTERRUPT_LEN     1
#define GP_WB_BBPLL_UNMASKED_OUT_OF_LOCK_INTERRUPT_MASK    0x0100
#define GP_WB_BBPLL_UNMASKED_OUT_OF_LOCK_INTERRUPT_LSB     8

#define GP_WB_BBPLL_ENABLE_FRACT_CLOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd2e)
#define GP_WB_BBPLL_ENABLE_FRACT_CLOCK_LEN     1
#define GP_WB_BBPLL_ENABLE_FRACT_CLOCK_MASK    0x01
#define GP_WB_BBPLL_ENABLE_FRACT_CLOCK_LSB     0

#define GP_WB_BBPLL_FRACT_CLOCK_PERIOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd30)
#define GP_WB_BBPLL_FRACT_CLOCK_PERIOD_LEN     2
#define GP_WB_BBPLL_FRACT_CLOCK_PERIOD_MASK    0x01FF
#define GP_WB_BBPLL_FRACT_CLOCK_PERIOD_LSB     0

#define GP_WB_BBPLL_FRACT_CLOCK_HIGH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd32)
#define GP_WB_BBPLL_FRACT_CLOCK_HIGH_LEN     1
#define GP_WB_BBPLL_FRACT_CLOCK_HIGH_MASK    0xFF
#define GP_WB_BBPLL_FRACT_CLOCK_HIGH_LSB     0

#define GP_WB_BBPLL_FRACT_CLOCK_CYCLE_SKIP_COUNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd34)
#define GP_WB_BBPLL_FRACT_CLOCK_CYCLE_SKIP_COUNT_LEN     2
#define GP_WB_BBPLL_FRACT_CLOCK_CYCLE_SKIP_COUNT_MASK    0x01FF
#define GP_WB_BBPLL_FRACT_CLOCK_CYCLE_SKIP_COUNT_LSB     0

#define GP_WB_BBPLL_BBPLL_LDO_REFBIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_LDO_REFBIT_LEN     1
#define GP_WB_BBPLL_BBPLL_LDO_REFBIT_MASK    0x00000F
#define GP_WB_BBPLL_BBPLL_LDO_REFBIT_LSB     0

#define GP_WB_BBPLL_BBPLL_SPARE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_SPARE_LEN     1
#define GP_WB_BBPLL_BBPLL_SPARE_MASK    0x000070
#define GP_WB_BBPLL_BBPLL_SPARE_LSB     4

#define GP_WB_BBPLL_BBPLL_SPARE_RESERVED_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_SPARE_RESERVED_0_LEN     1
#define GP_WB_BBPLL_BBPLL_SPARE_RESERVED_0_MASK    0x000010
#define GP_WB_BBPLL_BBPLL_SPARE_RESERVED_0_LSB     4

#define GP_WB_BBPLL_BBPLL_ANA_SAMP_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_ANA_SAMP_EN_LEN     1
#define GP_WB_BBPLL_BBPLL_ANA_SAMP_EN_MASK    0x000020
#define GP_WB_BBPLL_BBPLL_ANA_SAMP_EN_LSB     5

#define GP_WB_BBPLL_BBPLL_ANA_SAMP_RETIME_EDGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_ANA_SAMP_RETIME_EDGE_LEN     1
#define GP_WB_BBPLL_BBPLL_ANA_SAMP_RETIME_EDGE_MASK    0x000040
#define GP_WB_BBPLL_BBPLL_ANA_SAMP_RETIME_EDGE_LSB     6

#define GP_WB_BBPLL_BBPLL_BIAS_AMP_SPEEDUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_BIAS_AMP_SPEEDUP_LEN     1
#define GP_WB_BBPLL_BBPLL_BIAS_AMP_SPEEDUP_MASK    0x000080
#define GP_WB_BBPLL_BBPLL_BIAS_AMP_SPEEDUP_LSB     7

#define GP_WB_BBPLL_BBPLL_VT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_VT_SEL_LEN     1
#define GP_WB_BBPLL_BBPLL_VT_SEL_MASK    0x000700
#define GP_WB_BBPLL_BBPLL_VT_SEL_LSB     8

#define GP_WB_BBPLL_BBPLL_FREQ_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_FREQ_SEL_LEN     1
#define GP_WB_BBPLL_BBPLL_FREQ_SEL_MASK    0x001800
#define GP_WB_BBPLL_BBPLL_FREQ_SEL_LSB     11

#define GP_WB_BBPLL_BBPLL_BIAS_FILT_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_BIAS_FILT_BYPASS_LEN     1
#define GP_WB_BBPLL_BBPLL_BIAS_FILT_BYPASS_MASK    0x002000
#define GP_WB_BBPLL_BBPLL_BIAS_FILT_BYPASS_LSB     13

#define GP_WB_BBPLL_BBPLL_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_LDO_BLEED_OFF_LEN     1
#define GP_WB_BBPLL_BBPLL_LDO_BLEED_OFF_MASK    0x004000
#define GP_WB_BBPLL_BBPLL_LDO_BLEED_OFF_LSB     14

#define GP_WB_BBPLL_BBPLL_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_LDO_PUP_LEN     1
#define GP_WB_BBPLL_BBPLL_LDO_PUP_MASK    0x008000
#define GP_WB_BBPLL_BBPLL_LDO_PUP_LSB     15

#define GP_WB_BBPLL_BBPLL_LDO_RES_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_LDO_RES_BYPASS_LEN     1
#define GP_WB_BBPLL_BBPLL_LDO_RES_BYPASS_MASK    0x010000
#define GP_WB_BBPLL_BBPLL_LDO_RES_BYPASS_LSB     16

#define GP_WB_BBPLL_BBPLL_RETIME_EDGE_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_RETIME_EDGE_SEL_LEN     1
#define GP_WB_BBPLL_BBPLL_RETIME_EDGE_SEL_MASK    0x020000
#define GP_WB_BBPLL_BBPLL_RETIME_EDGE_SEL_LSB     17

#define GP_WB_BBPLL_BBPLL_RETIME_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_RETIME_EN_LEN     1
#define GP_WB_BBPLL_BBPLL_RETIME_EN_MASK    0x040000
#define GP_WB_BBPLL_BBPLL_RETIME_EN_LSB     18

#define GP_WB_BBPLL_BBPLL_RING_BIAS_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_RING_BIAS_PUP_LEN     1
#define GP_WB_BBPLL_BBPLL_RING_BIAS_PUP_MASK    0x080000
#define GP_WB_BBPLL_BBPLL_RING_BIAS_PUP_LSB     19

#define GP_WB_BBPLL_BBPLL_RING_OSC_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xd38)
#define GP_WB_BBPLL_BBPLL_RING_OSC_PUP_LEN     1
#define GP_WB_BBPLL_BBPLL_RING_OSC_PUP_MASK    0x100000
#define GP_WB_BBPLL_BBPLL_RING_OSC_PUP_LSB     20

/***************************
 * layout: mm
 ***************************/
#define GP_WB_MM_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0E00) 
#define GP_WB_MM_SIZE  0x00E5
#define GP_WB_MM_MAX_MEMBER_SIZE  4

#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe00)
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_OPTS_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe02)
#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_0_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe04)
#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_1_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe06)
#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_2_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe08)
#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_3_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe0a)
#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_4_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe0c)
#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_5_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe0e)
#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_6_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe10)
#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_7_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_8_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe12)
#define GP_WB_MM_PBM_8_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_8_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_8_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_9_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe14)
#define GP_WB_MM_PBM_9_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_9_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_9_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_10_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe16)
#define GP_WB_MM_PBM_10_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_10_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_10_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_11_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe18)
#define GP_WB_MM_PBM_11_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_11_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_11_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_12_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe1a)
#define GP_WB_MM_PBM_12_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_12_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_12_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_13_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe1c)
#define GP_WB_MM_PBM_13_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_13_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_13_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_14_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe1e)
#define GP_WB_MM_PBM_14_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_14_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_14_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_15_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe20)
#define GP_WB_MM_PBM_15_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_15_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_15_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_16_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe22)
#define GP_WB_MM_PBM_16_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_16_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_16_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_17_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe24)
#define GP_WB_MM_PBM_17_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_17_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_17_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_18_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe26)
#define GP_WB_MM_PBM_18_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_18_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_18_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_19_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe28)
#define GP_WB_MM_PBM_19_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_19_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_19_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_20_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe2a)
#define GP_WB_MM_PBM_20_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_20_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_20_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_21_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe2c)
#define GP_WB_MM_PBM_21_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_21_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_21_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_22_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe2e)
#define GP_WB_MM_PBM_22_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_22_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_22_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_23_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe30)
#define GP_WB_MM_PBM_23_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_23_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_23_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_24_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe32)
#define GP_WB_MM_PBM_24_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_24_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_24_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_25_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe34)
#define GP_WB_MM_PBM_25_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_25_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_25_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_26_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe36)
#define GP_WB_MM_PBM_26_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_26_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_26_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_27_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe38)
#define GP_WB_MM_PBM_27_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_27_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_27_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_28_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe3a)
#define GP_WB_MM_PBM_28_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_28_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_28_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_29_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe3c)
#define GP_WB_MM_PBM_29_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_29_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_29_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_30_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe3e)
#define GP_WB_MM_PBM_30_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_30_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_30_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_PBM_31_DATA_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe40)
#define GP_WB_MM_PBM_31_DATA_BASE_ADDRESS_LEN     2
#define GP_WB_MM_PBM_31_DATA_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_PBM_31_DATA_BASE_ADDRESS_LSB     0

#define GP_WB_MM_EVENT_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe42)
#define GP_WB_MM_EVENT_BASE_ADDRESS_LEN     2
#define GP_WB_MM_EVENT_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_EVENT_BASE_ADDRESS_LSB     0

#define GP_WB_MM_RAM_REGMAP_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe44)
#define GP_WB_MM_RAM_REGMAP_BASE_ADDRESS_LEN     2
#define GP_WB_MM_RAM_REGMAP_BASE_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_RAM_REGMAP_BASE_ADDRESS_LSB     0

#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe46)
#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_LEN     2
#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_CIRC_WINDOW_0_BASE_ADDRESS_LSB     0

#define GP_WB_MM_FLASH_CTRL_READ_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe48)
#define GP_WB_MM_FLASH_CTRL_READ_EN_LEN     1
#define GP_WB_MM_FLASH_CTRL_READ_EN_MASK    0x01
#define GP_WB_MM_FLASH_CTRL_READ_EN_LSB     0

#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe48)
#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_LEN     1
#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_MASK    0x02
#define GP_WB_MM_FLASH_CTRL_DPDOWN_ENABLE_LSB     1

#define GP_WB_MM_FLASH_ENABLE_ECC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe48)
#define GP_WB_MM_FLASH_ENABLE_ECC_LEN     1
#define GP_WB_MM_FLASH_ENABLE_ECC_MASK    0x04
#define GP_WB_MM_FLASH_ENABLE_ECC_LSB     2

#define GP_WB_MM_FLASH_TM_MAP_ECC_BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe48)
#define GP_WB_MM_FLASH_TM_MAP_ECC_BITS_LEN     1
#define GP_WB_MM_FLASH_TM_MAP_ECC_BITS_MASK    0x08
#define GP_WB_MM_FLASH_TM_MAP_ECC_BITS_LSB     3

#define GP_WB_MM_FLASH_TM_COMPRESS_DOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe48)
#define GP_WB_MM_FLASH_TM_COMPRESS_DOUT_LEN     1
#define GP_WB_MM_FLASH_TM_COMPRESS_DOUT_MASK    0x10
#define GP_WB_MM_FLASH_TM_COMPRESS_DOUT_LSB     4

#define GP_WB_MM_FLASH_CLR_ECC_ERR_MAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe49)
#define GP_WB_MM_FLASH_CLR_ECC_ERR_MAP_LEN     1
#define GP_WB_MM_FLASH_CLR_ECC_ERR_MAP_MASK    0x01
#define GP_WB_MM_FLASH_CLR_ECC_ERR_MAP_LSB     0

#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe4a)
#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_LEN     1
#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_MASK    0x7F
#define GP_WB_MM_FLASH_CTRL_DPDOWN_TIMEOUT_LSB     0

#define GP_WB_MM_FLASH_ECC_ERR_MAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe4b)
#define GP_WB_MM_FLASH_ECC_ERR_MAP_LEN     1
#define GP_WB_MM_FLASH_ECC_ERR_MAP_MASK    0x1F
#define GP_WB_MM_FLASH_ECC_ERR_MAP_LSB     0

#define GP_WB_MM_MRI_NVM_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe4c)
#define GP_WB_MM_MRI_NVM_ADDRESS_LEN     3
#define GP_WB_MM_MRI_NVM_ADDRESS_MASK    0x01FFFF
#define GP_WB_MM_MRI_NVM_ADDRESS_LSB     0

#define GP_WB_MM_MRI_NVM_WRITE_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe50)
#define GP_WB_MM_MRI_NVM_WRITE_DATA_0_LEN     4
#define GP_WB_MM_MRI_NVM_WRITE_DATA_0_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_WRITE_DATA_0_LSB     0

#define GP_WB_MM_MRI_NVM_WRITE_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe54)
#define GP_WB_MM_MRI_NVM_WRITE_DATA_1_LEN     4
#define GP_WB_MM_MRI_NVM_WRITE_DATA_1_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_WRITE_DATA_1_LSB     0

#define GP_WB_MM_MRI_NVM_WRITE_DATA_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe58)
#define GP_WB_MM_MRI_NVM_WRITE_DATA_2_LEN     4
#define GP_WB_MM_MRI_NVM_WRITE_DATA_2_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_WRITE_DATA_2_LSB     0

#define GP_WB_MM_MRI_NVM_WRITE_DATA_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe5c)
#define GP_WB_MM_MRI_NVM_WRITE_DATA_3_LEN     4
#define GP_WB_MM_MRI_NVM_WRITE_DATA_3_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_WRITE_DATA_3_LSB     0

#define GP_WB_MM_MRI_NVM_WRITE_ECC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe60)
#define GP_WB_MM_MRI_NVM_WRITE_ECC_LEN     2
#define GP_WB_MM_MRI_NVM_WRITE_ECC_MASK    0xFFFF
#define GP_WB_MM_MRI_NVM_WRITE_ECC_LSB     0

#define GP_WB_MM_MRI_NVM_READ_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe64)
#define GP_WB_MM_MRI_NVM_READ_DATA_0_LEN     4
#define GP_WB_MM_MRI_NVM_READ_DATA_0_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_READ_DATA_0_LSB     0

#define GP_WB_MM_MRI_NVM_READ_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe68)
#define GP_WB_MM_MRI_NVM_READ_DATA_1_LEN     4
#define GP_WB_MM_MRI_NVM_READ_DATA_1_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_READ_DATA_1_LSB     0

#define GP_WB_MM_MRI_NVM_READ_DATA_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe6c)
#define GP_WB_MM_MRI_NVM_READ_DATA_2_LEN     4
#define GP_WB_MM_MRI_NVM_READ_DATA_2_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_READ_DATA_2_LSB     0

#define GP_WB_MM_MRI_NVM_READ_DATA_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe70)
#define GP_WB_MM_MRI_NVM_READ_DATA_3_LEN     4
#define GP_WB_MM_MRI_NVM_READ_DATA_3_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_NVM_READ_DATA_3_LSB     0

#define GP_WB_MM_MRI_NVM_READ_ECC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe74)
#define GP_WB_MM_MRI_NVM_READ_ECC_LEN     2
#define GP_WB_MM_MRI_NVM_READ_ECC_MASK    0xFFFF
#define GP_WB_MM_MRI_NVM_READ_ECC_LSB     0

#define GP_WB_MM_MRI_DIRECT_ACCESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe76)
#define GP_WB_MM_MRI_DIRECT_ACCESS_LEN     1
#define GP_WB_MM_MRI_DIRECT_ACCESS_MASK    0x01
#define GP_WB_MM_MRI_DIRECT_ACCESS_LSB     0

#define GP_WB_MM_MRI_DONT_USE_INTERNAL_ECC_GENERATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe76)
#define GP_WB_MM_MRI_DONT_USE_INTERNAL_ECC_GENERATION_LEN     1
#define GP_WB_MM_MRI_DONT_USE_INTERNAL_ECC_GENERATION_MASK    0x02
#define GP_WB_MM_MRI_DONT_USE_INTERNAL_ECC_GENERATION_LSB     1

#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe77)
#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_LEN     1
#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_MASK    0x01
#define GP_WB_MM_MRI_NVM_ACCESS_BUSY_LSB     0

#define GP_WB_MM_MRI_NVM_IN_DPDOWN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe77)
#define GP_WB_MM_MRI_NVM_IN_DPDOWN_LEN     1
#define GP_WB_MM_MRI_NVM_IN_DPDOWN_MASK    0x02
#define GP_WB_MM_MRI_NVM_IN_DPDOWN_LSB     1

#define GP_WB_MM_MRI_NVM_MEMORY_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe77)
#define GP_WB_MM_MRI_NVM_MEMORY_ERR_LEN     1
#define GP_WB_MM_MRI_NVM_MEMORY_ERR_MASK    0x04
#define GP_WB_MM_MRI_NVM_MEMORY_ERR_LSB     2

#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe77)
#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_LEN     1
#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_MASK    0x08
#define GP_WB_MM_MRI_NVM_UNMASKED_ACCESS_DONE_INTERRUPT_LSB     3

#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe78)
#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_LEN     1
#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_MASK    0x01
#define GP_WB_MM_MRI_NVM_CMD_TRIGGER_LSB     0

#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe78)
#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_LEN     1
#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_MASK    0x02
#define GP_WB_MM_MRI_NVM_AUTO_INCREMENT_LSB     1

#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe78)
#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_LEN     1
#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_MASK    0x04
#define GP_WB_MM_MRI_NVM_CLR_INTERRUPT_LSB     2

#define GP_WB_MM_FLASH_OVERRULE_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_OVERRULE_MODE_LEN     1
#define GP_WB_MM_FLASH_OVERRULE_MODE_MASK    0x01
#define GP_WB_MM_FLASH_OVERRULE_MODE_LSB     0

#define GP_WB_MM_FLASH_POR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_POR_LEN     1
#define GP_WB_MM_FLASH_POR_MASK    0x02
#define GP_WB_MM_FLASH_POR_LSB     1

#define GP_WB_MM_FLASH_DPDOWN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_DPDOWN_LEN     1
#define GP_WB_MM_FLASH_DPDOWN_MASK    0x04
#define GP_WB_MM_FLASH_DPDOWN_LSB     2

#define GP_WB_MM_FLASH_TMEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_TMEN_LEN     1
#define GP_WB_MM_FLASH_TMEN_MASK    0x08
#define GP_WB_MM_FLASH_TMEN_LSB     3

#define GP_WB_MM_FLASH_RDEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_RDEN_LEN     1
#define GP_WB_MM_FLASH_RDEN_MASK    0x10
#define GP_WB_MM_FLASH_RDEN_LSB     4

#define GP_WB_MM_FLASH_RETRY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_RETRY_LEN     1
#define GP_WB_MM_FLASH_RETRY_MASK    0x60
#define GP_WB_MM_FLASH_RETRY_LSB     5

#define GP_WB_MM_FLASH_LVCTL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe79)
#define GP_WB_MM_FLASH_LVCTL_LEN     1
#define GP_WB_MM_FLASH_LVCTL_MASK    0x80
#define GP_WB_MM_FLASH_LVCTL_LSB     7

#define GP_WB_MM_FLASH_CEB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_CEB_LEN     1
#define GP_WB_MM_FLASH_CEB_MASK    0x01
#define GP_WB_MM_FLASH_CEB_LSB     0

#define GP_WB_MM_FLASH_WEB_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_WEB_LEN     1
#define GP_WB_MM_FLASH_WEB_MASK    0x02
#define GP_WB_MM_FLASH_WEB_LSB     1

#define GP_WB_MM_FLASH_CONFEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_CONFEN_LEN     1
#define GP_WB_MM_FLASH_CONFEN_MASK    0x04
#define GP_WB_MM_FLASH_CONFEN_LSB     2

#define GP_WB_MM_FLASH_RECALL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_RECALL_LEN     1
#define GP_WB_MM_FLASH_RECALL_MASK    0x08
#define GP_WB_MM_FLASH_RECALL_LSB     3

#define GP_WB_MM_FLASH_VREAD0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_VREAD0_LEN     1
#define GP_WB_MM_FLASH_VREAD0_MASK    0x10
#define GP_WB_MM_FLASH_VREAD0_LSB     4

#define GP_WB_MM_FLASH_VREAD1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_VREAD1_LEN     1
#define GP_WB_MM_FLASH_VREAD1_MASK    0x20
#define GP_WB_MM_FLASH_VREAD1_LSB     5

#define GP_WB_MM_FLASH_NVR_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_NVR_CFG_LEN     1
#define GP_WB_MM_FLASH_NVR_CFG_MASK    0x40
#define GP_WB_MM_FLASH_NVR_CFG_LSB     6

#define GP_WB_MM_FLASH_LCK_CFG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7a)
#define GP_WB_MM_FLASH_LCK_CFG_LEN     1
#define GP_WB_MM_FLASH_LCK_CFG_MASK    0x80
#define GP_WB_MM_FLASH_LCK_CFG_LSB     7

#define GP_WB_MM_FLASH_PROG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_PROG_LEN     1
#define GP_WB_MM_FLASH_PROG_MASK    0x0001
#define GP_WB_MM_FLASH_PROG_LSB     0

#define GP_WB_MM_FLASH_ERASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_ERASE_LEN     1
#define GP_WB_MM_FLASH_ERASE_MASK    0x0002
#define GP_WB_MM_FLASH_ERASE_LSB     1

#define GP_WB_MM_FLASH_PROG2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_PROG2_LEN     1
#define GP_WB_MM_FLASH_PROG2_MASK    0x0004
#define GP_WB_MM_FLASH_PROG2_LSB     2

#define GP_WB_MM_FLASH_CHIP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_CHIP_LEN     1
#define GP_WB_MM_FLASH_CHIP_MASK    0x0008
#define GP_WB_MM_FLASH_CHIP_LSB     3

#define GP_WB_MM_FLASH_NVR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_NVR_LEN     1
#define GP_WB_MM_FLASH_NVR_MASK    0x0010
#define GP_WB_MM_FLASH_NVR_LSB     4

#define GP_WB_MM_FLASH_ARRDN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_ARRDN_LEN     1
#define GP_WB_MM_FLASH_ARRDN_MASK    0x0F00
#define GP_WB_MM_FLASH_ARRDN_LSB     8

#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7c)
#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_LEN     1
#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_MASK    0x1000
#define GP_WB_MM_FLASH_ENABLE_ANALOG_TEST_MODE_LSB     12

#define GP_WB_MM_FLASH_READ_ACCESS_DELAY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7e)
#define GP_WB_MM_FLASH_READ_ACCESS_DELAY_LEN     1
#define GP_WB_MM_FLASH_READ_ACCESS_DELAY_MASK    0x7F
#define GP_WB_MM_FLASH_READ_ACCESS_DELAY_LSB     0

#define GP_WB_MM_FLASH_INCREASED_READ_SETUP_HOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe7e)
#define GP_WB_MM_FLASH_INCREASED_READ_SETUP_HOLD_LEN     1
#define GP_WB_MM_FLASH_INCREASED_READ_SETUP_HOLD_MASK    0x80
#define GP_WB_MM_FLASH_INCREASED_READ_SETUP_HOLD_LSB     7

#define GP_WB_MM_SM_CRC_INIT_START_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe80)
#define GP_WB_MM_SM_CRC_INIT_START_ADDRESS_LEN     2
#define GP_WB_MM_SM_CRC_INIT_START_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_SM_CRC_INIT_START_ADDRESS_LSB     0

#define GP_WB_MM_SM_CRC_INIT_END_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe82)
#define GP_WB_MM_SM_CRC_INIT_END_ADDRESS_LEN     2
#define GP_WB_MM_SM_CRC_INIT_END_ADDRESS_MASK    0x1FFF
#define GP_WB_MM_SM_CRC_INIT_END_ADDRESS_LSB     0

#define GP_WB_MM_UCRAM_CRC_INIT_START_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe84)
#define GP_WB_MM_UCRAM_CRC_INIT_START_ADDRESS_LEN     2
#define GP_WB_MM_UCRAM_CRC_INIT_START_ADDRESS_MASK    0x7FFF
#define GP_WB_MM_UCRAM_CRC_INIT_START_ADDRESS_LSB     0

#define GP_WB_MM_UCRAM_CRC_INIT_END_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe86)
#define GP_WB_MM_UCRAM_CRC_INIT_END_ADDRESS_LEN     2
#define GP_WB_MM_UCRAM_CRC_INIT_END_ADDRESS_MASK    0x7FFF
#define GP_WB_MM_UCRAM_CRC_INIT_END_ADDRESS_LSB     0

#define GP_WB_MM_SM_CRC_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe88)
#define GP_WB_MM_SM_CRC_RESULT_LEN     4
#define GP_WB_MM_SM_CRC_RESULT_MASK    0xFFFFFFFF
#define GP_WB_MM_SM_CRC_RESULT_LSB     0

#define GP_WB_MM_UCRAM_CRC_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe8c)
#define GP_WB_MM_UCRAM_CRC_RESULT_LEN     4
#define GP_WB_MM_UCRAM_CRC_RESULT_MASK    0xFFFFFFFF
#define GP_WB_MM_UCRAM_CRC_RESULT_LSB     0

#define GP_WB_MM_BIST_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe90)
#define GP_WB_MM_BIST_ENABLE_LEN     1
#define GP_WB_MM_BIST_ENABLE_MASK    0x01
#define GP_WB_MM_BIST_ENABLE_LSB     0

#define GP_WB_MM_SM_BIST_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_SM_BIST_START_LEN     1
#define GP_WB_MM_SM_BIST_START_MASK    0x01
#define GP_WB_MM_SM_BIST_START_LSB     0

#define GP_WB_MM_SM_CRC_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_SM_CRC_START_LEN     1
#define GP_WB_MM_SM_CRC_START_MASK    0x02
#define GP_WB_MM_SM_CRC_START_LSB     1

#define GP_WB_MM_SM_INIT_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_SM_INIT_START_LEN     1
#define GP_WB_MM_SM_INIT_START_MASK    0x04
#define GP_WB_MM_SM_INIT_START_LSB     2

#define GP_WB_MM_UCRAM_BIST_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_UCRAM_BIST_START_LEN     1
#define GP_WB_MM_UCRAM_BIST_START_MASK    0x08
#define GP_WB_MM_UCRAM_BIST_START_LSB     3

#define GP_WB_MM_UCRAM_CRC_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_UCRAM_CRC_START_LEN     1
#define GP_WB_MM_UCRAM_CRC_START_MASK    0x10
#define GP_WB_MM_UCRAM_CRC_START_LSB     4

#define GP_WB_MM_UCRAM_INIT_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_UCRAM_INIT_START_LEN     1
#define GP_WB_MM_UCRAM_INIT_START_MASK    0x20
#define GP_WB_MM_UCRAM_INIT_START_LSB     5

#define GP_WB_MM_BACKUP_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_BACKUP_START_LEN     1
#define GP_WB_MM_BACKUP_START_MASK    0x40
#define GP_WB_MM_BACKUP_START_LSB     6

#define GP_WB_MM_RESTORE_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe91)
#define GP_WB_MM_RESTORE_START_LEN     1
#define GP_WB_MM_RESTORE_START_MASK    0x80
#define GP_WB_MM_RESTORE_START_LSB     7

#define GP_WB_MM_SM_BIST_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe92)
#define GP_WB_MM_SM_BIST_RDY_LEN     1
#define GP_WB_MM_SM_BIST_RDY_MASK    0x01
#define GP_WB_MM_SM_BIST_RDY_LSB     0

#define GP_WB_MM_SM_BIST_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe92)
#define GP_WB_MM_SM_BIST_OK_LEN     1
#define GP_WB_MM_SM_BIST_OK_MASK    0x02
#define GP_WB_MM_SM_BIST_OK_LSB     1

#define GP_WB_MM_UCRAM_BIST_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe92)
#define GP_WB_MM_UCRAM_BIST_RDY_LEN     1
#define GP_WB_MM_UCRAM_BIST_RDY_MASK    0x04
#define GP_WB_MM_UCRAM_BIST_RDY_LSB     2

#define GP_WB_MM_UCRAM_BIST_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe92)
#define GP_WB_MM_UCRAM_BIST_OK_LEN     1
#define GP_WB_MM_UCRAM_BIST_OK_MASK    0x08
#define GP_WB_MM_UCRAM_BIST_OK_LSB     3

#define GP_WB_MM_SM_CRC_INIT_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe92)
#define GP_WB_MM_SM_CRC_INIT_BUSY_LEN     1
#define GP_WB_MM_SM_CRC_INIT_BUSY_MASK    0x10
#define GP_WB_MM_SM_CRC_INIT_BUSY_LSB     4

#define GP_WB_MM_UCRAM_CRC_INIT_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe92)
#define GP_WB_MM_UCRAM_CRC_INIT_BUSY_LEN     1
#define GP_WB_MM_UCRAM_CRC_INIT_BUSY_MASK    0x20
#define GP_WB_MM_UCRAM_CRC_INIT_BUSY_LSB     5

#define GP_WB_MM_CONV_0_BUFFER_INVALIDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe93)
#define GP_WB_MM_CONV_0_BUFFER_INVALIDATE_LEN     1
#define GP_WB_MM_CONV_0_BUFFER_INVALIDATE_MASK    0x01
#define GP_WB_MM_CONV_0_BUFFER_INVALIDATE_LSB     0

#define GP_WB_MM_CONV_1_BUFFER_INVALIDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe93)
#define GP_WB_MM_CONV_1_BUFFER_INVALIDATE_LEN     1
#define GP_WB_MM_CONV_1_BUFFER_INVALIDATE_MASK    0x02
#define GP_WB_MM_CONV_1_BUFFER_INVALIDATE_LSB     1

#define GP_WB_MM_CONV_2_BUFFER_INVALIDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe93)
#define GP_WB_MM_CONV_2_BUFFER_INVALIDATE_LEN     1
#define GP_WB_MM_CONV_2_BUFFER_INVALIDATE_MASK    0x04
#define GP_WB_MM_CONV_2_BUFFER_INVALIDATE_LSB     2

#define GP_WB_MM_CONV_3_BUFFER_INVALIDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe93)
#define GP_WB_MM_CONV_3_BUFFER_INVALIDATE_LEN     1
#define GP_WB_MM_CONV_3_BUFFER_INVALIDATE_MASK    0x08
#define GP_WB_MM_CONV_3_BUFFER_INVALIDATE_LSB     3

#define GP_WB_MM_CONV_4_BUFFER_INVALIDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe93)
#define GP_WB_MM_CONV_4_BUFFER_INVALIDATE_LEN     1
#define GP_WB_MM_CONV_4_BUFFER_INVALIDATE_MASK    0x10
#define GP_WB_MM_CONV_4_BUFFER_INVALIDATE_LSB     4

#define GP_WB_MM_CONV_0_BUFFER_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_0_BUFFER_DISABLE_LEN     1
#define GP_WB_MM_CONV_0_BUFFER_DISABLE_MASK    0x0001
#define GP_WB_MM_CONV_0_BUFFER_DISABLE_LSB     0

#define GP_WB_MM_CONV_1_BUFFER_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_1_BUFFER_DISABLE_LEN     1
#define GP_WB_MM_CONV_1_BUFFER_DISABLE_MASK    0x0002
#define GP_WB_MM_CONV_1_BUFFER_DISABLE_LSB     1

#define GP_WB_MM_CONV_2_BUFFER_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_2_BUFFER_DISABLE_LEN     1
#define GP_WB_MM_CONV_2_BUFFER_DISABLE_MASK    0x0004
#define GP_WB_MM_CONV_2_BUFFER_DISABLE_LSB     2

#define GP_WB_MM_CONV_3_BUFFER_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_3_BUFFER_DISABLE_LEN     1
#define GP_WB_MM_CONV_3_BUFFER_DISABLE_MASK    0x0008
#define GP_WB_MM_CONV_3_BUFFER_DISABLE_LSB     3

#define GP_WB_MM_CONV_4_BUFFER_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_4_BUFFER_DISABLE_LEN     1
#define GP_WB_MM_CONV_4_BUFFER_DISABLE_MASK    0x0010
#define GP_WB_MM_CONV_4_BUFFER_DISABLE_LSB     4

#define GP_WB_MM_CONV_4_PREFETCHER_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_4_PREFETCHER_DISABLE_LEN     1
#define GP_WB_MM_CONV_4_PREFETCHER_DISABLE_MASK    0x0020
#define GP_WB_MM_CONV_4_PREFETCHER_DISABLE_LSB     5

#define GP_WB_MM_CONV_4_BRCHSTAT1_HALT_PREFETCH_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_4_BRCHSTAT1_HALT_PREFETCH_DISABLE_LEN     1
#define GP_WB_MM_CONV_4_BRCHSTAT1_HALT_PREFETCH_DISABLE_MASK    0x0040
#define GP_WB_MM_CONV_4_BRCHSTAT1_HALT_PREFETCH_DISABLE_LSB     6

#define GP_WB_MM_CONV_4_BRCHSTAT2_HALT_PREFETCH_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_4_BRCHSTAT2_HALT_PREFETCH_DISABLE_LEN     1
#define GP_WB_MM_CONV_4_BRCHSTAT2_HALT_PREFETCH_DISABLE_MASK    0x0080
#define GP_WB_MM_CONV_4_BRCHSTAT2_HALT_PREFETCH_DISABLE_LSB     7

#define GP_WB_MM_CONV_4_BRCHSTAT3_HALT_PREFETCH_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_4_BRCHSTAT3_HALT_PREFETCH_DISABLE_LEN     1
#define GP_WB_MM_CONV_4_BRCHSTAT3_HALT_PREFETCH_DISABLE_MASK    0x0100
#define GP_WB_MM_CONV_4_BRCHSTAT3_HALT_PREFETCH_DISABLE_LSB     8

#define GP_WB_MM_CONV_4_REPLACEMENT_CONFIG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe94)
#define GP_WB_MM_CONV_4_REPLACEMENT_CONFIG_LEN     1
#define GP_WB_MM_CONV_4_REPLACEMENT_CONFIG_MASK    0x0200
#define GP_WB_MM_CONV_4_REPLACEMENT_CONFIG_LSB     9

#define GP_WB_MM_MRI_AHB_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe96)
#define GP_WB_MM_MRI_AHB_ENABLE_LEN     1
#define GP_WB_MM_MRI_AHB_ENABLE_MASK    0x01
#define GP_WB_MM_MRI_AHB_ENABLE_LSB     0

#define GP_WB_MM_MRI_AHB_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe98)
#define GP_WB_MM_MRI_AHB_ADDRESS_LEN     2
#define GP_WB_MM_MRI_AHB_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_MRI_AHB_ADDRESS_LSB     0

#define GP_WB_MM_MRI_AHB_WRITE_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xe9c)
#define GP_WB_MM_MRI_AHB_WRITE_DATA_LEN     4
#define GP_WB_MM_MRI_AHB_WRITE_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_AHB_WRITE_DATA_LSB     0

#define GP_WB_MM_MRI_AHB_READ_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea0)
#define GP_WB_MM_MRI_AHB_READ_DATA_LEN     4
#define GP_WB_MM_MRI_AHB_READ_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_MRI_AHB_READ_DATA_LSB     0

#define GP_WB_MM_MRI_AHB_ACCESS_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea4)
#define GP_WB_MM_MRI_AHB_ACCESS_BUSY_LEN     1
#define GP_WB_MM_MRI_AHB_ACCESS_BUSY_MASK    0x01
#define GP_WB_MM_MRI_AHB_ACCESS_BUSY_LSB     0

#define GP_WB_MM_MRI_AHB_ACCESS_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea4)
#define GP_WB_MM_MRI_AHB_ACCESS_ERR_LEN     1
#define GP_WB_MM_MRI_AHB_ACCESS_ERR_MASK    0x02
#define GP_WB_MM_MRI_AHB_ACCESS_ERR_LSB     1

#define GP_WB_MM_MRI_AHB_WR_CMD_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea5)
#define GP_WB_MM_MRI_AHB_WR_CMD_TRIGGER_LEN     1
#define GP_WB_MM_MRI_AHB_WR_CMD_TRIGGER_MASK    0x01
#define GP_WB_MM_MRI_AHB_WR_CMD_TRIGGER_LSB     0

#define GP_WB_MM_MRI_AHB_RD_CMD_TRIGGER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea5)
#define GP_WB_MM_MRI_AHB_RD_CMD_TRIGGER_LEN     1
#define GP_WB_MM_MRI_AHB_RD_CMD_TRIGGER_MASK    0x02
#define GP_WB_MM_MRI_AHB_RD_CMD_TRIGGER_LSB     1

#define GP_WB_MM_MRI_AHB_CLR_ACCESS_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea5)
#define GP_WB_MM_MRI_AHB_CLR_ACCESS_ERR_LEN     1
#define GP_WB_MM_MRI_AHB_CLR_ACCESS_ERR_MASK    0x04
#define GP_WB_MM_MRI_AHB_CLR_ACCESS_ERR_LSB     2

#define GP_WB_MM_ROM_PATCH_ENTRY_0_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea6)
#define GP_WB_MM_ROM_PATCH_ENTRY_0_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_0_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_0_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_0_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xea8)
#define GP_WB_MM_ROM_PATCH_ENTRY_0_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_0_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_0_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_1_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xeac)
#define GP_WB_MM_ROM_PATCH_ENTRY_1_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_1_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_1_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_1_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xeb0)
#define GP_WB_MM_ROM_PATCH_ENTRY_1_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_1_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_1_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_2_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xeb4)
#define GP_WB_MM_ROM_PATCH_ENTRY_2_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_2_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_2_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_2_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xeb8)
#define GP_WB_MM_ROM_PATCH_ENTRY_2_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_2_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_2_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_3_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xebc)
#define GP_WB_MM_ROM_PATCH_ENTRY_3_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_3_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_3_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_3_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xec0)
#define GP_WB_MM_ROM_PATCH_ENTRY_3_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_3_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_3_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_4_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xec4)
#define GP_WB_MM_ROM_PATCH_ENTRY_4_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_4_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_4_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_4_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xec8)
#define GP_WB_MM_ROM_PATCH_ENTRY_4_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_4_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_4_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_5_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xecc)
#define GP_WB_MM_ROM_PATCH_ENTRY_5_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_5_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_5_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_5_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xed0)
#define GP_WB_MM_ROM_PATCH_ENTRY_5_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_5_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_5_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_6_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xed4)
#define GP_WB_MM_ROM_PATCH_ENTRY_6_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_6_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_6_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_6_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xed8)
#define GP_WB_MM_ROM_PATCH_ENTRY_6_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_6_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_6_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_7_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xedc)
#define GP_WB_MM_ROM_PATCH_ENTRY_7_ADDRESS_LEN     2
#define GP_WB_MM_ROM_PATCH_ENTRY_7_ADDRESS_MASK    0xFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_7_ADDRESS_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_7_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee0)
#define GP_WB_MM_ROM_PATCH_ENTRY_7_DATA_LEN     4
#define GP_WB_MM_ROM_PATCH_ENTRY_7_DATA_MASK    0xFFFFFFFF
#define GP_WB_MM_ROM_PATCH_ENTRY_7_DATA_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_0_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_0_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_0_VALID_MASK    0x01
#define GP_WB_MM_ROM_PATCH_ENTRY_0_VALID_LSB     0

#define GP_WB_MM_ROM_PATCH_ENTRY_1_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_1_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_1_VALID_MASK    0x02
#define GP_WB_MM_ROM_PATCH_ENTRY_1_VALID_LSB     1

#define GP_WB_MM_ROM_PATCH_ENTRY_2_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_2_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_2_VALID_MASK    0x04
#define GP_WB_MM_ROM_PATCH_ENTRY_2_VALID_LSB     2

#define GP_WB_MM_ROM_PATCH_ENTRY_3_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_3_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_3_VALID_MASK    0x08
#define GP_WB_MM_ROM_PATCH_ENTRY_3_VALID_LSB     3

#define GP_WB_MM_ROM_PATCH_ENTRY_4_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_4_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_4_VALID_MASK    0x10
#define GP_WB_MM_ROM_PATCH_ENTRY_4_VALID_LSB     4

#define GP_WB_MM_ROM_PATCH_ENTRY_5_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_5_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_5_VALID_MASK    0x20
#define GP_WB_MM_ROM_PATCH_ENTRY_5_VALID_LSB     5

#define GP_WB_MM_ROM_PATCH_ENTRY_6_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_6_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_6_VALID_MASK    0x40
#define GP_WB_MM_ROM_PATCH_ENTRY_6_VALID_LSB     6

#define GP_WB_MM_ROM_PATCH_ENTRY_7_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xee4)
#define GP_WB_MM_ROM_PATCH_ENTRY_7_VALID_LEN     1
#define GP_WB_MM_ROM_PATCH_ENTRY_7_VALID_MASK    0x80
#define GP_WB_MM_ROM_PATCH_ENTRY_7_VALID_LSB     7

/***************************
 * layout: pbm_adm
 ***************************/
#define GP_WB_PBM_ADM_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x0F00) 
#define GP_WB_PBM_ADM_SIZE  0x0010
#define GP_WB_PBM_ADM_MAX_MEMBER_SIZE  4

#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xf00)
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_LEN     4
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_MASK    0xFFFFFFFF
#define GP_WB_PBM_ADM_PBM_ENTRY_UC_MASK_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xf04)
#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_LEN     4
#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_MASK    0xFFFFFFFF
#define GP_WB_PBM_ADM_PBM_ENTRY_RXMAC_MASK_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xf08)
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_MASK    0xFF
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIM_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xf09)
#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_LEN     1
#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_MASK    0x3F
#define GP_WB_PBM_ADM_PBM_ENTRY_RETURN_LSB     0

#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0xf0c)
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_LEN     4
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_MASK    0xFFFFFFFF
#define GP_WB_PBM_ADM_PBM_ENTRY_CLAIMED_LSB     0

/***************************
 * layout: gpio
 ***************************/
#define GP_WB_GPIO_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1000) 
#define GP_WB_GPIO_SIZE  0x000F
#define GP_WB_GPIO_MAX_MEMBER_SIZE  2

#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1000)
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_LEN     1
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_MASK    0x01
#define GP_WB_GPIO_GPIO_CLOCK_ENABLE_LSB     0

#define GP_WB_GPIO_GPIO0_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO0_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO0_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO0_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO1_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO1_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO1_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO1_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO2_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO2_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO2_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO2_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO3_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO3_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO3_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO3_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO4_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO4_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO4_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO4_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO5_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO5_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO5_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO5_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO6_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO6_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO6_DIRECTION_MASK    0x40
#define GP_WB_GPIO_GPIO6_DIRECTION_LSB     6

#define GP_WB_GPIO_GPIO7_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1001)
#define GP_WB_GPIO_GPIO7_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO7_DIRECTION_MASK    0x80
#define GP_WB_GPIO_GPIO7_DIRECTION_LSB     7

#define GP_WB_GPIO_GPIO8_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO8_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO8_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO8_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO9_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO9_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO9_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO9_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO10_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO10_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO10_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO10_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO11_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO11_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO11_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO11_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO12_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO12_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO12_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO12_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO13_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO13_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO13_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO13_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO14_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO14_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO14_DIRECTION_MASK    0x40
#define GP_WB_GPIO_GPIO14_DIRECTION_LSB     6

#define GP_WB_GPIO_GPIO15_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1002)
#define GP_WB_GPIO_GPIO15_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO15_DIRECTION_MASK    0x80
#define GP_WB_GPIO_GPIO15_DIRECTION_LSB     7

#define GP_WB_GPIO_GPIO16_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO16_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO16_DIRECTION_MASK    0x01
#define GP_WB_GPIO_GPIO16_DIRECTION_LSB     0

#define GP_WB_GPIO_GPIO17_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO17_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO17_DIRECTION_MASK    0x02
#define GP_WB_GPIO_GPIO17_DIRECTION_LSB     1

#define GP_WB_GPIO_GPIO18_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO18_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO18_DIRECTION_MASK    0x04
#define GP_WB_GPIO_GPIO18_DIRECTION_LSB     2

#define GP_WB_GPIO_GPIO19_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO19_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO19_DIRECTION_MASK    0x08
#define GP_WB_GPIO_GPIO19_DIRECTION_LSB     3

#define GP_WB_GPIO_GPIO20_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO20_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO20_DIRECTION_MASK    0x10
#define GP_WB_GPIO_GPIO20_DIRECTION_LSB     4

#define GP_WB_GPIO_GPIO21_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO21_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO21_DIRECTION_MASK    0x20
#define GP_WB_GPIO_GPIO21_DIRECTION_LSB     5

#define GP_WB_GPIO_GPIO22_DIRECTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1003)
#define GP_WB_GPIO_GPIO22_DIRECTION_LEN     1
#define GP_WB_GPIO_GPIO22_DIRECTION_MASK    0x40
#define GP_WB_GPIO_GPIO22_DIRECTION_LSB     6

#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO0_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO1_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO2_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO3_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO4_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO5_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO6_OUTPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1004)
#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO7_OUTPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO8_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO9_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO10_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO11_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO12_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO13_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO14_OUTPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1005)
#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO15_OUTPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO16_OUTPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO17_OUTPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO18_OUTPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO19_OUTPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO20_OUTPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO21_OUTPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1006)
#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO22_OUTPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO0_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO0_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO0_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO0_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO1_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO1_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO1_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO1_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO2_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO2_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO2_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO2_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO3_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO3_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO3_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO3_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO4_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO4_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO4_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO4_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO5_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO5_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO5_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO5_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO6_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO6_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO6_INPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO6_INPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO7_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1007)
#define GP_WB_GPIO_GPIO7_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO7_INPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO7_INPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO8_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO8_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO8_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO8_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO9_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO9_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO9_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO9_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO10_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO10_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO10_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO10_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO11_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO11_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO11_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO11_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO12_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO12_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO12_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO12_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO13_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO13_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO13_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO13_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO14_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO14_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO14_INPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO14_INPUT_VALUE_LSB     6

#define GP_WB_GPIO_GPIO15_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1008)
#define GP_WB_GPIO_GPIO15_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO15_INPUT_VALUE_MASK    0x80
#define GP_WB_GPIO_GPIO15_INPUT_VALUE_LSB     7

#define GP_WB_GPIO_GPIO16_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO16_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO16_INPUT_VALUE_MASK    0x01
#define GP_WB_GPIO_GPIO16_INPUT_VALUE_LSB     0

#define GP_WB_GPIO_GPIO17_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO17_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO17_INPUT_VALUE_MASK    0x02
#define GP_WB_GPIO_GPIO17_INPUT_VALUE_LSB     1

#define GP_WB_GPIO_GPIO18_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO18_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO18_INPUT_VALUE_MASK    0x04
#define GP_WB_GPIO_GPIO18_INPUT_VALUE_LSB     2

#define GP_WB_GPIO_GPIO19_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO19_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO19_INPUT_VALUE_MASK    0x08
#define GP_WB_GPIO_GPIO19_INPUT_VALUE_LSB     3

#define GP_WB_GPIO_GPIO20_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO20_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO20_INPUT_VALUE_MASK    0x10
#define GP_WB_GPIO_GPIO20_INPUT_VALUE_LSB     4

#define GP_WB_GPIO_GPIO21_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO21_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO21_INPUT_VALUE_MASK    0x20
#define GP_WB_GPIO_GPIO21_INPUT_VALUE_LSB     5

#define GP_WB_GPIO_GPIO22_INPUT_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1009)
#define GP_WB_GPIO_GPIO22_INPUT_VALUE_LEN     1
#define GP_WB_GPIO_GPIO22_INPUT_VALUE_MASK    0x40
#define GP_WB_GPIO_GPIO22_INPUT_VALUE_LSB     6

#define GP_WB_GPIO_EXTI0_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI0_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI0_PORT_SEL_MASK    0x0003
#define GP_WB_GPIO_EXTI0_PORT_SEL_LSB     0

#define GP_WB_GPIO_EXTI1_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI1_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI1_PORT_SEL_MASK    0x000C
#define GP_WB_GPIO_EXTI1_PORT_SEL_LSB     2

#define GP_WB_GPIO_EXTI2_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI2_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI2_PORT_SEL_MASK    0x0030
#define GP_WB_GPIO_EXTI2_PORT_SEL_LSB     4

#define GP_WB_GPIO_EXTI3_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI3_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI3_PORT_SEL_MASK    0x00C0
#define GP_WB_GPIO_EXTI3_PORT_SEL_LSB     6

#define GP_WB_GPIO_EXTI4_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI4_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI4_PORT_SEL_MASK    0x0300
#define GP_WB_GPIO_EXTI4_PORT_SEL_LSB     8

#define GP_WB_GPIO_EXTI5_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI5_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI5_PORT_SEL_MASK    0x0C00
#define GP_WB_GPIO_EXTI5_PORT_SEL_LSB     10

#define GP_WB_GPIO_EXTI6_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI6_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI6_PORT_SEL_MASK    0x3000
#define GP_WB_GPIO_EXTI6_PORT_SEL_LSB     12

#define GP_WB_GPIO_EXTI7_PORT_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100a)
#define GP_WB_GPIO_EXTI7_PORT_SEL_LEN     1
#define GP_WB_GPIO_EXTI7_PORT_SEL_MASK    0xC000
#define GP_WB_GPIO_EXTI7_PORT_SEL_LSB     14

#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_MASK    0x01
#define GP_WB_GPIO_EXTI0_EXPECTED_VALUE_LSB     0

#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_MASK    0x02
#define GP_WB_GPIO_EXTI1_EXPECTED_VALUE_LSB     1

#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_MASK    0x04
#define GP_WB_GPIO_EXTI2_EXPECTED_VALUE_LSB     2

#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_MASK    0x08
#define GP_WB_GPIO_EXTI3_EXPECTED_VALUE_LSB     3

#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_MASK    0x10
#define GP_WB_GPIO_EXTI4_EXPECTED_VALUE_LSB     4

#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_MASK    0x20
#define GP_WB_GPIO_EXTI5_EXPECTED_VALUE_LSB     5

#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_MASK    0x40
#define GP_WB_GPIO_EXTI6_EXPECTED_VALUE_LSB     6

#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100c)
#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_LEN     1
#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_MASK    0x80
#define GP_WB_GPIO_EXTI7_EXPECTED_VALUE_LSB     7

#define GP_WB_GPIO_UNMASKED_EXTI_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI_INTERRUPTS_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI_INTERRUPTS_MASK    0xFF
#define GP_WB_GPIO_UNMASKED_EXTI_INTERRUPTS_LSB     0

#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_GPIO_UNMASKED_EXTI0_INTERRUPT_LSB     0

#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_GPIO_UNMASKED_EXTI1_INTERRUPT_LSB     1

#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_GPIO_UNMASKED_EXTI2_INTERRUPT_LSB     2

#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_GPIO_UNMASKED_EXTI3_INTERRUPT_LSB     3

#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_GPIO_UNMASKED_EXTI4_INTERRUPT_LSB     4

#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_GPIO_UNMASKED_EXTI5_INTERRUPT_LSB     5

#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_GPIO_UNMASKED_EXTI6_INTERRUPT_LSB     6

#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100d)
#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_LEN     1
#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_GPIO_UNMASKED_EXTI7_INTERRUPT_LSB     7

#define GP_WB_GPIO_CLR_EXTI_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI_INTERRUPTS_LEN     1
#define GP_WB_GPIO_CLR_EXTI_INTERRUPTS_MASK    0xFF
#define GP_WB_GPIO_CLR_EXTI_INTERRUPTS_LSB     0

#define GP_WB_GPIO_CLR_EXTI0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI0_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI0_INTERRUPT_MASK    0x01
#define GP_WB_GPIO_CLR_EXTI0_INTERRUPT_LSB     0

#define GP_WB_GPIO_CLR_EXTI1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI1_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI1_INTERRUPT_MASK    0x02
#define GP_WB_GPIO_CLR_EXTI1_INTERRUPT_LSB     1

#define GP_WB_GPIO_CLR_EXTI2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI2_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI2_INTERRUPT_MASK    0x04
#define GP_WB_GPIO_CLR_EXTI2_INTERRUPT_LSB     2

#define GP_WB_GPIO_CLR_EXTI3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI3_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI3_INTERRUPT_MASK    0x08
#define GP_WB_GPIO_CLR_EXTI3_INTERRUPT_LSB     3

#define GP_WB_GPIO_CLR_EXTI4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI4_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI4_INTERRUPT_MASK    0x10
#define GP_WB_GPIO_CLR_EXTI4_INTERRUPT_LSB     4

#define GP_WB_GPIO_CLR_EXTI5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI5_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI5_INTERRUPT_MASK    0x20
#define GP_WB_GPIO_CLR_EXTI5_INTERRUPT_LSB     5

#define GP_WB_GPIO_CLR_EXTI6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI6_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI6_INTERRUPT_MASK    0x40
#define GP_WB_GPIO_CLR_EXTI6_INTERRUPT_LSB     6

#define GP_WB_GPIO_CLR_EXTI7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x100e)
#define GP_WB_GPIO_CLR_EXTI7_INTERRUPT_LEN     1
#define GP_WB_GPIO_CLR_EXTI7_INTERRUPT_MASK    0x80
#define GP_WB_GPIO_CLR_EXTI7_INTERRUPT_LSB     7

/***************************
 * layout: i2c_m
 ***************************/
#define GP_WB_I2C_M_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1020) 
#define GP_WB_I2C_M_SIZE  0x0007
#define GP_WB_I2C_M_MAX_MEMBER_SIZE  2

#define GP_WB_I2C_M_PRESCALER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1020)
#define GP_WB_I2C_M_PRESCALER_LEN     2
#define GP_WB_I2C_M_PRESCALER_MASK    0xFFFF
#define GP_WB_I2C_M_PRESCALER_LSB     0

#define GP_WB_I2C_M_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1022)
#define GP_WB_I2C_M_ENABLE_LEN     1
#define GP_WB_I2C_M_ENABLE_MASK    0x01
#define GP_WB_I2C_M_ENABLE_LSB     0

#define GP_WB_I2C_M_ACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1022)
#define GP_WB_I2C_M_ACK_LEN     1
#define GP_WB_I2C_M_ACK_MASK    0x02
#define GP_WB_I2C_M_ACK_LSB     1

#define GP_WB_I2C_M_CLK_SYNC_DISABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1022)
#define GP_WB_I2C_M_CLK_SYNC_DISABLE_LEN     1
#define GP_WB_I2C_M_CLK_SYNC_DISABLE_MASK    0x04
#define GP_WB_I2C_M_CLK_SYNC_DISABLE_LSB     2

#define GP_WB_I2C_M_TX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1023)
#define GP_WB_I2C_M_TX_DATA_LEN     1
#define GP_WB_I2C_M_TX_DATA_MASK    0xFF
#define GP_WB_I2C_M_TX_DATA_LSB     0

#define GP_WB_I2C_M_RX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1024)
#define GP_WB_I2C_M_RX_DATA_LEN     1
#define GP_WB_I2C_M_RX_DATA_MASK    0xFF
#define GP_WB_I2C_M_RX_DATA_LSB     0

#define GP_WB_I2C_M_WRITE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_WRITE_LEN     1
#define GP_WB_I2C_M_WRITE_MASK    0x01
#define GP_WB_I2C_M_WRITE_LSB     0

#define GP_WB_I2C_M_READ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_READ_LEN     1
#define GP_WB_I2C_M_READ_MASK    0x02
#define GP_WB_I2C_M_READ_LSB     1

#define GP_WB_I2C_M_STOP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_STOP_LEN     1
#define GP_WB_I2C_M_STOP_MASK    0x04
#define GP_WB_I2C_M_STOP_LSB     2

#define GP_WB_I2C_M_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_START_LEN     1
#define GP_WB_I2C_M_START_MASK    0x08
#define GP_WB_I2C_M_START_LSB     3

#define GP_WB_I2C_M_CLR_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_CLR_DONE_INTERRUPT_LEN     1
#define GP_WB_I2C_M_CLR_DONE_INTERRUPT_MASK    0x10
#define GP_WB_I2C_M_CLR_DONE_INTERRUPT_LSB     4

#define GP_WB_I2C_M_CLR_ARB_LOST_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_CLR_ARB_LOST_INTERRUPT_LEN     1
#define GP_WB_I2C_M_CLR_ARB_LOST_INTERRUPT_MASK    0x20
#define GP_WB_I2C_M_CLR_ARB_LOST_INTERRUPT_LSB     5

#define GP_WB_I2C_M_CLR_CLK_SYNC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1025)
#define GP_WB_I2C_M_CLR_CLK_SYNC_INTERRUPT_LEN     1
#define GP_WB_I2C_M_CLR_CLK_SYNC_INTERRUPT_MASK    0x40
#define GP_WB_I2C_M_CLR_CLK_SYNC_INTERRUPT_LSB     6

#define GP_WB_I2C_M_READ_WRITE_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_READ_WRITE_BUSY_LEN     1
#define GP_WB_I2C_M_READ_WRITE_BUSY_MASK    0x01
#define GP_WB_I2C_M_READ_WRITE_BUSY_LSB     0

#define GP_WB_I2C_M_TRANSFER_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_TRANSFER_BUSY_LEN     1
#define GP_WB_I2C_M_TRANSFER_BUSY_MASK    0x02
#define GP_WB_I2C_M_TRANSFER_BUSY_LSB     1

#define GP_WB_I2C_M_RX_ACK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_RX_ACK_LEN     1
#define GP_WB_I2C_M_RX_ACK_MASK    0x04
#define GP_WB_I2C_M_RX_ACK_LSB     2

#define GP_WB_I2C_M_CLK_SYNC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_CLK_SYNC_LEN     1
#define GP_WB_I2C_M_CLK_SYNC_MASK    0x08
#define GP_WB_I2C_M_CLK_SYNC_LSB     3

#define GP_WB_I2C_M_UNMASKED_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_UNMASKED_DONE_INTERRUPT_LEN     1
#define GP_WB_I2C_M_UNMASKED_DONE_INTERRUPT_MASK    0x10
#define GP_WB_I2C_M_UNMASKED_DONE_INTERRUPT_LSB     4

#define GP_WB_I2C_M_UNMASKED_ARB_LOST_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_UNMASKED_ARB_LOST_INTERRUPT_LEN     1
#define GP_WB_I2C_M_UNMASKED_ARB_LOST_INTERRUPT_MASK    0x20
#define GP_WB_I2C_M_UNMASKED_ARB_LOST_INTERRUPT_LSB     5

#define GP_WB_I2C_M_UNMASKED_CLK_SYNC_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1026)
#define GP_WB_I2C_M_UNMASKED_CLK_SYNC_INTERRUPT_LEN     1
#define GP_WB_I2C_M_UNMASKED_CLK_SYNC_INTERRUPT_MASK    0x40
#define GP_WB_I2C_M_UNMASKED_CLK_SYNC_INTERRUPT_LSB     6

/***************************
 * layout: adcif
 ***************************/
#define GP_WB_ADCIF_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040) 
#define GP_WB_ADCIF_SIZE  0x0032
#define GP_WB_ADCIF_MAX_MEMBER_SIZE  6

#define GP_WB_ADCIF_TRIGGER_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040)
#define GP_WB_ADCIF_TRIGGER_MODE_LEN     1
#define GP_WB_ADCIF_TRIGGER_MODE_MASK    0x000007
#define GP_WB_ADCIF_TRIGGER_MODE_LSB     0

#define GP_WB_ADCIF_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040)
#define GP_WB_ADCIF_ENABLE_LEN     1
#define GP_WB_ADCIF_ENABLE_MASK    0x000008
#define GP_WB_ADCIF_ENABLE_LSB     3

#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040)
#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_LEN     1
#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_MASK    0x000300
#define GP_WB_ADCIF_NBR_OF_SLOTS_IN_CYCLE_LSB     8

#define GP_WB_ADCIF_NBR_OF_REJECTED_SWAP_CONV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040)
#define GP_WB_ADCIF_NBR_OF_REJECTED_SWAP_CONV_LEN     1
#define GP_WB_ADCIF_NBR_OF_REJECTED_SWAP_CONV_MASK    0x000C00
#define GP_WB_ADCIF_NBR_OF_REJECTED_SWAP_CONV_LSB     10

#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040)
#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_LEN     1
#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_MASK    0x00F000
#define GP_WB_ADCIF_NBR_OF_REJECTED_CONVERSIONS_LSB     12

#define GP_WB_ADCIF_USE_FRACT_CLOCK_AS_SAMPLE_CLK_SOURCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1040)
#define GP_WB_ADCIF_USE_FRACT_CLOCK_AS_SAMPLE_CLK_SOURCE_LEN     1
#define GP_WB_ADCIF_USE_FRACT_CLOCK_AS_SAMPLE_CLK_SOURCE_MASK    0x010000
#define GP_WB_ADCIF_USE_FRACT_CLOCK_AS_SAMPLE_CLK_SOURCE_LSB     16

#define GP_WB_ADCIF_SLOT_A_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_A_CHANNEL_MASK    0x00000F
#define GP_WB_ADCIF_SLOT_A_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_MASK    0x000010
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_A_LSB     4

#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_MASK    0x000020
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_B_LSB     5

#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_C_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_C_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_C_MASK    0x000040
#define GP_WB_ADCIF_SLOT_A_POST_TO_BUFFER_C_LSB     6

#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_MASK    0x000080
#define GP_WB_ADCIF_SLOT_A_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_A_POST_TO_AWD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_POST_TO_AWD_LEN     1
#define GP_WB_ADCIF_SLOT_A_POST_TO_AWD_MASK    0x000100
#define GP_WB_ADCIF_SLOT_A_POST_TO_AWD_LSB     8

#define GP_WB_ADCIF_SLOT_A_SCALER_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_SCALER_GAIN_LEN     1
#define GP_WB_ADCIF_SLOT_A_SCALER_GAIN_MASK    0x000E00
#define GP_WB_ADCIF_SLOT_A_SCALER_GAIN_LSB     9

#define GP_WB_ADCIF_SLOT_A_CHOPPING_ENABLED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_CHOPPING_ENABLED_LEN     1
#define GP_WB_ADCIF_SLOT_A_CHOPPING_ENABLED_MASK    0x001000
#define GP_WB_ADCIF_SLOT_A_CHOPPING_ENABLED_LSB     12

#define GP_WB_ADCIF_SLOT_A_DIFFERENTIAL_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_DIFFERENTIAL_MODE_LEN     1
#define GP_WB_ADCIF_SLOT_A_DIFFERENTIAL_MODE_MASK    0x002000
#define GP_WB_ADCIF_SLOT_A_DIFFERENTIAL_MODE_LSB     13

#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CC_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CC_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CC_PUP_MASK    0x004000
#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CC_PUP_LSB     14

#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CGM_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CGM_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CGM_PUP_MASK    0x008000
#define GP_WB_ADCIF_SLOT_A_SCALER_BIAS_CGM_PUP_LSB     15

#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_N_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_N_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_N_BYPASS_MASK    0x010000
#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_N_BYPASS_LSB     16

#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_P_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1044)
#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_P_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_P_BYPASS_MASK    0x020000
#define GP_WB_ADCIF_SLOT_A_SMUX_ADC_BUF_P_BYPASS_LSB     17

#define GP_WB_ADCIF_SLOT_B_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_B_CHANNEL_MASK    0x00000F
#define GP_WB_ADCIF_SLOT_B_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_MASK    0x000010
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_A_LSB     4

#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_MASK    0x000020
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_B_LSB     5

#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_C_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_C_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_C_MASK    0x000040
#define GP_WB_ADCIF_SLOT_B_POST_TO_BUFFER_C_LSB     6

#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_MASK    0x000080
#define GP_WB_ADCIF_SLOT_B_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_B_POST_TO_AWD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_POST_TO_AWD_LEN     1
#define GP_WB_ADCIF_SLOT_B_POST_TO_AWD_MASK    0x000100
#define GP_WB_ADCIF_SLOT_B_POST_TO_AWD_LSB     8

#define GP_WB_ADCIF_SLOT_B_SCALER_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_SCALER_GAIN_LEN     1
#define GP_WB_ADCIF_SLOT_B_SCALER_GAIN_MASK    0x000E00
#define GP_WB_ADCIF_SLOT_B_SCALER_GAIN_LSB     9

#define GP_WB_ADCIF_SLOT_B_CHOPPING_ENABLED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_CHOPPING_ENABLED_LEN     1
#define GP_WB_ADCIF_SLOT_B_CHOPPING_ENABLED_MASK    0x001000
#define GP_WB_ADCIF_SLOT_B_CHOPPING_ENABLED_LSB     12

#define GP_WB_ADCIF_SLOT_B_DIFFERENTIAL_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_DIFFERENTIAL_MODE_LEN     1
#define GP_WB_ADCIF_SLOT_B_DIFFERENTIAL_MODE_MASK    0x002000
#define GP_WB_ADCIF_SLOT_B_DIFFERENTIAL_MODE_LSB     13

#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CC_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CC_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CC_PUP_MASK    0x004000
#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CC_PUP_LSB     14

#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CGM_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CGM_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CGM_PUP_MASK    0x008000
#define GP_WB_ADCIF_SLOT_B_SCALER_BIAS_CGM_PUP_LSB     15

#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_N_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_N_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_N_BYPASS_MASK    0x010000
#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_N_BYPASS_LSB     16

#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_P_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1048)
#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_P_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_P_BYPASS_MASK    0x020000
#define GP_WB_ADCIF_SLOT_B_SMUX_ADC_BUF_P_BYPASS_LSB     17

#define GP_WB_ADCIF_SLOT_C_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_C_CHANNEL_MASK    0x00000F
#define GP_WB_ADCIF_SLOT_C_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_MASK    0x000010
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_A_LSB     4

#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_MASK    0x000020
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_B_LSB     5

#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_C_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_C_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_C_MASK    0x000040
#define GP_WB_ADCIF_SLOT_C_POST_TO_BUFFER_C_LSB     6

#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_MASK    0x000080
#define GP_WB_ADCIF_SLOT_C_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_C_POST_TO_AWD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_POST_TO_AWD_LEN     1
#define GP_WB_ADCIF_SLOT_C_POST_TO_AWD_MASK    0x000100
#define GP_WB_ADCIF_SLOT_C_POST_TO_AWD_LSB     8

#define GP_WB_ADCIF_SLOT_C_SCALER_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_SCALER_GAIN_LEN     1
#define GP_WB_ADCIF_SLOT_C_SCALER_GAIN_MASK    0x000E00
#define GP_WB_ADCIF_SLOT_C_SCALER_GAIN_LSB     9

#define GP_WB_ADCIF_SLOT_C_CHOPPING_ENABLED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_CHOPPING_ENABLED_LEN     1
#define GP_WB_ADCIF_SLOT_C_CHOPPING_ENABLED_MASK    0x001000
#define GP_WB_ADCIF_SLOT_C_CHOPPING_ENABLED_LSB     12

#define GP_WB_ADCIF_SLOT_C_DIFFERENTIAL_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_DIFFERENTIAL_MODE_LEN     1
#define GP_WB_ADCIF_SLOT_C_DIFFERENTIAL_MODE_MASK    0x002000
#define GP_WB_ADCIF_SLOT_C_DIFFERENTIAL_MODE_LSB     13

#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CC_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CC_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CC_PUP_MASK    0x004000
#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CC_PUP_LSB     14

#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CGM_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CGM_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CGM_PUP_MASK    0x008000
#define GP_WB_ADCIF_SLOT_C_SCALER_BIAS_CGM_PUP_LSB     15

#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_N_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_N_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_N_BYPASS_MASK    0x010000
#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_N_BYPASS_LSB     16

#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_P_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x104c)
#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_P_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_P_BYPASS_MASK    0x020000
#define GP_WB_ADCIF_SLOT_C_SMUX_ADC_BUF_P_BYPASS_LSB     17

#define GP_WB_ADCIF_SLOT_D_CHANNEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_CHANNEL_LEN     1
#define GP_WB_ADCIF_SLOT_D_CHANNEL_MASK    0x00000F
#define GP_WB_ADCIF_SLOT_D_CHANNEL_LSB     0

#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_MASK    0x000010
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_A_LSB     4

#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_MASK    0x000020
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_B_LSB     5

#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_C_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_C_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_C_MASK    0x000040
#define GP_WB_ADCIF_SLOT_D_POST_TO_BUFFER_C_LSB     6

#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_MASK    0x000080
#define GP_WB_ADCIF_SLOT_D_POST_TO_FIFO_LSB     7

#define GP_WB_ADCIF_SLOT_D_POST_TO_AWD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_POST_TO_AWD_LEN     1
#define GP_WB_ADCIF_SLOT_D_POST_TO_AWD_MASK    0x000100
#define GP_WB_ADCIF_SLOT_D_POST_TO_AWD_LSB     8

#define GP_WB_ADCIF_SLOT_D_SCALER_GAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_SCALER_GAIN_LEN     1
#define GP_WB_ADCIF_SLOT_D_SCALER_GAIN_MASK    0x000E00
#define GP_WB_ADCIF_SLOT_D_SCALER_GAIN_LSB     9

#define GP_WB_ADCIF_SLOT_D_CHOPPING_ENABLED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_CHOPPING_ENABLED_LEN     1
#define GP_WB_ADCIF_SLOT_D_CHOPPING_ENABLED_MASK    0x001000
#define GP_WB_ADCIF_SLOT_D_CHOPPING_ENABLED_LSB     12

#define GP_WB_ADCIF_SLOT_D_DIFFERENTIAL_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_DIFFERENTIAL_MODE_LEN     1
#define GP_WB_ADCIF_SLOT_D_DIFFERENTIAL_MODE_MASK    0x002000
#define GP_WB_ADCIF_SLOT_D_DIFFERENTIAL_MODE_LSB     13

#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CC_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CC_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CC_PUP_MASK    0x004000
#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CC_PUP_LSB     14

#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CGM_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CGM_PUP_LEN     1
#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CGM_PUP_MASK    0x008000
#define GP_WB_ADCIF_SLOT_D_SCALER_BIAS_CGM_PUP_LSB     15

#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_N_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_N_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_N_BYPASS_MASK    0x010000
#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_N_BYPASS_LSB     16

#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_P_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1050)
#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_P_BYPASS_LEN     1
#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_P_BYPASS_MASK    0x020000
#define GP_WB_ADCIF_SLOT_D_SMUX_ADC_BUF_P_BYPASS_LSB     17

#define GP_WB_ADCIF_PRESET_MAX_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1054)
#define GP_WB_ADCIF_PRESET_MAX_VALUE_LEN     2
#define GP_WB_ADCIF_PRESET_MAX_VALUE_MASK    0x03FF
#define GP_WB_ADCIF_PRESET_MAX_VALUE_LSB     0

#define GP_WB_ADCIF_PRESET_MIN_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1056)
#define GP_WB_ADCIF_PRESET_MIN_VALUE_LEN     2
#define GP_WB_ADCIF_PRESET_MIN_VALUE_MASK    0x03FF
#define GP_WB_ADCIF_PRESET_MIN_VALUE_LSB     0

#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_LEN     1
#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_MASK    0x0007
#define GP_WB_ADCIF_FIFO_SUBSAMPLE_RATE_LSB     0

#define GP_WB_ADCIF_FIFO_MODE8BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_FIFO_MODE8BITS_LEN     1
#define GP_WB_ADCIF_FIFO_MODE8BITS_MASK    0x0008
#define GP_WB_ADCIF_FIFO_MODE8BITS_LSB     3

#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_LEN     1
#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_MASK    0x0010
#define GP_WB_ADCIF_BUFFER_A_MODE8BITS_LSB     4

#define GP_WB_ADCIF_BUFFER_A_UPDATE_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_BUFFER_A_UPDATE_MODE_LEN     1
#define GP_WB_ADCIF_BUFFER_A_UPDATE_MODE_MASK    0x0060
#define GP_WB_ADCIF_BUFFER_A_UPDATE_MODE_LSB     5

#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_LEN     1
#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_MASK    0x0080
#define GP_WB_ADCIF_BUFFER_B_MODE8BITS_LSB     7

#define GP_WB_ADCIF_BUFFER_B_UPDATE_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_BUFFER_B_UPDATE_MODE_LEN     1
#define GP_WB_ADCIF_BUFFER_B_UPDATE_MODE_MASK    0x0300
#define GP_WB_ADCIF_BUFFER_B_UPDATE_MODE_LSB     8

#define GP_WB_ADCIF_BUFFER_C_MODE8BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_BUFFER_C_MODE8BITS_LEN     1
#define GP_WB_ADCIF_BUFFER_C_MODE8BITS_MASK    0x0400
#define GP_WB_ADCIF_BUFFER_C_MODE8BITS_LSB     10

#define GP_WB_ADCIF_BUFFER_C_UPDATE_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1058)
#define GP_WB_ADCIF_BUFFER_C_UPDATE_MODE_LEN     1
#define GP_WB_ADCIF_BUFFER_C_UPDATE_MODE_MASK    0x1800
#define GP_WB_ADCIF_BUFFER_C_UPDATE_MODE_LSB     11

#define GP_WB_ADCIF_BUFFER_A_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105a)
#define GP_WB_ADCIF_BUFFER_A_PRESET_LEN     1
#define GP_WB_ADCIF_BUFFER_A_PRESET_MASK    0x01
#define GP_WB_ADCIF_BUFFER_A_PRESET_LSB     0

#define GP_WB_ADCIF_BUFFER_B_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105a)
#define GP_WB_ADCIF_BUFFER_B_PRESET_LEN     1
#define GP_WB_ADCIF_BUFFER_B_PRESET_MASK    0x02
#define GP_WB_ADCIF_BUFFER_B_PRESET_LSB     1

#define GP_WB_ADCIF_BUFFER_C_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105a)
#define GP_WB_ADCIF_BUFFER_C_PRESET_LEN     1
#define GP_WB_ADCIF_BUFFER_C_PRESET_MASK    0x04
#define GP_WB_ADCIF_BUFFER_C_PRESET_LSB     2

#define GP_WB_ADCIF_AWD_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105a)
#define GP_WB_ADCIF_AWD_PRESET_LEN     1
#define GP_WB_ADCIF_AWD_PRESET_MASK    0x08
#define GP_WB_ADCIF_AWD_PRESET_LSB     3

#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105a)
#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_LEN     1
#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_MASK    0x10
#define GP_WB_ADCIF_CLR_FIFO_SUBSAMPLE_CNT_LSB     4

#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_MASK    0x01
#define GP_WB_ADCIF_CLR_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_MASK    0x02
#define GP_WB_ADCIF_CLR_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_ADCIF_CLR_BUFFER_C_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_BUFFER_C_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_BUFFER_C_UPDATED_INTERRUPT_MASK    0x04
#define GP_WB_ADCIF_CLR_BUFFER_C_UPDATED_INTERRUPT_LSB     2

#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_ADCIF_CLR_FIFO_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_ADCIF_CLR_AWD_BELOW_MINIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_AWD_BELOW_MINIMUM_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_AWD_BELOW_MINIMUM_INTERRUPT_MASK    0x10
#define GP_WB_ADCIF_CLR_AWD_BELOW_MINIMUM_INTERRUPT_LSB     4

#define GP_WB_ADCIF_CLR_AWD_ABOVE_MAXIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_AWD_ABOVE_MAXIMUM_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_AWD_ABOVE_MAXIMUM_INTERRUPT_MASK    0x20
#define GP_WB_ADCIF_CLR_AWD_ABOVE_MAXIMUM_INTERRUPT_LSB     5

#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_MASK    0x40
#define GP_WB_ADCIF_CLR_CYCLE_DONE_INTERRUPT_LSB     6

#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105b)
#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_MASK    0x80
#define GP_WB_ADCIF_CLR_OVERVOLTAGE_INTERRUPT_LSB     7

#define GP_WB_ADCIF_FIFO_RESULT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105c)
#define GP_WB_ADCIF_FIFO_RESULT_0_LEN     1
#define GP_WB_ADCIF_FIFO_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_FIFO_RESULT_0_LSB     0

#define GP_WB_ADCIF_FIFO_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105c)
#define GP_WB_ADCIF_FIFO_RESULT_LEN     2
#define GP_WB_ADCIF_FIFO_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_FIFO_RESULT_LSB     0

#define GP_WB_ADCIF_BUFFER_A_RESULT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105e)
#define GP_WB_ADCIF_BUFFER_A_RESULT_0_LEN     1
#define GP_WB_ADCIF_BUFFER_A_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_BUFFER_A_RESULT_0_LSB     0

#define GP_WB_ADCIF_BUFFER_A_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x105e)
#define GP_WB_ADCIF_BUFFER_A_RESULT_LEN     2
#define GP_WB_ADCIF_BUFFER_A_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_BUFFER_A_RESULT_LSB     0

#define GP_WB_ADCIF_BUFFER_B_RESULT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1060)
#define GP_WB_ADCIF_BUFFER_B_RESULT_0_LEN     1
#define GP_WB_ADCIF_BUFFER_B_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_BUFFER_B_RESULT_0_LSB     0

#define GP_WB_ADCIF_BUFFER_B_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1060)
#define GP_WB_ADCIF_BUFFER_B_RESULT_LEN     2
#define GP_WB_ADCIF_BUFFER_B_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_BUFFER_B_RESULT_LSB     0

#define GP_WB_ADCIF_BUFFER_C_RESULT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1062)
#define GP_WB_ADCIF_BUFFER_C_RESULT_0_LEN     1
#define GP_WB_ADCIF_BUFFER_C_RESULT_0_MASK    0x00FF
#define GP_WB_ADCIF_BUFFER_C_RESULT_0_LSB     0

#define GP_WB_ADCIF_BUFFER_C_RESULT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1062)
#define GP_WB_ADCIF_BUFFER_C_RESULT_LEN     2
#define GP_WB_ADCIF_BUFFER_C_RESULT_MASK    0x03FF
#define GP_WB_ADCIF_BUFFER_C_RESULT_LSB     0

#define GP_WB_ADCIF_SMUX_CROSS_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1064)
#define GP_WB_ADCIF_SMUX_CROSS_INVERT_LEN     1
#define GP_WB_ADCIF_SMUX_CROSS_INVERT_MASK    0x01
#define GP_WB_ADCIF_SMUX_CROSS_INVERT_LSB     0

#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1064)
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_INVERT_LEN     1
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_INVERT_MASK    0x02
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_INVERT_LSB     1

#define GP_WB_ADCIF_EOC_COUNTER_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1065)
#define GP_WB_ADCIF_EOC_COUNTER_VALUE_LEN     1
#define GP_WB_ADCIF_EOC_COUNTER_VALUE_MASK    0x0F
#define GP_WB_ADCIF_EOC_COUNTER_VALUE_LSB     0

#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1065)
#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_LEN     1
#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_MASK    0x30
#define GP_WB_ADCIF_ACTIVE_SLOT_IDX_LSB     4

#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1065)
#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_LEN     1
#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_MASK    0x40
#define GP_WB_ADCIF_CONVERSION_CYCLE_BUSY_LSB     6

#define GP_WB_ADCIF_ADC_CLAMP_ACTIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1065)
#define GP_WB_ADCIF_ADC_CLAMP_ACTIVE_LEN     1
#define GP_WB_ADCIF_ADC_CLAMP_ACTIVE_MASK    0x80
#define GP_WB_ADCIF_ADC_CLAMP_ACTIVE_LSB     7

#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_MASK    0x0001
#define GP_WB_ADCIF_UNMASKED_BUFFER_A_UPDATED_INTERRUPT_LSB     0

#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_MASK    0x0002
#define GP_WB_ADCIF_UNMASKED_BUFFER_B_UPDATED_INTERRUPT_LSB     1

#define GP_WB_ADCIF_UNMASKED_BUFFER_C_UPDATED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_BUFFER_C_UPDATED_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_BUFFER_C_UPDATED_INTERRUPT_MASK    0x0004
#define GP_WB_ADCIF_UNMASKED_BUFFER_C_UPDATED_INTERRUPT_LSB     2

#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_MASK    0x0008
#define GP_WB_ADCIF_UNMASKED_FIFO_NOT_EMPTY_INTERRUPT_LSB     3

#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_MASK    0x0010
#define GP_WB_ADCIF_UNMASKED_FIFO_OVERRUN_INTERRUPT_LSB     4

#define GP_WB_ADCIF_UNMASKED_AWD_BELOW_MINIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_AWD_BELOW_MINIMUM_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_AWD_BELOW_MINIMUM_INTERRUPT_MASK    0x0020
#define GP_WB_ADCIF_UNMASKED_AWD_BELOW_MINIMUM_INTERRUPT_LSB     5

#define GP_WB_ADCIF_UNMASKED_AWD_ABOVE_MAXIMUM_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_AWD_ABOVE_MAXIMUM_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_AWD_ABOVE_MAXIMUM_INTERRUPT_MASK    0x0040
#define GP_WB_ADCIF_UNMASKED_AWD_ABOVE_MAXIMUM_INTERRUPT_LSB     6

#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_MASK    0x0080
#define GP_WB_ADCIF_UNMASKED_CYCLE_DONE_INTERRUPT_LSB     7

#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1066)
#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_LEN     1
#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_MASK    0x0100
#define GP_WB_ADCIF_UNMASKED_OVERVOLTAGE_INTERRUPT_LSB     8

#define GP_WB_ADCIF_ADC_LDO_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_LDO_REFBITS_LEN     1
#define GP_WB_ADCIF_ADC_LDO_REFBITS_MASK    0x00000000000F
#define GP_WB_ADCIF_ADC_LDO_REFBITS_LSB     0

#define GP_WB_ADCIF_ADC_VREF_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_VREF_REFBITS_LEN     1
#define GP_WB_ADCIF_ADC_VREF_REFBITS_MASK    0x0000000000F0
#define GP_WB_ADCIF_ADC_VREF_REFBITS_LSB     4

#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_RES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_RES_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_RES_MASK    0x000000000300
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_RES_LSB     8

#define GP_WB_ADCIF_ADC_SCALER_VCM_REFBITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_SCALER_VCM_REFBITS_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_VCM_REFBITS_MASK    0x000000000C00
#define GP_WB_ADCIF_ADC_SCALER_VCM_REFBITS_LSB     10

#define GP_WB_ADCIF_ADC_SPARE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_SPARE_LEN     1
#define GP_WB_ADCIF_ADC_SPARE_MASK    0x000000003000
#define GP_WB_ADCIF_ADC_SPARE_LSB     12

#define GP_WB_ADCIF_SMUX_RESLOAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_RESLOAD_LEN     1
#define GP_WB_ADCIF_SMUX_RESLOAD_MASK    0x00000000C000
#define GP_WB_ADCIF_SMUX_RESLOAD_LSB     14

#define GP_WB_ADCIF_ADC_CLK_MUX_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_CLK_MUX_PUP_LEN     1
#define GP_WB_ADCIF_ADC_CLK_MUX_PUP_MASK    0x000000010000
#define GP_WB_ADCIF_ADC_CLK_MUX_PUP_LSB     16

#define GP_WB_ADCIF_ADC_CLK_SELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_CLK_SELECT_LEN     1
#define GP_WB_ADCIF_ADC_CLK_SELECT_MASK    0x000000020000
#define GP_WB_ADCIF_ADC_CLK_SELECT_LSB     17

#define GP_WB_ADCIF_ADC_CLK_SPEED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_CLK_SPEED_LEN     1
#define GP_WB_ADCIF_ADC_CLK_SPEED_MASK    0x000000040000
#define GP_WB_ADCIF_ADC_CLK_SPEED_LSB     18

#define GP_WB_ADCIF_ADC_COMP_BIAS_BOOST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_COMP_BIAS_BOOST_LEN     1
#define GP_WB_ADCIF_ADC_COMP_BIAS_BOOST_MASK    0x000000080000
#define GP_WB_ADCIF_ADC_COMP_BIAS_BOOST_LSB     19

#define GP_WB_ADCIF_ADC_COMP_BIAS_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_COMP_BIAS_PUP_LEN     1
#define GP_WB_ADCIF_ADC_COMP_BIAS_PUP_MASK    0x000000100000
#define GP_WB_ADCIF_ADC_COMP_BIAS_PUP_LSB     20

#define GP_WB_ADCIF_ADC_LDO_BLEED_OFF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_LDO_BLEED_OFF_LEN     1
#define GP_WB_ADCIF_ADC_LDO_BLEED_OFF_MASK    0x000000200000
#define GP_WB_ADCIF_ADC_LDO_BLEED_OFF_LSB     21

#define GP_WB_ADCIF_ADC_LDO_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_LDO_PUP_LEN     1
#define GP_WB_ADCIF_ADC_LDO_PUP_MASK    0x000000400000
#define GP_WB_ADCIF_ADC_LDO_PUP_LSB     22

#define GP_WB_ADCIF_ADC_LDO_RESBYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_LDO_RESBYPASS_LEN     1
#define GP_WB_ADCIF_ADC_LDO_RESBYPASS_MASK    0x000000800000
#define GP_WB_ADCIF_ADC_LDO_RESBYPASS_LSB     23

#define GP_WB_ADCIF_ADC_OVP_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_OVP_PUP_LEN     1
#define GP_WB_ADCIF_ADC_OVP_PUP_MASK    0x000001000000
#define GP_WB_ADCIF_ADC_OVP_PUP_LSB     24

#define GP_WB_ADCIF_ADC_SCALER_BYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_SCALER_BYPASS_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_BYPASS_MASK    0x000002000000
#define GP_WB_ADCIF_ADC_SCALER_BYPASS_LSB     25

#define GP_WB_ADCIF_ADC_SCALER_FILTER_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_SCALER_FILTER_ENABLE_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_FILTER_ENABLE_MASK    0x000004000000
#define GP_WB_ADCIF_ADC_SCALER_FILTER_ENABLE_LSB     26

#define GP_WB_ADCIF_ADC_SCALER_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_SCALER_PUP_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_PUP_MASK    0x000008000000
#define GP_WB_ADCIF_ADC_SCALER_PUP_LSB     27

#define GP_WB_ADCIF_ADC_TEST_VREF_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_TEST_VREF_LEN     1
#define GP_WB_ADCIF_ADC_TEST_VREF_MASK    0x000010000000
#define GP_WB_ADCIF_ADC_TEST_VREF_LSB     28

#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_LEN     1
#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_MASK    0x000020000000
#define GP_WB_ADCIF_ADC_VCM_BUF_PUP_LSB     29

#define GP_WB_ADCIF_ADC_VREF_BUF_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_VREF_BUF_PUP_LEN     1
#define GP_WB_ADCIF_ADC_VREF_BUF_PUP_MASK    0x000040000000
#define GP_WB_ADCIF_ADC_VREF_BUF_PUP_LSB     30

#define GP_WB_ADCIF_ADC_VREF_RESBYPASS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_ADC_VREF_RESBYPASS_LEN     1
#define GP_WB_ADCIF_ADC_VREF_RESBYPASS_MASK    0x000080000000
#define GP_WB_ADCIF_ADC_VREF_RESBYPASS_LSB     31

#define GP_WB_ADCIF_SMUX_ADC_BUF_N_FULLSCALE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_FULLSCALE_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_FULLSCALE_MASK    0x000100000000
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_FULLSCALE_LSB     32

#define GP_WB_ADCIF_SMUX_ADC_BUF_N_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_PUP_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_PUP_MASK    0x000200000000
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_PUP_LSB     33

#define GP_WB_ADCIF_SMUX_ADC_BUF_P_FULLSCALE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_FULLSCALE_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_FULLSCALE_MASK    0x000400000000
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_FULLSCALE_LSB     34

#define GP_WB_ADCIF_SMUX_ADC_BUF_P_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_PUP_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_PUP_MASK    0x000800000000
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_PUP_LSB     35

#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_PUP_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_PUP_MASK    0x001000000000
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_PUP_LSB     36

#define GP_WB_ADCIF_SMUX_EXTERNAL_REFERENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_EXTERNAL_REFERENCE_LEN     1
#define GP_WB_ADCIF_SMUX_EXTERNAL_REFERENCE_MASK    0x002000000000
#define GP_WB_ADCIF_SMUX_EXTERNAL_REFERENCE_LSB     37

#define GP_WB_ADCIF_SMUX_RESLOAD_EN_N_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_RESLOAD_EN_N_LEN     1
#define GP_WB_ADCIF_SMUX_RESLOAD_EN_N_MASK    0x004000000000
#define GP_WB_ADCIF_SMUX_RESLOAD_EN_N_LSB     38

#define GP_WB_ADCIF_SMUX_RESLOAD_EN_P_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_RESLOAD_EN_P_LEN     1
#define GP_WB_ADCIF_SMUX_RESLOAD_EN_P_MASK    0x008000000000
#define GP_WB_ADCIF_SMUX_RESLOAD_EN_P_LSB     39

#define GP_WB_ADCIF_SMUX_SELFTEST_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_SELFTEST_MODE_LEN     1
#define GP_WB_ADCIF_SMUX_SELFTEST_MODE_MASK    0x010000000000
#define GP_WB_ADCIF_SMUX_SELFTEST_MODE_LSB     40

#define GP_WB_ADCIF_SMUX_TSENSOR_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_SMUX_TSENSOR_PUP_LEN     1
#define GP_WB_ADCIF_SMUX_TSENSOR_PUP_MASK    0x020000000000
#define GP_WB_ADCIF_SMUX_TSENSOR_PUP_LSB     41

#define GP_WB_ADCIF_XO_CLK_4M_PUP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1068)
#define GP_WB_ADCIF_XO_CLK_4M_PUP_LEN     1
#define GP_WB_ADCIF_XO_CLK_4M_PUP_MASK    0x040000000000
#define GP_WB_ADCIF_XO_CLK_4M_PUP_LSB     42

#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_MASK    0x000F
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_LSB     0

#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_MASK    0x0070
#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_LSB     4

#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_LEN     1
#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_MASK    0x0080
#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_LSB     7

#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_MASK    0x0100
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_LSB     8

#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_MASK    0x0200
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_LSB     9

#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_LEN     1
#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_MASK    0x0400
#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_LSB     10

#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_LEN     1
#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_MASK    0x0800
#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_LSB     11

#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_MASK    0x1000
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_LSB     12

#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_MASK    0x2000
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_LSB     13

#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_LEN     1
#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_MASK    0x4000
#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_LSB     14

#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x106e)
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_LEN     1
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_MASK    0x8000
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_LSB     15

#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_ENA_MASK    0x0001
#define GP_WB_ADCIF_ADC_DIFF_MODE_OVERRULE_ENA_LSB     0

#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_ENA_MASK    0x0002
#define GP_WB_ADCIF_ADC_SCALER_OVERRULE_ENA_LSB     1

#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_ENA_MASK    0x0004
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CC_PUP_OVERRULE_ENA_LSB     2

#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_ENA_MASK    0x0008
#define GP_WB_ADCIF_ADC_SCALER_BIAS_CGM_PUP_OVERRULE_ENA_LSB     3

#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_ENA_MASK    0x0010
#define GP_WB_ADCIF_ADC_START_CONV_OVERRULE_ENA_LSB     4

#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_ENA_MASK    0x0020
#define GP_WB_ADCIF_CLK_ADC_DIG_OVERRULE_ENA_LSB     5

#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_ENA_MASK    0x0040
#define GP_WB_ADCIF_SMUX_ADC_BUF_N_BYPASS_OVERRULE_ENA_LSB     6

#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_ENA_MASK    0x0080
#define GP_WB_ADCIF_SMUX_ADC_BUF_P_BYPASS_OVERRULE_ENA_LSB     7

#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_ENA_MASK    0x0100
#define GP_WB_ADCIF_SMUX_ADC_CHANNEL_SEL_OVERRULE_ENA_LSB     8

#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_ENA_MASK    0x0200
#define GP_WB_ADCIF_SMUX_CROSS_OVERRULE_ENA_LSB     9

#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1070)
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_ENA_LEN     1
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_ENA_MASK    0x0400
#define GP_WB_ADCIF_SMUX_TSENSOR_SWAP_INPUT_OVERRULE_ENA_LSB     10

/***************************
 * layout: ssp
 ***************************/
#define GP_WB_SSP_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1080) 
#define GP_WB_SSP_SIZE  0x001B
#define GP_WB_SSP_MAX_MEMBER_SIZE  3

#define GP_WB_SSP_A_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1080)
#define GP_WB_SSP_A_PTR_LEN     3
#define GP_WB_SSP_A_PTR_MASK    0x7FFFFF
#define GP_WB_SSP_A_PTR_LSB     0

#define GP_WB_SSP_A_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1083)
#define GP_WB_SSP_A_LEN_LEN     1
#define GP_WB_SSP_A_LEN_MASK    0xFF
#define GP_WB_SSP_A_LEN_LSB     0

#define GP_WB_SSP_MSG_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1084)
#define GP_WB_SSP_MSG_PTR_LEN     3
#define GP_WB_SSP_MSG_PTR_MASK    0x7FFFFF
#define GP_WB_SSP_MSG_PTR_LSB     0

#define GP_WB_SSP_MSG_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1087)
#define GP_WB_SSP_MSG_LEN_LEN     1
#define GP_WB_SSP_MSG_LEN_MASK    0xFF
#define GP_WB_SSP_MSG_LEN_LSB     0

#define GP_WB_SSP_MIC_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1088)
#define GP_WB_SSP_MIC_PTR_LEN     3
#define GP_WB_SSP_MIC_PTR_MASK    0x7FFFFF
#define GP_WB_SSP_MIC_PTR_LSB     0

#define GP_WB_SSP_KEY_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x108c)
#define GP_WB_SSP_KEY_PTR_LEN     3
#define GP_WB_SSP_KEY_PTR_MASK    0x7FFFFF
#define GP_WB_SSP_KEY_PTR_LSB     0

#define GP_WB_SSP_KEY_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x108f)
#define GP_WB_SSP_KEY_LEN_LEN     1
#define GP_WB_SSP_KEY_LEN_MASK    0x03
#define GP_WB_SSP_KEY_LEN_LSB     0

#define GP_WB_SSP_MIC_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x108f)
#define GP_WB_SSP_MIC_LEN_LEN     1
#define GP_WB_SSP_MIC_LEN_MASK    0x3C
#define GP_WB_SSP_MIC_LEN_LSB     2

#define GP_WB_SSP_MSG_OUT_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1090)
#define GP_WB_SSP_MSG_OUT_PTR_LEN     3
#define GP_WB_SSP_MSG_OUT_PTR_MASK    0x7FFFFF
#define GP_WB_SSP_MSG_OUT_PTR_LSB     0

#define GP_WB_SSP_NONCE_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1094)
#define GP_WB_SSP_NONCE_PTR_LEN     3
#define GP_WB_SSP_NONCE_PTR_MASK    0x7FFFFF
#define GP_WB_SSP_NONCE_PTR_LSB     0

#define GP_WB_SSP_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1097)
#define GP_WB_SSP_MODE_LEN     1
#define GP_WB_SSP_MODE_MASK    0x03
#define GP_WB_SSP_MODE_LSB     0

#define GP_WB_SSP_USE_SKEY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1097)
#define GP_WB_SSP_USE_SKEY_LEN     1
#define GP_WB_SSP_USE_SKEY_MASK    0x04
#define GP_WB_SSP_USE_SKEY_LSB     2

#define GP_WB_SSP_AES_MMO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1097)
#define GP_WB_SSP_AES_MMO_LEN     1
#define GP_WB_SSP_AES_MMO_MASK    0x08
#define GP_WB_SSP_AES_MMO_LSB     3

#define GP_WB_SSP_CUSTOM_AES_MODE_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1098)
#define GP_WB_SSP_CUSTOM_AES_MODE_ENABLE_LEN     1
#define GP_WB_SSP_CUSTOM_AES_MODE_ENABLE_MASK    0x01
#define GP_WB_SSP_CUSTOM_AES_MODE_ENABLE_LSB     0

#define GP_WB_SSP_CUSTOM_AES_ROUNDS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1098)
#define GP_WB_SSP_CUSTOM_AES_ROUNDS_LEN     1
#define GP_WB_SSP_CUSTOM_AES_ROUNDS_MASK    0x1E
#define GP_WB_SSP_CUSTOM_AES_ROUNDS_LSB     1

#define GP_WB_SSP_START_ENCRYPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1099)
#define GP_WB_SSP_START_ENCRYPT_LEN     1
#define GP_WB_SSP_START_ENCRYPT_MASK    0x01
#define GP_WB_SSP_START_ENCRYPT_LSB     0

#define GP_WB_SSP_CLR_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1099)
#define GP_WB_SSP_CLR_DONE_INTERRUPT_LEN     1
#define GP_WB_SSP_CLR_DONE_INTERRUPT_MASK    0x02
#define GP_WB_SSP_CLR_DONE_INTERRUPT_LSB     1

#define GP_WB_SSP_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x109a)
#define GP_WB_SSP_BUSY_LEN     1
#define GP_WB_SSP_BUSY_MASK    0x01
#define GP_WB_SSP_BUSY_LSB     0

#define GP_WB_SSP_MEM_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x109a)
#define GP_WB_SSP_MEM_ERR_LEN     1
#define GP_WB_SSP_MEM_ERR_MASK    0x02
#define GP_WB_SSP_MEM_ERR_LSB     1

#define GP_WB_SSP_UNMASKED_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x109a)
#define GP_WB_SSP_UNMASKED_DONE_INTERRUPT_LEN     1
#define GP_WB_SSP_UNMASKED_DONE_INTERRUPT_MASK    0x04
#define GP_WB_SSP_UNMASKED_DONE_INTERRUPT_LSB     2

/***************************
 * layout: uart_0
 ***************************/
#define GP_WB_UART_0_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10A0) 
#define GP_WB_UART_0_SIZE  0x000A
#define GP_WB_UART_0_MAX_MEMBER_SIZE  2

#define GP_WB_UART_0_TX_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a0)
#define GP_WB_UART_0_TX_DATA_0_LEN     1
#define GP_WB_UART_0_TX_DATA_0_MASK    0xFF
#define GP_WB_UART_0_TX_DATA_0_LSB     0

#define GP_WB_UART_0_TX_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a1)
#define GP_WB_UART_0_TX_DATA_1_LEN     1
#define GP_WB_UART_0_TX_DATA_1_MASK    0x01
#define GP_WB_UART_0_TX_DATA_1_LSB     0

#define GP_WB_UART_0_RX_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a2)
#define GP_WB_UART_0_RX_DATA_0_LEN     1
#define GP_WB_UART_0_RX_DATA_0_MASK    0xFF
#define GP_WB_UART_0_RX_DATA_0_LSB     0

#define GP_WB_UART_0_RX_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a3)
#define GP_WB_UART_0_RX_DATA_1_LEN     1
#define GP_WB_UART_0_RX_DATA_1_MASK    0x01
#define GP_WB_UART_0_RX_DATA_1_LSB     0

#define GP_WB_UART_0_BAUD_RATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a4)
#define GP_WB_UART_0_BAUD_RATE_LEN     2
#define GP_WB_UART_0_BAUD_RATE_MASK    0x0FFF
#define GP_WB_UART_0_BAUD_RATE_LSB     0

#define GP_WB_UART_0_DATA_BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a6)
#define GP_WB_UART_0_DATA_BITS_LEN     1
#define GP_WB_UART_0_DATA_BITS_MASK    0x000F
#define GP_WB_UART_0_DATA_BITS_LSB     0

#define GP_WB_UART_0_PARITY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a6)
#define GP_WB_UART_0_PARITY_LEN     1
#define GP_WB_UART_0_PARITY_MASK    0x0030
#define GP_WB_UART_0_PARITY_LSB     4

#define GP_WB_UART_0_STOP_BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a6)
#define GP_WB_UART_0_STOP_BITS_LEN     1
#define GP_WB_UART_0_STOP_BITS_MASK    0x0040
#define GP_WB_UART_0_STOP_BITS_LSB     6

#define GP_WB_UART_0_USE_SYNC_BIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a6)
#define GP_WB_UART_0_USE_SYNC_BIT_LEN     1
#define GP_WB_UART_0_USE_SYNC_BIT_MASK    0x0080
#define GP_WB_UART_0_USE_SYNC_BIT_LSB     7

#define GP_WB_UART_0_RX_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a6)
#define GP_WB_UART_0_RX_ENABLE_LEN     1
#define GP_WB_UART_0_RX_ENABLE_MASK    0x0100
#define GP_WB_UART_0_RX_ENABLE_LSB     8

#define GP_WB_UART_0_BIT_REVERSE_REPLY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a6)
#define GP_WB_UART_0_BIT_REVERSE_REPLY_LEN     1
#define GP_WB_UART_0_BIT_REVERSE_REPLY_MASK    0x0200
#define GP_WB_UART_0_BIT_REVERSE_REPLY_LSB     9

#define GP_WB_UART_0_UNMASKED_TX_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_UNMASKED_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_UART_0_UNMASKED_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_UART_0_UNMASKED_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_UART_0_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_UART_0_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_UART_0_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_UART_0_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_UART_0_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_UART_0_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_UART_0_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_0_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_UART_0_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_UART_0_UNMASKED_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_0_UNMASKED_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_UART_0_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_UART_0_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_0_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_UART_0_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_UART_0_RX_NOT_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a8)
#define GP_WB_UART_0_RX_NOT_BUSY_LEN     1
#define GP_WB_UART_0_RX_NOT_BUSY_MASK    0x40
#define GP_WB_UART_0_RX_NOT_BUSY_LSB     6

#define GP_WB_UART_0_CLR_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a9)
#define GP_WB_UART_0_CLR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_0_CLR_RX_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_UART_0_CLR_RX_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_UART_0_CLR_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a9)
#define GP_WB_UART_0_CLR_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_0_CLR_RX_PARITY_ERROR_INTERRUPT_MASK    0x02
#define GP_WB_UART_0_CLR_RX_PARITY_ERROR_INTERRUPT_LSB     1

#define GP_WB_UART_0_CLR_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10a9)
#define GP_WB_UART_0_CLR_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_0_CLR_RX_FRAMING_ERROR_INTERRUPT_MASK    0x04
#define GP_WB_UART_0_CLR_RX_FRAMING_ERROR_INTERRUPT_LSB     2

/***************************
 * layout: uart_1
 ***************************/
#define GP_WB_UART_1_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10B0) 
#define GP_WB_UART_1_SIZE  0x000A
#define GP_WB_UART_1_MAX_MEMBER_SIZE  2

#define GP_WB_UART_1_TX_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b0)
#define GP_WB_UART_1_TX_DATA_0_LEN     1
#define GP_WB_UART_1_TX_DATA_0_MASK    0xFF
#define GP_WB_UART_1_TX_DATA_0_LSB     0

#define GP_WB_UART_1_TX_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b1)
#define GP_WB_UART_1_TX_DATA_1_LEN     1
#define GP_WB_UART_1_TX_DATA_1_MASK    0x01
#define GP_WB_UART_1_TX_DATA_1_LSB     0

#define GP_WB_UART_1_RX_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b2)
#define GP_WB_UART_1_RX_DATA_0_LEN     1
#define GP_WB_UART_1_RX_DATA_0_MASK    0xFF
#define GP_WB_UART_1_RX_DATA_0_LSB     0

#define GP_WB_UART_1_RX_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b3)
#define GP_WB_UART_1_RX_DATA_1_LEN     1
#define GP_WB_UART_1_RX_DATA_1_MASK    0x01
#define GP_WB_UART_1_RX_DATA_1_LSB     0

#define GP_WB_UART_1_BAUD_RATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b4)
#define GP_WB_UART_1_BAUD_RATE_LEN     2
#define GP_WB_UART_1_BAUD_RATE_MASK    0x0FFF
#define GP_WB_UART_1_BAUD_RATE_LSB     0

#define GP_WB_UART_1_DATA_BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b6)
#define GP_WB_UART_1_DATA_BITS_LEN     1
#define GP_WB_UART_1_DATA_BITS_MASK    0x000F
#define GP_WB_UART_1_DATA_BITS_LSB     0

#define GP_WB_UART_1_PARITY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b6)
#define GP_WB_UART_1_PARITY_LEN     1
#define GP_WB_UART_1_PARITY_MASK    0x0030
#define GP_WB_UART_1_PARITY_LSB     4

#define GP_WB_UART_1_STOP_BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b6)
#define GP_WB_UART_1_STOP_BITS_LEN     1
#define GP_WB_UART_1_STOP_BITS_MASK    0x0040
#define GP_WB_UART_1_STOP_BITS_LSB     6

#define GP_WB_UART_1_USE_SYNC_BIT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b6)
#define GP_WB_UART_1_USE_SYNC_BIT_LEN     1
#define GP_WB_UART_1_USE_SYNC_BIT_MASK    0x0080
#define GP_WB_UART_1_USE_SYNC_BIT_LSB     7

#define GP_WB_UART_1_RX_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b6)
#define GP_WB_UART_1_RX_ENABLE_LEN     1
#define GP_WB_UART_1_RX_ENABLE_MASK    0x0100
#define GP_WB_UART_1_RX_ENABLE_LSB     8

#define GP_WB_UART_1_BIT_REVERSE_REPLY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b6)
#define GP_WB_UART_1_BIT_REVERSE_REPLY_LEN     1
#define GP_WB_UART_1_BIT_REVERSE_REPLY_MASK    0x0200
#define GP_WB_UART_1_BIT_REVERSE_REPLY_LSB     9

#define GP_WB_UART_1_UNMASKED_TX_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_UNMASKED_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_UART_1_UNMASKED_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_UART_1_UNMASKED_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_UART_1_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_UART_1_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_UART_1_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_UART_1_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_UART_1_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_UART_1_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_UART_1_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_1_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_UART_1_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_UART_1_UNMASKED_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_1_UNMASKED_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_UART_1_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_UART_1_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_1_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_UART_1_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_UART_1_RX_NOT_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b8)
#define GP_WB_UART_1_RX_NOT_BUSY_LEN     1
#define GP_WB_UART_1_RX_NOT_BUSY_MASK    0x40
#define GP_WB_UART_1_RX_NOT_BUSY_LSB     6

#define GP_WB_UART_1_CLR_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b9)
#define GP_WB_UART_1_CLR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_1_CLR_RX_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_UART_1_CLR_RX_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_UART_1_CLR_RX_PARITY_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b9)
#define GP_WB_UART_1_CLR_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_1_CLR_RX_PARITY_ERROR_INTERRUPT_MASK    0x02
#define GP_WB_UART_1_CLR_RX_PARITY_ERROR_INTERRUPT_LSB     1

#define GP_WB_UART_1_CLR_RX_FRAMING_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10b9)
#define GP_WB_UART_1_CLR_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_1_CLR_RX_FRAMING_ERROR_INTERRUPT_MASK    0x04
#define GP_WB_UART_1_CLR_RX_FRAMING_ERROR_INTERRUPT_LSB     2

/***************************
 * layout: spi_m
 ***************************/
#define GP_WB_SPI_M_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10D0) 
#define GP_WB_SPI_M_SIZE  0x0008
#define GP_WB_SPI_M_MAX_MEMBER_SIZE  2

#define GP_WB_SPI_M_TX_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d0)
#define GP_WB_SPI_M_TX_DATA_0_LEN     1
#define GP_WB_SPI_M_TX_DATA_0_MASK    0xFF
#define GP_WB_SPI_M_TX_DATA_0_LSB     0

#define GP_WB_SPI_M_TX_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d1)
#define GP_WB_SPI_M_TX_DATA_1_LEN     1
#define GP_WB_SPI_M_TX_DATA_1_MASK    0xFF
#define GP_WB_SPI_M_TX_DATA_1_LSB     0

#define GP_WB_SPI_M_RX_DATA_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d2)
#define GP_WB_SPI_M_RX_DATA_0_LEN     1
#define GP_WB_SPI_M_RX_DATA_0_MASK    0xFF
#define GP_WB_SPI_M_RX_DATA_0_LSB     0

#define GP_WB_SPI_M_RX_DATA_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d3)
#define GP_WB_SPI_M_RX_DATA_1_LEN     1
#define GP_WB_SPI_M_RX_DATA_1_MASK    0xFF
#define GP_WB_SPI_M_RX_DATA_1_LSB     0

#define GP_WB_SPI_M_DATA_BITS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d4)
#define GP_WB_SPI_M_DATA_BITS_LEN     1
#define GP_WB_SPI_M_DATA_BITS_MASK    0x000F
#define GP_WB_SPI_M_DATA_BITS_LSB     0

#define GP_WB_SPI_M_SCLK_FREQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d4)
#define GP_WB_SPI_M_SCLK_FREQ_LEN     1
#define GP_WB_SPI_M_SCLK_FREQ_MASK    0x0070
#define GP_WB_SPI_M_SCLK_FREQ_LSB     4

#define GP_WB_SPI_M_LSB_FIRST_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d4)
#define GP_WB_SPI_M_LSB_FIRST_LEN     1
#define GP_WB_SPI_M_LSB_FIRST_MASK    0x0080
#define GP_WB_SPI_M_LSB_FIRST_LSB     7

#define GP_WB_SPI_M_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d4)
#define GP_WB_SPI_M_MODE_LEN     1
#define GP_WB_SPI_M_MODE_MASK    0x0300
#define GP_WB_SPI_M_MODE_LSB     8

#define GP_WB_SPI_M_FREE_RUNNING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d4)
#define GP_WB_SPI_M_FREE_RUNNING_LEN     1
#define GP_WB_SPI_M_FREE_RUNNING_MASK    0x0400
#define GP_WB_SPI_M_FREE_RUNNING_LSB     10

#define GP_WB_SPI_M_STALL_ON_RX_FULL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d4)
#define GP_WB_SPI_M_STALL_ON_RX_FULL_LEN     1
#define GP_WB_SPI_M_STALL_ON_RX_FULL_MASK    0x0800
#define GP_WB_SPI_M_STALL_ON_RX_FULL_LSB     11

#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d6)
#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_SPI_M_UNMASKED_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d6)
#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_SPI_M_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d6)
#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_SPI_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d6)
#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_SPI_M_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_SPI_M_CLR_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10d7)
#define GP_WB_SPI_M_CLR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_M_CLR_RX_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_SPI_M_CLR_RX_OVERRUN_INTERRUPT_LSB     0

/***************************
 * layout: keypad
 ***************************/
#define GP_WB_KEYPAD_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10E0) 
#define GP_WB_KEYPAD_SIZE  0x0017
#define GP_WB_KEYPAD_MAX_MEMBER_SIZE  1

#define GP_WB_KEYPAD_KEYPAD_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e0)
#define GP_WB_KEYPAD_KEYPAD_ENABLE_LEN     1
#define GP_WB_KEYPAD_KEYPAD_ENABLE_MASK    0x01
#define GP_WB_KEYPAD_KEYPAD_ENABLE_LSB     0

#define GP_WB_KEYPAD_SENSITIVE_DURING_ACTIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e0)
#define GP_WB_KEYPAD_SENSITIVE_DURING_ACTIVE_LEN     1
#define GP_WB_KEYPAD_SENSITIVE_DURING_ACTIVE_MASK    0x02
#define GP_WB_KEYPAD_SENSITIVE_DURING_ACTIVE_LSB     1

#define GP_WB_KEYPAD_PROLONGED_ROW_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e0)
#define GP_WB_KEYPAD_PROLONGED_ROW_DRIVE_LEN     1
#define GP_WB_KEYPAD_PROLONGED_ROW_DRIVE_MASK    0x04
#define GP_WB_KEYPAD_PROLONGED_ROW_DRIVE_LSB     2

#define GP_WB_KEYPAD_SSO_SPREAD_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e0)
#define GP_WB_KEYPAD_SSO_SPREAD_ENABLE_LEN     1
#define GP_WB_KEYPAD_SSO_SPREAD_ENABLE_MASK    0x08
#define GP_WB_KEYPAD_SSO_SPREAD_ENABLE_LSB     3

#define GP_WB_KEYPAD_ENABLE_CLK_KEYPAD_BY_UC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e0)
#define GP_WB_KEYPAD_ENABLE_CLK_KEYPAD_BY_UC_LEN     1
#define GP_WB_KEYPAD_ENABLE_CLK_KEYPAD_BY_UC_MASK    0x10
#define GP_WB_KEYPAD_ENABLE_CLK_KEYPAD_BY_UC_LSB     4

#define GP_WB_KEYPAD_ACTIVE_COLUMNS_CHARGE_PERIOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e1)
#define GP_WB_KEYPAD_ACTIVE_COLUMNS_CHARGE_PERIOD_LEN     1
#define GP_WB_KEYPAD_ACTIVE_COLUMNS_CHARGE_PERIOD_MASK    0xFF
#define GP_WB_KEYPAD_ACTIVE_COLUMNS_CHARGE_PERIOD_LSB     0

#define GP_WB_KEYPAD_PASSIVE_COLUMNS_CHARGE_PERIOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e2)
#define GP_WB_KEYPAD_PASSIVE_COLUMNS_CHARGE_PERIOD_LEN     1
#define GP_WB_KEYPAD_PASSIVE_COLUMNS_CHARGE_PERIOD_MASK    0xFF
#define GP_WB_KEYPAD_PASSIVE_COLUMNS_CHARGE_PERIOD_LSB     0

#define GP_WB_KEYPAD_ROW_DRIVE_PERIOD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e3)
#define GP_WB_KEYPAD_ROW_DRIVE_PERIOD_LEN     1
#define GP_WB_KEYPAD_ROW_DRIVE_PERIOD_MASK    0xFF
#define GP_WB_KEYPAD_ROW_DRIVE_PERIOD_LSB     0

#define GP_WB_KEYPAD_KEYPAD_SCAN_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e4)
#define GP_WB_KEYPAD_KEYPAD_SCAN_BUSY_LEN     1
#define GP_WB_KEYPAD_KEYPAD_SCAN_BUSY_MASK    0x01
#define GP_WB_KEYPAD_KEYPAD_SCAN_BUSY_LSB     0

#define GP_WB_KEYPAD_KEYPAD_SCAN_STATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e4)
#define GP_WB_KEYPAD_KEYPAD_SCAN_STATE_LEN     1
#define GP_WB_KEYPAD_KEYPAD_SCAN_STATE_MASK    0x0E
#define GP_WB_KEYPAD_KEYPAD_SCAN_STATE_LSB     1

#define GP_WB_KEYPAD_KEYPAD_SCAN_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e4)
#define GP_WB_KEYPAD_KEYPAD_SCAN_COUNTER_LEN     1
#define GP_WB_KEYPAD_KEYPAD_SCAN_COUNTER_MASK    0x70
#define GP_WB_KEYPAD_KEYPAD_SCAN_COUNTER_LSB     4

#define GP_WB_KEYPAD_RESULTS_UPDATED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e5)
#define GP_WB_KEYPAD_RESULTS_UPDATED_LEN     1
#define GP_WB_KEYPAD_RESULTS_UPDATED_MASK    0x01
#define GP_WB_KEYPAD_RESULTS_UPDATED_LSB     0

#define GP_WB_KEYPAD_RESULTS_CHANGED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e5)
#define GP_WB_KEYPAD_RESULTS_CHANGED_LEN     1
#define GP_WB_KEYPAD_RESULTS_CHANGED_MASK    0x02
#define GP_WB_KEYPAD_RESULTS_CHANGED_LSB     1

#define GP_WB_KEYPAD_RESULTS_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e5)
#define GP_WB_KEYPAD_RESULTS_VALID_LEN     1
#define GP_WB_KEYPAD_RESULTS_VALID_MASK    0x04
#define GP_WB_KEYPAD_RESULTS_VALID_LSB     2

#define GP_WB_KEYPAD_KEYPAD_SCANS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e6)
#define GP_WB_KEYPAD_KEYPAD_SCANS_LEN     1
#define GP_WB_KEYPAD_KEYPAD_SCANS_MASK    0xFF
#define GP_WB_KEYPAD_KEYPAD_SCANS_LSB     0

#define GP_WB_KEYPAD_KEYPAD_SENSES_ACTIVE_CHARGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e7)
#define GP_WB_KEYPAD_KEYPAD_SENSES_ACTIVE_CHARGE_LEN     1
#define GP_WB_KEYPAD_KEYPAD_SENSES_ACTIVE_CHARGE_MASK    0xFF
#define GP_WB_KEYPAD_KEYPAD_SENSES_ACTIVE_CHARGE_LSB     0

#define GP_WB_KEYPAD_KEYPAD_SENSES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e8)
#define GP_WB_KEYPAD_KEYPAD_SENSES_LEN     1
#define GP_WB_KEYPAD_KEYPAD_SENSES_MASK    0xFF
#define GP_WB_KEYPAD_KEYPAD_SENSES_LSB     0

#define GP_WB_KEYPAD_CLEAR_RESULTS_UPDATED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e9)
#define GP_WB_KEYPAD_CLEAR_RESULTS_UPDATED_LEN     1
#define GP_WB_KEYPAD_CLEAR_RESULTS_UPDATED_MASK    0x01
#define GP_WB_KEYPAD_CLEAR_RESULTS_UPDATED_LSB     0

#define GP_WB_KEYPAD_CLEAR_RESULTS_CHANGED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e9)
#define GP_WB_KEYPAD_CLEAR_RESULTS_CHANGED_LEN     1
#define GP_WB_KEYPAD_CLEAR_RESULTS_CHANGED_MASK    0x02
#define GP_WB_KEYPAD_CLEAR_RESULTS_CHANGED_LSB     1

#define GP_WB_KEYPAD_CLEAR_RESULTS_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10e9)
#define GP_WB_KEYPAD_CLEAR_RESULTS_VALID_LEN     1
#define GP_WB_KEYPAD_CLEAR_RESULTS_VALID_MASK    0x04
#define GP_WB_KEYPAD_CLEAR_RESULTS_VALID_LSB     2

#define GP_WB_KEYPAD_RESULTS_STABLE_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10ea)
#define GP_WB_KEYPAD_RESULTS_STABLE_COUNTER_LEN     1
#define GP_WB_KEYPAD_RESULTS_STABLE_COUNTER_MASK    0xFF
#define GP_WB_KEYPAD_RESULTS_STABLE_COUNTER_LSB     0

#define GP_WB_KEYPAD_NUMBER_OF_KEYS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10eb)
#define GP_WB_KEYPAD_NUMBER_OF_KEYS_LEN     1
#define GP_WB_KEYPAD_NUMBER_OF_KEYS_MASK    0x03
#define GP_WB_KEYPAD_NUMBER_OF_KEYS_LSB     0

#define GP_WB_KEYPAD_SINGLE_KEY_SCAN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10eb)
#define GP_WB_KEYPAD_SINGLE_KEY_SCAN_LEN     1
#define GP_WB_KEYPAD_SINGLE_KEY_SCAN_MASK    0x1C
#define GP_WB_KEYPAD_SINGLE_KEY_SCAN_LSB     2

#define GP_WB_KEYPAD_SINGLE_KEY_SENSE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10eb)
#define GP_WB_KEYPAD_SINGLE_KEY_SENSE_LEN     1
#define GP_WB_KEYPAD_SINGLE_KEY_SENSE_MASK    0xE0
#define GP_WB_KEYPAD_SINGLE_KEY_SENSE_LSB     5

#define GP_WB_KEYPAD_KEY_VECTOR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10ec)
#define GP_WB_KEYPAD_KEY_VECTOR_0_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_0_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_0_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10ed)
#define GP_WB_KEYPAD_KEY_VECTOR_1_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_1_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_1_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10ee)
#define GP_WB_KEYPAD_KEY_VECTOR_2_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_2_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_2_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10ef)
#define GP_WB_KEYPAD_KEY_VECTOR_3_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_3_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_3_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f0)
#define GP_WB_KEYPAD_KEY_VECTOR_4_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_4_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_4_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f1)
#define GP_WB_KEYPAD_KEY_VECTOR_5_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_5_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_5_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f2)
#define GP_WB_KEYPAD_KEY_VECTOR_6_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_6_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_6_LSB     0

#define GP_WB_KEYPAD_KEY_VECTOR_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f3)
#define GP_WB_KEYPAD_KEY_VECTOR_7_LEN     1
#define GP_WB_KEYPAD_KEY_VECTOR_7_MASK    0xFF
#define GP_WB_KEYPAD_KEY_VECTOR_7_LSB     0

#define GP_WB_KEYPAD_UNMASKED_SCAN_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f4)
#define GP_WB_KEYPAD_UNMASKED_SCAN_DONE_INTERRUPT_LEN     1
#define GP_WB_KEYPAD_UNMASKED_SCAN_DONE_INTERRUPT_MASK    0x01
#define GP_WB_KEYPAD_UNMASKED_SCAN_DONE_INTERRUPT_LSB     0

#define GP_WB_KEYPAD_CLR_SCAN_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f5)
#define GP_WB_KEYPAD_CLR_SCAN_DONE_INTERRUPT_LEN     1
#define GP_WB_KEYPAD_CLR_SCAN_DONE_INTERRUPT_MASK    0x01
#define GP_WB_KEYPAD_CLR_SCAN_DONE_INTERRUPT_LSB     0

#define GP_WB_KEYPAD_RETENTION_UNMASKED_SCAN_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f6)
#define GP_WB_KEYPAD_RETENTION_UNMASKED_SCAN_DONE_INTERRUPT_LEN     1
#define GP_WB_KEYPAD_RETENTION_UNMASKED_SCAN_DONE_INTERRUPT_MASK    0x01
#define GP_WB_KEYPAD_RETENTION_UNMASKED_SCAN_DONE_INTERRUPT_LSB     0

#define GP_WB_KEYPAD_RETENTION_RESULTS_UPDATED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f6)
#define GP_WB_KEYPAD_RETENTION_RESULTS_UPDATED_LEN     1
#define GP_WB_KEYPAD_RETENTION_RESULTS_UPDATED_MASK    0x02
#define GP_WB_KEYPAD_RETENTION_RESULTS_UPDATED_LSB     1

#define GP_WB_KEYPAD_RETENTION_RESULTS_CHANGED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f6)
#define GP_WB_KEYPAD_RETENTION_RESULTS_CHANGED_LEN     1
#define GP_WB_KEYPAD_RETENTION_RESULTS_CHANGED_MASK    0x04
#define GP_WB_KEYPAD_RETENTION_RESULTS_CHANGED_LSB     2

#define GP_WB_KEYPAD_RETENTION_RESULTS_VALID_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x10f6)
#define GP_WB_KEYPAD_RETENTION_RESULTS_VALID_LEN     1
#define GP_WB_KEYPAD_RETENTION_RESULTS_VALID_MASK    0x08
#define GP_WB_KEYPAD_RETENTION_RESULTS_VALID_LSB     3

/***************************
 * layout: ir
 ***************************/
#define GP_WB_IR_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1100) 
#define GP_WB_IR_SIZE  0x0014
#define GP_WB_IR_MAX_MEMBER_SIZE  2

#define GP_WB_IR_PRESCALE_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1100)
#define GP_WB_IR_PRESCALE_DIV_LEN     1
#define GP_WB_IR_PRESCALE_DIV_MASK    0x07
#define GP_WB_IR_PRESCALE_DIV_LSB     0

#define GP_WB_IR_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1101)
#define GP_WB_IR_THRESHOLD_LEN     1
#define GP_WB_IR_THRESHOLD_MASK    0xFF
#define GP_WB_IR_THRESHOLD_LSB     0

#define GP_WB_IR_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1102)
#define GP_WB_IR_WRAP_LEN     1
#define GP_WB_IR_WRAP_MASK    0xFF
#define GP_WB_IR_WRAP_LSB     0

#define GP_WB_IR_ALT_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1103)
#define GP_WB_IR_ALT_THRESHOLD_LEN     1
#define GP_WB_IR_ALT_THRESHOLD_MASK    0xFF
#define GP_WB_IR_ALT_THRESHOLD_LSB     0

#define GP_WB_IR_ALT_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1104)
#define GP_WB_IR_ALT_WRAP_LEN     1
#define GP_WB_IR_ALT_WRAP_MASK    0xFF
#define GP_WB_IR_ALT_WRAP_LSB     0

#define GP_WB_IR_CARRIER_TU_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1105)
#define GP_WB_IR_CARRIER_TU_LEN     1
#define GP_WB_IR_CARRIER_TU_MASK    0xFF
#define GP_WB_IR_CARRIER_TU_LSB     0

#define GP_WB_IR_TIMER_TU_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1106)
#define GP_WB_IR_TIMER_TU_LEN     1
#define GP_WB_IR_TIMER_TU_MASK    0x03
#define GP_WB_IR_TIMER_TU_LSB     0

#define GP_WB_IR_MODULATION_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1107)
#define GP_WB_IR_MODULATION_MODE_LEN     1
#define GP_WB_IR_MODULATION_MODE_MASK    0x07
#define GP_WB_IR_MODULATION_MODE_LSB     0

#define GP_WB_IR_ALIGN_ON_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1107)
#define GP_WB_IR_ALIGN_ON_START_LEN     1
#define GP_WB_IR_ALIGN_ON_START_MASK    0x08
#define GP_WB_IR_ALIGN_ON_START_LSB     3

#define GP_WB_IR_MODULATION_LATCH_ON_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1107)
#define GP_WB_IR_MODULATION_LATCH_ON_START_LEN     1
#define GP_WB_IR_MODULATION_LATCH_ON_START_MASK    0x10
#define GP_WB_IR_MODULATION_LATCH_ON_START_LSB     4

#define GP_WB_IR_MODULATION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1107)
#define GP_WB_IR_MODULATION_LEN     1
#define GP_WB_IR_MODULATION_MASK    0x20
#define GP_WB_IR_MODULATION_LSB     5

#define GP_WB_IR_REPEAT_SEQUENCE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1107)
#define GP_WB_IR_REPEAT_SEQUENCE_LEN     1
#define GP_WB_IR_REPEAT_SEQUENCE_MASK    0x40
#define GP_WB_IR_REPEAT_SEQUENCE_LSB     6

#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1108)
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_LEN     1
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_MASK    0x01
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_START_LSB     0

#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1108)
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_LEN     1
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_MASK    0x02
#define GP_WB_IR_LATCH_RAM_SEQUENCE_START_PTR_AND_LEN_ON_REPEAT_LSB     1

#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1108)
#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_LEN     1
#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_MASK    0x04
#define GP_WB_IR_TOGGLE_ALT_CARRIER_CONFIG_ON_INDEX_MATCH_LSB     2

#define GP_WB_IR_SENSITIVE_FOR_ES_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1108)
#define GP_WB_IR_SENSITIVE_FOR_ES_START_LEN     1
#define GP_WB_IR_SENSITIVE_FOR_ES_START_MASK    0x08
#define GP_WB_IR_SENSITIVE_FOR_ES_START_LSB     3

#define GP_WB_IR_RAM_SEQUENCE_START_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110a)
#define GP_WB_IR_RAM_SEQUENCE_START_PTR_LEN     2
#define GP_WB_IR_RAM_SEQUENCE_START_PTR_MASK    0xFFFF
#define GP_WB_IR_RAM_SEQUENCE_START_PTR_LSB     0

#define GP_WB_IR_RAM_SEQUENCE_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110c)
#define GP_WB_IR_RAM_SEQUENCE_LEN_LEN     1
#define GP_WB_IR_RAM_SEQUENCE_LEN_MASK    0xFF
#define GP_WB_IR_RAM_SEQUENCE_LEN_LSB     0

#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110d)
#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_LEN     1
#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_MASK    0xFF
#define GP_WB_IR_RAM_SEQUENCE_MATCH_INDEX_LSB     0

#define GP_WB_IR_START_RAM_SEQUENCER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110e)
#define GP_WB_IR_START_RAM_SEQUENCER_LEN     1
#define GP_WB_IR_START_RAM_SEQUENCER_MASK    0x01
#define GP_WB_IR_START_RAM_SEQUENCER_LSB     0

#define GP_WB_IR_ALT_CARRIER_SET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110e)
#define GP_WB_IR_ALT_CARRIER_SET_LEN     1
#define GP_WB_IR_ALT_CARRIER_SET_MASK    0x02
#define GP_WB_IR_ALT_CARRIER_SET_LSB     1

#define GP_WB_IR_ALT_CARRIER_UNSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110e)
#define GP_WB_IR_ALT_CARRIER_UNSET_LEN     1
#define GP_WB_IR_ALT_CARRIER_UNSET_MASK    0x04
#define GP_WB_IR_ALT_CARRIER_UNSET_LSB     2

#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110f)
#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_IR_CLR_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110f)
#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_IR_CLR_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110f)
#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_IR_CLR_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x110f)
#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_IR_CLR_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_IR_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1110)
#define GP_WB_IR_BUSY_LEN     1
#define GP_WB_IR_BUSY_MASK    0x01
#define GP_WB_IR_BUSY_LSB     0

#define GP_WB_IR_MEM_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1110)
#define GP_WB_IR_MEM_ERR_LEN     1
#define GP_WB_IR_MEM_ERR_MASK    0x02
#define GP_WB_IR_MEM_ERR_LSB     1

#define GP_WB_IR_ENVELOPE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1110)
#define GP_WB_IR_ENVELOPE_LEN     1
#define GP_WB_IR_ENVELOPE_MASK    0x04
#define GP_WB_IR_ENVELOPE_LSB     2

#define GP_WB_IR_CARRIER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1110)
#define GP_WB_IR_CARRIER_LEN     1
#define GP_WB_IR_CARRIER_MASK    0x08
#define GP_WB_IR_CARRIER_LSB     3

#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1110)
#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_LEN     1
#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_MASK    0x10
#define GP_WB_IR_USE_ALT_CARRIER_CONFIG_LSB     4

#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1111)
#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_MASK    0x01
#define GP_WB_IR_UNMASKED_SEQUENCE_START_INTERRUPT_LSB     0

#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1111)
#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_MASK    0x02
#define GP_WB_IR_UNMASKED_SEQUENCE_REPEAT_INTERRUPT_LSB     1

#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1111)
#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_MASK    0x04
#define GP_WB_IR_UNMASKED_SEQUENCE_DONE_INTERRUPT_LSB     2

#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1111)
#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_LEN     1
#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_MASK    0x08
#define GP_WB_IR_UNMASKED_INDEX_MATCH_INTERRUPT_LSB     3

#define GP_WB_IR_SEQUENCE_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1112)
#define GP_WB_IR_SEQUENCE_IDX_LEN     1
#define GP_WB_IR_SEQUENCE_IDX_MASK    0xFF
#define GP_WB_IR_SEQUENCE_IDX_LSB     0

#define GP_WB_IR_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1113)
#define GP_WB_IR_OUTPUT_DRIVE_LEN     1
#define GP_WB_IR_OUTPUT_DRIVE_MASK    0x01
#define GP_WB_IR_OUTPUT_DRIVE_LSB     0

#define GP_WB_IR_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1113)
#define GP_WB_IR_OUTPUT_INVERT_LEN     1
#define GP_WB_IR_OUTPUT_INVERT_MASK    0x02
#define GP_WB_IR_OUTPUT_INVERT_LSB     1

#define GP_WB_IR_INPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1113)
#define GP_WB_IR_INPUT_INVERT_LEN     1
#define GP_WB_IR_INPUT_INVERT_MASK    0x04
#define GP_WB_IR_INPUT_INVERT_LSB     2

/***************************
 * layout: watchdog
 ***************************/
#define GP_WB_WATCHDOG_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1120) 
#define GP_WB_WATCHDOG_SIZE  0x000A
#define GP_WB_WATCHDOG_MAX_MEMBER_SIZE  2

#define GP_WB_WATCHDOG_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1120)
#define GP_WB_WATCHDOG_ENABLE_LEN     1
#define GP_WB_WATCHDOG_ENABLE_MASK    0x01
#define GP_WB_WATCHDOG_ENABLE_LSB     0

#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1120)
#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_LEN     1
#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_MASK    0x0E
#define GP_WB_WATCHDOG_WATCHDOG_FUNCTION_LSB     1

#define GP_WB_WATCHDOG_ENABLE_KEEP_ALIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1120)
#define GP_WB_WATCHDOG_ENABLE_KEEP_ALIVE_LEN     1
#define GP_WB_WATCHDOG_ENABLE_KEEP_ALIVE_MASK    0x10
#define GP_WB_WATCHDOG_ENABLE_KEEP_ALIVE_LSB     4

#define GP_WB_WATCHDOG_TIMEOUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1122)
#define GP_WB_WATCHDOG_TIMEOUT_LEN     2
#define GP_WB_WATCHDOG_TIMEOUT_MASK    0xFFFF
#define GP_WB_WATCHDOG_TIMEOUT_LSB     0

#define GP_WB_WATCHDOG_KEY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1124)
#define GP_WB_WATCHDOG_KEY_LEN     1
#define GP_WB_WATCHDOG_KEY_MASK    0xFF
#define GP_WB_WATCHDOG_KEY_LSB     0

#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1125)
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_LEN     1
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_MASK    0x01
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_ASLEEP_LSB     0

#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1125)
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_LEN     1
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_MASK    0x02
#define GP_WB_WATCHDOG_FREEZE_WHEN_UC_BREAK_POINT_LSB     1

#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1126)
#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_MASK    0x01
#define GP_WB_WATCHDOG_CLR_TIMER_EXPIRED_INTERRUPT_LSB     0

#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1127)
#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_LEN     1
#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_MASK    0x01
#define GP_WB_WATCHDOG_CONTROL_CHANGE_WINDOW_ONGOING_LSB     0

#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1127)
#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_LEN     1
#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_MASK    0x02
#define GP_WB_WATCHDOG_UNMASKED_TIMER_EXPIRED_INTERRUPT_LSB     1

#define GP_WB_WATCHDOG_TIMER_EXPIRED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1127)
#define GP_WB_WATCHDOG_TIMER_EXPIRED_LEN     1
#define GP_WB_WATCHDOG_TIMER_EXPIRED_MASK    0x04
#define GP_WB_WATCHDOG_TIMER_EXPIRED_LSB     2

#define GP_WB_WATCHDOG_CURRENT_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1128)
#define GP_WB_WATCHDOG_CURRENT_TIME_LEN     2
#define GP_WB_WATCHDOG_CURRENT_TIME_MASK    0xFFFF
#define GP_WB_WATCHDOG_CURRENT_TIME_LSB     0

/***************************
 * layout: leds
 ***************************/
#define GP_WB_LEDS_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1140) 
#define GP_WB_LEDS_SIZE  0x0011
#define GP_WB_LEDS_MAX_MEMBER_SIZE  1

#define GP_WB_LEDS_LED0_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1140)
#define GP_WB_LEDS_LED0_ENABLE_LEN     1
#define GP_WB_LEDS_LED0_ENABLE_MASK    0x01
#define GP_WB_LEDS_LED0_ENABLE_LSB     0

#define GP_WB_LEDS_LED0_FADE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1140)
#define GP_WB_LEDS_LED0_FADE_LEN     1
#define GP_WB_LEDS_LED0_FADE_MASK    0x02
#define GP_WB_LEDS_LED0_FADE_LSB     1

#define GP_WB_LEDS_LED0_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1141)
#define GP_WB_LEDS_LED0_THRESHOLD_LEN     1
#define GP_WB_LEDS_LED0_THRESHOLD_MASK    0xFF
#define GP_WB_LEDS_LED0_THRESHOLD_LSB     0

#define GP_WB_LEDS_LED0_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1142)
#define GP_WB_LEDS_LED0_OUTPUT_DRIVE_LEN     1
#define GP_WB_LEDS_LED0_OUTPUT_DRIVE_MASK    0x01
#define GP_WB_LEDS_LED0_OUTPUT_DRIVE_LSB     0

#define GP_WB_LEDS_LED0_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1142)
#define GP_WB_LEDS_LED0_OUTPUT_INVERT_LEN     1
#define GP_WB_LEDS_LED0_OUTPUT_INVERT_MASK    0x02
#define GP_WB_LEDS_LED0_OUTPUT_INVERT_LSB     1

#define GP_WB_LEDS_LED0_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1142)
#define GP_WB_LEDS_LED0_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LEDS_LED0_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x04
#define GP_WB_LEDS_LED0_ALLOW_GOTOSLEEP_WHEN_ON_LSB     2

#define GP_WB_LEDS_LED1_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1144)
#define GP_WB_LEDS_LED1_ENABLE_LEN     1
#define GP_WB_LEDS_LED1_ENABLE_MASK    0x01
#define GP_WB_LEDS_LED1_ENABLE_LSB     0

#define GP_WB_LEDS_LED1_FADE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1144)
#define GP_WB_LEDS_LED1_FADE_LEN     1
#define GP_WB_LEDS_LED1_FADE_MASK    0x02
#define GP_WB_LEDS_LED1_FADE_LSB     1

#define GP_WB_LEDS_LED1_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1145)
#define GP_WB_LEDS_LED1_THRESHOLD_LEN     1
#define GP_WB_LEDS_LED1_THRESHOLD_MASK    0xFF
#define GP_WB_LEDS_LED1_THRESHOLD_LSB     0

#define GP_WB_LEDS_LED1_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1146)
#define GP_WB_LEDS_LED1_OUTPUT_DRIVE_LEN     1
#define GP_WB_LEDS_LED1_OUTPUT_DRIVE_MASK    0x01
#define GP_WB_LEDS_LED1_OUTPUT_DRIVE_LSB     0

#define GP_WB_LEDS_LED1_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1146)
#define GP_WB_LEDS_LED1_OUTPUT_INVERT_LEN     1
#define GP_WB_LEDS_LED1_OUTPUT_INVERT_MASK    0x02
#define GP_WB_LEDS_LED1_OUTPUT_INVERT_LSB     1

#define GP_WB_LEDS_LED1_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1146)
#define GP_WB_LEDS_LED1_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LEDS_LED1_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x04
#define GP_WB_LEDS_LED1_ALLOW_GOTOSLEEP_WHEN_ON_LSB     2

#define GP_WB_LEDS_LED2_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1148)
#define GP_WB_LEDS_LED2_ENABLE_LEN     1
#define GP_WB_LEDS_LED2_ENABLE_MASK    0x01
#define GP_WB_LEDS_LED2_ENABLE_LSB     0

#define GP_WB_LEDS_LED2_FADE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1148)
#define GP_WB_LEDS_LED2_FADE_LEN     1
#define GP_WB_LEDS_LED2_FADE_MASK    0x02
#define GP_WB_LEDS_LED2_FADE_LSB     1

#define GP_WB_LEDS_LED2_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1149)
#define GP_WB_LEDS_LED2_THRESHOLD_LEN     1
#define GP_WB_LEDS_LED2_THRESHOLD_MASK    0xFF
#define GP_WB_LEDS_LED2_THRESHOLD_LSB     0

#define GP_WB_LEDS_LED2_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114a)
#define GP_WB_LEDS_LED2_OUTPUT_DRIVE_LEN     1
#define GP_WB_LEDS_LED2_OUTPUT_DRIVE_MASK    0x01
#define GP_WB_LEDS_LED2_OUTPUT_DRIVE_LSB     0

#define GP_WB_LEDS_LED2_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114a)
#define GP_WB_LEDS_LED2_OUTPUT_INVERT_LEN     1
#define GP_WB_LEDS_LED2_OUTPUT_INVERT_MASK    0x02
#define GP_WB_LEDS_LED2_OUTPUT_INVERT_LSB     1

#define GP_WB_LEDS_LED2_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114a)
#define GP_WB_LEDS_LED2_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LEDS_LED2_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x04
#define GP_WB_LEDS_LED2_ALLOW_GOTOSLEEP_WHEN_ON_LSB     2

#define GP_WB_LEDS_LED3_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114c)
#define GP_WB_LEDS_LED3_ENABLE_LEN     1
#define GP_WB_LEDS_LED3_ENABLE_MASK    0x01
#define GP_WB_LEDS_LED3_ENABLE_LSB     0

#define GP_WB_LEDS_LED3_FADE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114c)
#define GP_WB_LEDS_LED3_FADE_LEN     1
#define GP_WB_LEDS_LED3_FADE_MASK    0x02
#define GP_WB_LEDS_LED3_FADE_LSB     1

#define GP_WB_LEDS_LED3_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114d)
#define GP_WB_LEDS_LED3_THRESHOLD_LEN     1
#define GP_WB_LEDS_LED3_THRESHOLD_MASK    0xFF
#define GP_WB_LEDS_LED3_THRESHOLD_LSB     0

#define GP_WB_LEDS_LED3_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114e)
#define GP_WB_LEDS_LED3_OUTPUT_DRIVE_LEN     1
#define GP_WB_LEDS_LED3_OUTPUT_DRIVE_MASK    0x01
#define GP_WB_LEDS_LED3_OUTPUT_DRIVE_LSB     0

#define GP_WB_LEDS_LED3_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114e)
#define GP_WB_LEDS_LED3_OUTPUT_INVERT_LEN     1
#define GP_WB_LEDS_LED3_OUTPUT_INVERT_MASK    0x02
#define GP_WB_LEDS_LED3_OUTPUT_INVERT_LSB     1

#define GP_WB_LEDS_LED3_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114e)
#define GP_WB_LEDS_LED3_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LEDS_LED3_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x04
#define GP_WB_LEDS_LED3_ALLOW_GOTOSLEEP_WHEN_ON_LSB     2

#define GP_WB_LEDS_MAIN_TMR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114f)
#define GP_WB_LEDS_MAIN_TMR_LEN     1
#define GP_WB_LEDS_MAIN_TMR_MASK    0x07
#define GP_WB_LEDS_MAIN_TMR_LSB     0

#define GP_WB_LEDS_SLOPE_TMR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x114f)
#define GP_WB_LEDS_SLOPE_TMR_LEN     1
#define GP_WB_LEDS_SLOPE_TMR_MASK    0x70
#define GP_WB_LEDS_SLOPE_TMR_LSB     4

#define GP_WB_LEDS_DUMMY_STATUS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1150)
#define GP_WB_LEDS_DUMMY_STATUS_LEN     1
#define GP_WB_LEDS_DUMMY_STATUS_MASK    0x01
#define GP_WB_LEDS_DUMMY_STATUS_LSB     0

/***************************
 * layout: ipc
 ***************************/
#define GP_WB_IPC_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180) 
#define GP_WB_IPC_SIZE  0x0029
#define GP_WB_IPC_MAX_MEMBER_SIZE  8

#define GP_WB_IPC_SET_GPM2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_FLAG_A_INTERRUPT_MASK    0x0000000000000001
#define GP_WB_IPC_SET_GPM2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_SET_GPM2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_FLAG_B_INTERRUPT_MASK    0x0000000000000002
#define GP_WB_IPC_SET_GPM2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_SET_GPM2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_FLAG_C_INTERRUPT_MASK    0x0000000000000004
#define GP_WB_IPC_SET_GPM2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_SET_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_MASK    0x0000000000000008
#define GP_WB_IPC_SET_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_LSB     3

#define GP_WB_IPC_SET_GPM2X_CMD_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_CMD_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_CMD_PROCESSED_INTERRUPT_MASK    0x0000000000000010
#define GP_WB_IPC_SET_GPM2X_CMD_PROCESSED_INTERRUPT_LSB     4

#define GP_WB_IPC_SET_GPM2X_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_ERROR_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_ERROR_INTERRUPT_MASK    0x0000000000000020
#define GP_WB_IPC_SET_GPM2X_ERROR_INTERRUPT_LSB     5

#define GP_WB_IPC_SET_GPM2X_UNEXPECTED_COND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_UNEXPECTED_COND_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_UNEXPECTED_COND_INTERRUPT_MASK    0x0000000000000040
#define GP_WB_IPC_SET_GPM2X_UNEXPECTED_COND_INTERRUPT_LSB     6

#define GP_WB_IPC_SET_GPM2X_STAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_STAT_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_STAT_INTERRUPT_MASK    0x0000000000000080
#define GP_WB_IPC_SET_GPM2X_STAT_INTERRUPT_LSB     7

#define GP_WB_IPC_SET_GPM2X_ADV_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_ADV_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_ADV_TX_INTERRUPT_MASK    0x0000000000000100
#define GP_WB_IPC_SET_GPM2X_ADV_TX_INTERRUPT_LSB     8

#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_RX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_RX_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_RX_INTERRUPT_MASK    0x0000000000000200
#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_RX_INTERRUPT_LSB     9

#define GP_WB_IPC_SET_GPM2X_SCAN_RSP_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_SCAN_RSP_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_SCAN_RSP_TX_INTERRUPT_MASK    0x0000000000000400
#define GP_WB_IPC_SET_GPM2X_SCAN_RSP_TX_INTERRUPT_LSB     10

#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_TX_INTERRUPT_MASK    0x0000000000000800
#define GP_WB_IPC_SET_GPM2X_SCAN_REQ_TX_INTERRUPT_LSB     11

#define GP_WB_IPC_SET_GPM2X_CONN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_CONN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_CONN_REQ_TX_INTERRUPT_MASK    0x0000000000001000
#define GP_WB_IPC_SET_GPM2X_CONN_REQ_TX_INTERRUPT_LSB     12

#define GP_WB_IPC_SET_GPM2X_SUBEV_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_SUBEV_DONE_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_GPM2X_SUBEV_DONE_INTERRUPT_MASK    0x0000000000002000
#define GP_WB_IPC_SET_GPM2X_SUBEV_DONE_INTERRUPT_LSB     13

#define GP_WB_IPC_SET_GPM2X_EVENT_PROCESSED_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_EVENT_PROCESSED_INTERRUPTS_LEN     2
#define GP_WB_IPC_SET_GPM2X_EVENT_PROCESSED_INTERRUPTS_MASK    0x00000000FFFF0000
#define GP_WB_IPC_SET_GPM2X_EVENT_PROCESSED_INTERRUPTS_LSB     16

#define GP_WB_IPC_SET_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_LEN     2
#define GP_WB_IPC_SET_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_MASK    0x0000FFFF00000000
#define GP_WB_IPC_SET_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_LSB     32

#define GP_WB_IPC_SET_GPM2X_EVENT_SKIPPED_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1180)
#define GP_WB_IPC_SET_GPM2X_EVENT_SKIPPED_INTERRUPTS_LEN     2
#define GP_WB_IPC_SET_GPM2X_EVENT_SKIPPED_INTERRUPTS_MASK    0xFFFF000000000000
#define GP_WB_IPC_SET_GPM2X_EVENT_SKIPPED_INTERRUPTS_LSB     48

#define GP_WB_IPC_SET_X2GPM_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1188)
#define GP_WB_IPC_SET_X2GPM_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2GPM_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_SET_X2GPM_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_SET_X2GPM_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1188)
#define GP_WB_IPC_SET_X2GPM_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2GPM_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_SET_X2GPM_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_SET_X2GPM_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1188)
#define GP_WB_IPC_SET_X2GPM_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2GPM_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_SET_X2GPM_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_SET_X2GPM_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1188)
#define GP_WB_IPC_SET_X2GPM_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2GPM_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_SET_X2GPM_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_SET_X2GPM_CMD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1188)
#define GP_WB_IPC_SET_X2GPM_CMD_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2GPM_CMD_INTERRUPT_MASK    0x10
#define GP_WB_IPC_SET_X2GPM_CMD_INTERRUPT_LSB     4

#define GP_WB_IPC_CLR_GPM2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_FLAG_A_INTERRUPT_MASK    0x0000000000000001
#define GP_WB_IPC_CLR_GPM2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_CLR_GPM2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_FLAG_B_INTERRUPT_MASK    0x0000000000000002
#define GP_WB_IPC_CLR_GPM2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_CLR_GPM2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_FLAG_C_INTERRUPT_MASK    0x0000000000000004
#define GP_WB_IPC_CLR_GPM2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_CLR_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_MASK    0x0000000000000008
#define GP_WB_IPC_CLR_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_LSB     3

#define GP_WB_IPC_CLR_GPM2X_CMD_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_CMD_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_CMD_PROCESSED_INTERRUPT_MASK    0x0000000000000010
#define GP_WB_IPC_CLR_GPM2X_CMD_PROCESSED_INTERRUPT_LSB     4

#define GP_WB_IPC_CLR_GPM2X_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_ERROR_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_ERROR_INTERRUPT_MASK    0x0000000000000020
#define GP_WB_IPC_CLR_GPM2X_ERROR_INTERRUPT_LSB     5

#define GP_WB_IPC_CLR_GPM2X_UNEXPECTED_COND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_UNEXPECTED_COND_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_UNEXPECTED_COND_INTERRUPT_MASK    0x0000000000000040
#define GP_WB_IPC_CLR_GPM2X_UNEXPECTED_COND_INTERRUPT_LSB     6

#define GP_WB_IPC_CLR_GPM2X_STAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_STAT_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_STAT_INTERRUPT_MASK    0x0000000000000080
#define GP_WB_IPC_CLR_GPM2X_STAT_INTERRUPT_LSB     7

#define GP_WB_IPC_CLR_GPM2X_ADV_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_ADV_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_ADV_TX_INTERRUPT_MASK    0x0000000000000100
#define GP_WB_IPC_CLR_GPM2X_ADV_TX_INTERRUPT_LSB     8

#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_RX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_RX_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_RX_INTERRUPT_MASK    0x0000000000000200
#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_RX_INTERRUPT_LSB     9

#define GP_WB_IPC_CLR_GPM2X_SCAN_RSP_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_SCAN_RSP_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_SCAN_RSP_TX_INTERRUPT_MASK    0x0000000000000400
#define GP_WB_IPC_CLR_GPM2X_SCAN_RSP_TX_INTERRUPT_LSB     10

#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_TX_INTERRUPT_MASK    0x0000000000000800
#define GP_WB_IPC_CLR_GPM2X_SCAN_REQ_TX_INTERRUPT_LSB     11

#define GP_WB_IPC_CLR_GPM2X_CONN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_CONN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_CONN_REQ_TX_INTERRUPT_MASK    0x0000000000001000
#define GP_WB_IPC_CLR_GPM2X_CONN_REQ_TX_INTERRUPT_LSB     12

#define GP_WB_IPC_CLR_GPM2X_SUBEV_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_SUBEV_DONE_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_GPM2X_SUBEV_DONE_INTERRUPT_MASK    0x0000000000002000
#define GP_WB_IPC_CLR_GPM2X_SUBEV_DONE_INTERRUPT_LSB     13

#define GP_WB_IPC_CLR_GPM2X_EVENT_PROCESSED_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_EVENT_PROCESSED_INTERRUPTS_LEN     2
#define GP_WB_IPC_CLR_GPM2X_EVENT_PROCESSED_INTERRUPTS_MASK    0x00000000FFFF0000
#define GP_WB_IPC_CLR_GPM2X_EVENT_PROCESSED_INTERRUPTS_LSB     16

#define GP_WB_IPC_CLR_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_LEN     2
#define GP_WB_IPC_CLR_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_MASK    0x0000FFFF00000000
#define GP_WB_IPC_CLR_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_LSB     32

#define GP_WB_IPC_CLR_GPM2X_EVENT_SKIPPED_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x118a)
#define GP_WB_IPC_CLR_GPM2X_EVENT_SKIPPED_INTERRUPTS_LEN     2
#define GP_WB_IPC_CLR_GPM2X_EVENT_SKIPPED_INTERRUPTS_MASK    0xFFFF000000000000
#define GP_WB_IPC_CLR_GPM2X_EVENT_SKIPPED_INTERRUPTS_LSB     48

#define GP_WB_IPC_CLR_X2GPM_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1192)
#define GP_WB_IPC_CLR_X2GPM_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2GPM_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_CLR_X2GPM_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_CLR_X2GPM_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1192)
#define GP_WB_IPC_CLR_X2GPM_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2GPM_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_CLR_X2GPM_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_CLR_X2GPM_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1192)
#define GP_WB_IPC_CLR_X2GPM_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2GPM_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_CLR_X2GPM_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_CLR_X2GPM_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1192)
#define GP_WB_IPC_CLR_X2GPM_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2GPM_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_CLR_X2GPM_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_CLR_X2GPM_CMD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1192)
#define GP_WB_IPC_CLR_X2GPM_CMD_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2GPM_CMD_INTERRUPT_MASK    0x10
#define GP_WB_IPC_CLR_X2GPM_CMD_INTERRUPT_LSB     4

#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_A_INTERRUPT_MASK    0x0000000000000001
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_B_INTERRUPT_MASK    0x0000000000000002
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_C_INTERRUPT_MASK    0x0000000000000004
#define GP_WB_IPC_UNMASKED_GPM2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_MASK    0x0000000000000008
#define GP_WB_IPC_UNMASKED_GPM2X_TX_POWER_MEAS_DONE_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_GPM2X_CMD_PROCESSED_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_CMD_PROCESSED_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_CMD_PROCESSED_INTERRUPT_MASK    0x0000000000000010
#define GP_WB_IPC_UNMASKED_GPM2X_CMD_PROCESSED_INTERRUPT_LSB     4

#define GP_WB_IPC_UNMASKED_GPM2X_ERROR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_ERROR_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_ERROR_INTERRUPT_MASK    0x0000000000000020
#define GP_WB_IPC_UNMASKED_GPM2X_ERROR_INTERRUPT_LSB     5

#define GP_WB_IPC_UNMASKED_GPM2X_UNEXPECTED_COND_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_UNEXPECTED_COND_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_UNEXPECTED_COND_INTERRUPT_MASK    0x0000000000000040
#define GP_WB_IPC_UNMASKED_GPM2X_UNEXPECTED_COND_INTERRUPT_LSB     6

#define GP_WB_IPC_UNMASKED_GPM2X_STAT_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_STAT_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_STAT_INTERRUPT_MASK    0x0000000000000080
#define GP_WB_IPC_UNMASKED_GPM2X_STAT_INTERRUPT_LSB     7

#define GP_WB_IPC_UNMASKED_GPM2X_ADV_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_ADV_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_ADV_TX_INTERRUPT_MASK    0x0000000000000100
#define GP_WB_IPC_UNMASKED_GPM2X_ADV_TX_INTERRUPT_LSB     8

#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_RX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_RX_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_RX_INTERRUPT_MASK    0x0000000000000200
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_RX_INTERRUPT_LSB     9

#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_RSP_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_RSP_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_RSP_TX_INTERRUPT_MASK    0x0000000000000400
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_RSP_TX_INTERRUPT_LSB     10

#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_TX_INTERRUPT_MASK    0x0000000000000800
#define GP_WB_IPC_UNMASKED_GPM2X_SCAN_REQ_TX_INTERRUPT_LSB     11

#define GP_WB_IPC_UNMASKED_GPM2X_CONN_REQ_TX_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_CONN_REQ_TX_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_CONN_REQ_TX_INTERRUPT_MASK    0x0000000000001000
#define GP_WB_IPC_UNMASKED_GPM2X_CONN_REQ_TX_INTERRUPT_LSB     12

#define GP_WB_IPC_UNMASKED_GPM2X_SUBEV_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_SUBEV_DONE_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_GPM2X_SUBEV_DONE_INTERRUPT_MASK    0x0000000000002000
#define GP_WB_IPC_UNMASKED_GPM2X_SUBEV_DONE_INTERRUPT_LSB     13

#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_PROCESSED_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_PROCESSED_INTERRUPTS_LEN     2
#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_PROCESSED_INTERRUPTS_MASK    0x00000000FFFF0000
#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_PROCESSED_INTERRUPTS_LSB     16

#define GP_WB_IPC_UNMASKED_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_LEN     2
#define GP_WB_IPC_UNMASKED_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_MASK    0x0000FFFF00000000
#define GP_WB_IPC_UNMASKED_GPM2X_LAST_CONN_EVENT_CNT_INTERRUPTS_LSB     32

#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_SKIPPED_INTERRUPTS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1194)
#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_SKIPPED_INTERRUPTS_LEN     2
#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_SKIPPED_INTERRUPTS_MASK    0xFFFF000000000000
#define GP_WB_IPC_UNMASKED_GPM2X_EVENT_SKIPPED_INTERRUPTS_LSB     48

#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119c)
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119c)
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119c)
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119c)
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_UNMASKED_X2GPM_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_X2GPM_CMD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119c)
#define GP_WB_IPC_UNMASKED_X2GPM_CMD_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2GPM_CMD_INTERRUPT_MASK    0x10
#define GP_WB_IPC_UNMASKED_X2GPM_CMD_INTERRUPT_LSB     4

#define GP_WB_IPC_SET_INT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119d)
#define GP_WB_IPC_SET_INT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_INT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_SET_INT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_SET_INT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119d)
#define GP_WB_IPC_SET_INT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_INT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_SET_INT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_SET_INT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119d)
#define GP_WB_IPC_SET_INT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_INT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_SET_INT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_SET_INT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119d)
#define GP_WB_IPC_SET_INT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_INT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_SET_INT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_SET_X2INT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119e)
#define GP_WB_IPC_SET_X2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2INT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_SET_X2INT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_SET_X2INT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119e)
#define GP_WB_IPC_SET_X2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2INT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_SET_X2INT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_SET_X2INT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119e)
#define GP_WB_IPC_SET_X2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2INT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_SET_X2INT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_SET_X2INT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119e)
#define GP_WB_IPC_SET_X2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2INT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_SET_X2INT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_CLR_INT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119f)
#define GP_WB_IPC_CLR_INT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_INT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_CLR_INT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_CLR_INT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119f)
#define GP_WB_IPC_CLR_INT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_INT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_CLR_INT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_CLR_INT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119f)
#define GP_WB_IPC_CLR_INT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_INT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_CLR_INT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_CLR_INT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x119f)
#define GP_WB_IPC_CLR_INT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_INT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_CLR_INT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_CLR_X2INT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a0)
#define GP_WB_IPC_CLR_X2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2INT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_CLR_X2INT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_CLR_X2INT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a0)
#define GP_WB_IPC_CLR_X2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2INT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_CLR_X2INT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_CLR_X2INT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a0)
#define GP_WB_IPC_CLR_X2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2INT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_CLR_X2INT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_CLR_X2INT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a0)
#define GP_WB_IPC_CLR_X2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2INT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_CLR_X2INT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_INT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a1)
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_INT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a1)
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_INT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a1)
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_INT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a1)
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_UNMASKED_INT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_X2INT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a2)
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_X2INT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a2)
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_X2INT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a2)
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_X2INT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a2)
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_UNMASKED_X2INT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_SET_EXT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a3)
#define GP_WB_IPC_SET_EXT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_EXT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_SET_EXT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_SET_EXT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a3)
#define GP_WB_IPC_SET_EXT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_EXT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_SET_EXT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_SET_EXT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a3)
#define GP_WB_IPC_SET_EXT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_EXT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_SET_EXT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_SET_EXT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a3)
#define GP_WB_IPC_SET_EXT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_EXT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_SET_EXT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_SET_X2EXT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a4)
#define GP_WB_IPC_SET_X2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_SET_X2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_SET_X2EXT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a4)
#define GP_WB_IPC_SET_X2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_SET_X2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_SET_X2EXT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a4)
#define GP_WB_IPC_SET_X2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_SET_X2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_SET_X2EXT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a4)
#define GP_WB_IPC_SET_X2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_SET_X2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_SET_X2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_CLR_EXT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a5)
#define GP_WB_IPC_CLR_EXT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_EXT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_CLR_EXT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_CLR_EXT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a5)
#define GP_WB_IPC_CLR_EXT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_EXT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_CLR_EXT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_CLR_EXT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a5)
#define GP_WB_IPC_CLR_EXT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_EXT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_CLR_EXT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_CLR_EXT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a5)
#define GP_WB_IPC_CLR_EXT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_EXT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_CLR_EXT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_CLR_X2EXT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a6)
#define GP_WB_IPC_CLR_X2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_CLR_X2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_CLR_X2EXT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a6)
#define GP_WB_IPC_CLR_X2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_CLR_X2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_CLR_X2EXT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a6)
#define GP_WB_IPC_CLR_X2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_CLR_X2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_CLR_X2EXT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a6)
#define GP_WB_IPC_CLR_X2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_CLR_X2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_CLR_X2EXT_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a7)
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a7)
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a7)
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a7)
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_UNMASKED_EXT2X_FLAG_D_INTERRUPT_LSB     3

#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_A_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a8)
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_A_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_A_INTERRUPT_MASK    0x01
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_A_INTERRUPT_LSB     0

#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_B_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a8)
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_B_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_B_INTERRUPT_MASK    0x02
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_B_INTERRUPT_LSB     1

#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_C_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a8)
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_C_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_C_INTERRUPT_MASK    0x04
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_C_INTERRUPT_LSB     2

#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_D_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11a8)
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_D_INTERRUPT_LEN     1
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_D_INTERRUPT_MASK    0x08
#define GP_WB_IPC_UNMASKED_X2EXT_FLAG_D_INTERRUPT_LSB     3

/***************************
 * layout: spi_sl
 ***************************/
#define GP_WB_SPI_SL_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11C0) 
#define GP_WB_SPI_SL_SIZE  0x0005
#define GP_WB_SPI_SL_MAX_MEMBER_SIZE  1

#define GP_WB_SPI_SL_TX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c0)
#define GP_WB_SPI_SL_TX_DATA_LEN     1
#define GP_WB_SPI_SL_TX_DATA_MASK    0xFF
#define GP_WB_SPI_SL_TX_DATA_LSB     0

#define GP_WB_SPI_SL_RX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c1)
#define GP_WB_SPI_SL_RX_DATA_LEN     1
#define GP_WB_SPI_SL_RX_DATA_MASK    0xFF
#define GP_WB_SPI_SL_RX_DATA_LSB     0

#define GP_WB_SPI_SL_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c2)
#define GP_WB_SPI_SL_ENABLE_LEN     1
#define GP_WB_SPI_SL_ENABLE_MASK    0x01
#define GP_WB_SPI_SL_ENABLE_LSB     0

#define GP_WB_SPI_SL_CLR_RX_FIFO_ON_DESELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c2)
#define GP_WB_SPI_SL_CLR_RX_FIFO_ON_DESELECT_LEN     1
#define GP_WB_SPI_SL_CLR_RX_FIFO_ON_DESELECT_MASK    0x02
#define GP_WB_SPI_SL_CLR_RX_FIFO_ON_DESELECT_LSB     1

#define GP_WB_SPI_SL_CLR_TX_FIFO_ON_DESELECT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c2)
#define GP_WB_SPI_SL_CLR_TX_FIFO_ON_DESELECT_LEN     1
#define GP_WB_SPI_SL_CLR_TX_FIFO_ON_DESELECT_MASK    0x04
#define GP_WB_SPI_SL_CLR_TX_FIFO_ON_DESELECT_LSB     2

#define GP_WB_SPI_SL_TX_LATENCY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c2)
#define GP_WB_SPI_SL_TX_LATENCY_LEN     1
#define GP_WB_SPI_SL_TX_LATENCY_MASK    0x78
#define GP_WB_SPI_SL_TX_LATENCY_LSB     3

#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c3)
#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_SPI_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_SPI_SL_UNMASKED_TX_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c3)
#define GP_WB_SPI_SL_UNMASKED_TX_EMPTY_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_TX_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_SPI_SL_UNMASKED_TX_EMPTY_INTERRUPT_LSB     2

#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c3)
#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x08
#define GP_WB_SPI_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     3

#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c3)
#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_MASK    0x10
#define GP_WB_SPI_SL_UNMASKED_TX_UNDERRUN_INTERRUPT_LSB     4

#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c3)
#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x20
#define GP_WB_SPI_SL_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     5

#define GP_WB_SPI_SL_CLR_TX_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c4)
#define GP_WB_SPI_SL_CLR_TX_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_CLR_TX_UNDERRUN_INTERRUPT_MASK    0x01
#define GP_WB_SPI_SL_CLR_TX_UNDERRUN_INTERRUPT_LSB     0

#define GP_WB_SPI_SL_CLR_RX_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c4)
#define GP_WB_SPI_SL_CLR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_SPI_SL_CLR_RX_OVERRUN_INTERRUPT_MASK    0x02
#define GP_WB_SPI_SL_CLR_RX_OVERRUN_INTERRUPT_LSB     1

#define GP_WB_SPI_SL_CLR_RX_FIFO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c4)
#define GP_WB_SPI_SL_CLR_RX_FIFO_LEN     1
#define GP_WB_SPI_SL_CLR_RX_FIFO_MASK    0x04
#define GP_WB_SPI_SL_CLR_RX_FIFO_LSB     2

#define GP_WB_SPI_SL_CLR_TX_FIFO_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11c4)
#define GP_WB_SPI_SL_CLR_TX_FIFO_LEN     1
#define GP_WB_SPI_SL_CLR_TX_FIFO_MASK    0x08
#define GP_WB_SPI_SL_CLR_TX_FIFO_LSB     3

/***************************
 * layout: i2c_sl
 ***************************/
#define GP_WB_I2C_SL_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11E0) 
#define GP_WB_I2C_SL_SIZE  0x0008
#define GP_WB_I2C_SL_MAX_MEMBER_SIZE  2

#define GP_WB_I2C_SL_TX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e0)
#define GP_WB_I2C_SL_TX_DATA_LEN     1
#define GP_WB_I2C_SL_TX_DATA_MASK    0xFF
#define GP_WB_I2C_SL_TX_DATA_LSB     0

#define GP_WB_I2C_SL_RX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e1)
#define GP_WB_I2C_SL_RX_DATA_LEN     1
#define GP_WB_I2C_SL_RX_DATA_MASK    0xFF
#define GP_WB_I2C_SL_RX_DATA_LSB     0

#define GP_WB_I2C_SL_SLAVE_ADDRESS_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e2)
#define GP_WB_I2C_SL_SLAVE_ADDRESS_LEN     2
#define GP_WB_I2C_SL_SLAVE_ADDRESS_MASK    0x03FF
#define GP_WB_I2C_SL_SLAVE_ADDRESS_LSB     0

#define GP_WB_I2C_SL_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e4)
#define GP_WB_I2C_SL_ENABLE_LEN     1
#define GP_WB_I2C_SL_ENABLE_MASK    0x01
#define GP_WB_I2C_SL_ENABLE_LSB     0

#define GP_WB_I2C_SL_SCL_STRETCH_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e4)
#define GP_WB_I2C_SL_SCL_STRETCH_EN_LEN     1
#define GP_WB_I2C_SL_SCL_STRETCH_EN_MASK    0x02
#define GP_WB_I2C_SL_SCL_STRETCH_EN_LSB     1

#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e4)
#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_LEN     1
#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_MASK    0x04
#define GP_WB_I2C_SL_ACCEPT_GENERAL_CALL_LSB     2

#define GP_WB_I2C_SL_READ_FLAG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e5)
#define GP_WB_I2C_SL_READ_FLAG_LEN     1
#define GP_WB_I2C_SL_READ_FLAG_MASK    0x01
#define GP_WB_I2C_SL_READ_FLAG_LSB     0

#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e5)
#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_LEN     1
#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_MASK    0x02
#define GP_WB_I2C_SL_GENERAL_CALL_FLAG_LSB     1

#define GP_WB_I2C_SL_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e5)
#define GP_WB_I2C_SL_BUSY_LEN     1
#define GP_WB_I2C_SL_BUSY_MASK    0x04
#define GP_WB_I2C_SL_BUSY_LSB     2

#define GP_WB_I2C_SL_BUSY_SLAD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e5)
#define GP_WB_I2C_SL_BUSY_SLAD_LEN     1
#define GP_WB_I2C_SL_BUSY_SLAD_MASK    0x08
#define GP_WB_I2C_SL_BUSY_SLAD_LSB     3

#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e6)
#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_I2C_SL_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e6)
#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_I2C_SL_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e6)
#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_MASK    0x04
#define GP_WB_I2C_SL_UNMASKED_TX_STRETCH_INTERRUPT_LSB     2

#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e6)
#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_MASK    0x08
#define GP_WB_I2C_SL_UNMASKED_START_INTERRUPT_LSB     3

#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e6)
#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_MASK    0x10
#define GP_WB_I2C_SL_UNMASKED_STOP_INTERRUPT_LSB     4

#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e6)
#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_MASK    0x20
#define GP_WB_I2C_SL_UNMASKED_SLAD_INTERRUPT_LSB     5

#define GP_WB_I2C_SL_CLR_START_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e7)
#define GP_WB_I2C_SL_CLR_START_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_CLR_START_INTERRUPT_MASK    0x01
#define GP_WB_I2C_SL_CLR_START_INTERRUPT_LSB     0

#define GP_WB_I2C_SL_CLR_STOP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e7)
#define GP_WB_I2C_SL_CLR_STOP_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_CLR_STOP_INTERRUPT_MASK    0x02
#define GP_WB_I2C_SL_CLR_STOP_INTERRUPT_LSB     1

#define GP_WB_I2C_SL_CLR_SLAD_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x11e7)
#define GP_WB_I2C_SL_CLR_SLAD_INTERRUPT_LEN     1
#define GP_WB_I2C_SL_CLR_SLAD_INTERRUPT_MASK    0x04
#define GP_WB_I2C_SL_CLR_SLAD_INTERRUPT_LSB     2

/***************************
 * layout: dmas
 ***************************/
#define GP_WB_DMAS_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1200) 
#define GP_WB_DMAS_SIZE  0x00E0
#define GP_WB_DMAS_MAX_MEMBER_SIZE  3

#define GP_WB_DMAS_SRC_ADDR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1200)
#define GP_WB_DMAS_SRC_ADDR_0_LEN     3
#define GP_WB_DMAS_SRC_ADDR_0_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_0_LSB     0

#define GP_WB_DMAS_DEST_ADDR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1204)
#define GP_WB_DMAS_DEST_ADDR_0_LEN     3
#define GP_WB_DMAS_DEST_ADDR_0_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_0_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1208)
#define GP_WB_DMAS_BUFFER_SIZE_0_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_0_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_0_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x120a)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_0_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_0_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_0_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x120c)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_0_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_0_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_0_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x120e)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_0_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_0_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_0_LSB     0

#define GP_WB_DMAS_WORD_MODE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1210)
#define GP_WB_DMAS_WORD_MODE_0_LEN     1
#define GP_WB_DMAS_WORD_MODE_0_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_0_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1210)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_0_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_0_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_0_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1210)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_0_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_0_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_0_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1210)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_0_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_0_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_0_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1210)
#define GP_WB_DMAS_ACCESS_LATENCY_0_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_0_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_0_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1212)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_0_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_0_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_0_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1213)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_0_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_0_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_0_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1214)
#define GP_WB_DMAS_SET_WRITE_PTR_0_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_0_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_0_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1214)
#define GP_WB_DMAS_SET_READ_PTR_0_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_0_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_0_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1214)
#define GP_WB_DMAS_RESET_POINTERS_0_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_0_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_0_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1215)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_0_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_0_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_0_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1216)
#define GP_WB_DMAS_INTERNAL_PTR_0_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_0_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_0_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1216)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_0_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_0_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_0_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1218)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_0_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_0_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_0_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1218)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_0_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x121c)
#define GP_WB_DMAS_SRC_ADDR_1_LEN     3
#define GP_WB_DMAS_SRC_ADDR_1_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_1_LSB     0

#define GP_WB_DMAS_DEST_ADDR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1220)
#define GP_WB_DMAS_DEST_ADDR_1_LEN     3
#define GP_WB_DMAS_DEST_ADDR_1_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_1_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1224)
#define GP_WB_DMAS_BUFFER_SIZE_1_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_1_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_1_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1226)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_1_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_1_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_1_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1228)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_1_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_1_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_1_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122a)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_1_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_1_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_1_LSB     0

#define GP_WB_DMAS_WORD_MODE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122c)
#define GP_WB_DMAS_WORD_MODE_1_LEN     1
#define GP_WB_DMAS_WORD_MODE_1_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_1_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122c)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_1_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_1_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_1_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122c)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_1_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_1_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_1_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122c)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_1_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_1_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_1_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122c)
#define GP_WB_DMAS_ACCESS_LATENCY_1_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_1_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_1_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122e)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_1_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_1_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_1_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x122f)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_1_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_1_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_1_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1230)
#define GP_WB_DMAS_SET_WRITE_PTR_1_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_1_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_1_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1230)
#define GP_WB_DMAS_SET_READ_PTR_1_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_1_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_1_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1230)
#define GP_WB_DMAS_RESET_POINTERS_1_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_1_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_1_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1231)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_1_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_1_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_1_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1232)
#define GP_WB_DMAS_INTERNAL_PTR_1_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_1_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_1_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1232)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_1_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_1_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_1_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1234)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_1_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_1_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_1_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1234)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_1_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1238)
#define GP_WB_DMAS_SRC_ADDR_2_LEN     3
#define GP_WB_DMAS_SRC_ADDR_2_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_2_LSB     0

#define GP_WB_DMAS_DEST_ADDR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x123c)
#define GP_WB_DMAS_DEST_ADDR_2_LEN     3
#define GP_WB_DMAS_DEST_ADDR_2_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_2_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1240)
#define GP_WB_DMAS_BUFFER_SIZE_2_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_2_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_2_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1242)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_2_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_2_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_2_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1244)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_2_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_2_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_2_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1246)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_2_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_2_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_2_LSB     0

#define GP_WB_DMAS_WORD_MODE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1248)
#define GP_WB_DMAS_WORD_MODE_2_LEN     1
#define GP_WB_DMAS_WORD_MODE_2_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_2_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1248)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_2_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_2_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_2_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1248)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_2_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_2_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_2_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1248)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_2_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_2_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_2_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1248)
#define GP_WB_DMAS_ACCESS_LATENCY_2_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_2_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_2_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124a)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_2_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_2_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_2_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124b)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_2_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_2_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_2_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124c)
#define GP_WB_DMAS_SET_WRITE_PTR_2_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_2_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_2_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124c)
#define GP_WB_DMAS_SET_READ_PTR_2_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_2_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_2_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124c)
#define GP_WB_DMAS_RESET_POINTERS_2_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_2_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_2_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124d)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_2_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_2_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_2_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124e)
#define GP_WB_DMAS_INTERNAL_PTR_2_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_2_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_2_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_2_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x124e)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_2_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_2_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_2_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1250)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_2_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_2_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_2_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1250)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_2_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1254)
#define GP_WB_DMAS_SRC_ADDR_3_LEN     3
#define GP_WB_DMAS_SRC_ADDR_3_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_3_LSB     0

#define GP_WB_DMAS_DEST_ADDR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1258)
#define GP_WB_DMAS_DEST_ADDR_3_LEN     3
#define GP_WB_DMAS_DEST_ADDR_3_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_3_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x125c)
#define GP_WB_DMAS_BUFFER_SIZE_3_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_3_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_3_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x125e)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_3_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_3_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_3_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1260)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_3_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_3_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_3_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1262)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_3_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_3_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_3_LSB     0

#define GP_WB_DMAS_WORD_MODE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1264)
#define GP_WB_DMAS_WORD_MODE_3_LEN     1
#define GP_WB_DMAS_WORD_MODE_3_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_3_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1264)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_3_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_3_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_3_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1264)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_3_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_3_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_3_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1264)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_3_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_3_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_3_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1264)
#define GP_WB_DMAS_ACCESS_LATENCY_3_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_3_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_3_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1266)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_3_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_3_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_3_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1267)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_3_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_3_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_3_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1268)
#define GP_WB_DMAS_SET_WRITE_PTR_3_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_3_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_3_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1268)
#define GP_WB_DMAS_SET_READ_PTR_3_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_3_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_3_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1268)
#define GP_WB_DMAS_RESET_POINTERS_3_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_3_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_3_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1269)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_3_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_3_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_3_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x126a)
#define GP_WB_DMAS_INTERNAL_PTR_3_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_3_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_3_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_3_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x126a)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_3_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_3_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_3_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x126c)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_3_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_3_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_3_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x126c)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_3_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1270)
#define GP_WB_DMAS_SRC_ADDR_4_LEN     3
#define GP_WB_DMAS_SRC_ADDR_4_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_4_LSB     0

#define GP_WB_DMAS_DEST_ADDR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1274)
#define GP_WB_DMAS_DEST_ADDR_4_LEN     3
#define GP_WB_DMAS_DEST_ADDR_4_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_4_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1278)
#define GP_WB_DMAS_BUFFER_SIZE_4_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_4_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_4_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x127a)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_4_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_4_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_4_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x127c)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_4_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_4_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_4_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x127e)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_4_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_4_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_4_LSB     0

#define GP_WB_DMAS_WORD_MODE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1280)
#define GP_WB_DMAS_WORD_MODE_4_LEN     1
#define GP_WB_DMAS_WORD_MODE_4_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_4_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1280)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_4_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_4_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_4_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1280)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_4_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_4_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_4_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1280)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_4_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_4_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_4_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1280)
#define GP_WB_DMAS_ACCESS_LATENCY_4_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_4_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_4_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1282)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_4_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_4_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_4_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1283)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_4_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_4_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_4_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1284)
#define GP_WB_DMAS_SET_WRITE_PTR_4_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_4_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_4_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1284)
#define GP_WB_DMAS_SET_READ_PTR_4_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_4_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_4_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1284)
#define GP_WB_DMAS_RESET_POINTERS_4_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_4_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_4_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1285)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_4_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_4_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_4_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1286)
#define GP_WB_DMAS_INTERNAL_PTR_4_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_4_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_4_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_4_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1286)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_4_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_4_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_4_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1288)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_4_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_4_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_4_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1288)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_4_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x128c)
#define GP_WB_DMAS_SRC_ADDR_5_LEN     3
#define GP_WB_DMAS_SRC_ADDR_5_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_5_LSB     0

#define GP_WB_DMAS_DEST_ADDR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1290)
#define GP_WB_DMAS_DEST_ADDR_5_LEN     3
#define GP_WB_DMAS_DEST_ADDR_5_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_5_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1294)
#define GP_WB_DMAS_BUFFER_SIZE_5_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_5_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_5_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1296)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_5_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_5_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_5_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1298)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_5_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_5_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_5_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129a)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_5_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_5_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_5_LSB     0

#define GP_WB_DMAS_WORD_MODE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129c)
#define GP_WB_DMAS_WORD_MODE_5_LEN     1
#define GP_WB_DMAS_WORD_MODE_5_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_5_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129c)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_5_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_5_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_5_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129c)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_5_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_5_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_5_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129c)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_5_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_5_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_5_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129c)
#define GP_WB_DMAS_ACCESS_LATENCY_5_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_5_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_5_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129e)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_5_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_5_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_5_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x129f)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_5_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_5_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_5_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a0)
#define GP_WB_DMAS_SET_WRITE_PTR_5_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_5_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_5_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a0)
#define GP_WB_DMAS_SET_READ_PTR_5_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_5_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_5_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a0)
#define GP_WB_DMAS_RESET_POINTERS_5_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_5_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_5_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a1)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_5_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_5_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_5_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a2)
#define GP_WB_DMAS_INTERNAL_PTR_5_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_5_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_5_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_5_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a2)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_5_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_5_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_5_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a4)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_5_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_5_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_5_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a4)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_5_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12a8)
#define GP_WB_DMAS_SRC_ADDR_6_LEN     3
#define GP_WB_DMAS_SRC_ADDR_6_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_6_LSB     0

#define GP_WB_DMAS_DEST_ADDR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12ac)
#define GP_WB_DMAS_DEST_ADDR_6_LEN     3
#define GP_WB_DMAS_DEST_ADDR_6_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_6_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b0)
#define GP_WB_DMAS_BUFFER_SIZE_6_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_6_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_6_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b2)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_6_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_6_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_6_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b4)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_6_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_6_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_6_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b6)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_6_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_6_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_6_LSB     0

#define GP_WB_DMAS_WORD_MODE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b8)
#define GP_WB_DMAS_WORD_MODE_6_LEN     1
#define GP_WB_DMAS_WORD_MODE_6_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_6_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b8)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_6_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_6_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_6_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b8)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_6_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_6_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_6_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b8)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_6_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_6_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_6_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12b8)
#define GP_WB_DMAS_ACCESS_LATENCY_6_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_6_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_6_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12ba)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_6_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_6_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_6_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12bb)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_6_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_6_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_6_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12bc)
#define GP_WB_DMAS_SET_WRITE_PTR_6_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_6_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_6_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12bc)
#define GP_WB_DMAS_SET_READ_PTR_6_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_6_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_6_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12bc)
#define GP_WB_DMAS_RESET_POINTERS_6_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_6_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_6_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12bd)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_6_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_6_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_6_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12be)
#define GP_WB_DMAS_INTERNAL_PTR_6_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_6_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_6_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_6_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12be)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_6_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_6_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_6_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12c0)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_6_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_6_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_6_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12c0)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_6_INTERRUPT_LSB     1

#define GP_WB_DMAS_SRC_ADDR_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12c4)
#define GP_WB_DMAS_SRC_ADDR_7_LEN     3
#define GP_WB_DMAS_SRC_ADDR_7_MASK    0x1FFFFF
#define GP_WB_DMAS_SRC_ADDR_7_LSB     0

#define GP_WB_DMAS_DEST_ADDR_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12c8)
#define GP_WB_DMAS_DEST_ADDR_7_LEN     3
#define GP_WB_DMAS_DEST_ADDR_7_MASK    0x1FFFFF
#define GP_WB_DMAS_DEST_ADDR_7_LSB     0

#define GP_WB_DMAS_BUFFER_SIZE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12cc)
#define GP_WB_DMAS_BUFFER_SIZE_7_LEN     2
#define GP_WB_DMAS_BUFFER_SIZE_7_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_SIZE_7_LSB     0

#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12ce)
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_7_LEN     2
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_7_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_ALMOST_COMPLETE_THRESHOLD_7_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_VALUE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d0)
#define GP_WB_DMAS_BUFFER_PTR_VALUE_7_LEN     2
#define GP_WB_DMAS_BUFFER_PTR_VALUE_7_MASK    0x0FFF
#define GP_WB_DMAS_BUFFER_PTR_VALUE_7_LSB     0

#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d2)
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_7_LEN     1
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_7_MASK    0x01
#define GP_WB_DMAS_BUFFER_PTR_WRAP_VALUE_7_LSB     0

#define GP_WB_DMAS_WORD_MODE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d4)
#define GP_WB_DMAS_WORD_MODE_7_LEN     1
#define GP_WB_DMAS_WORD_MODE_7_MASK    0x0003
#define GP_WB_DMAS_WORD_MODE_7_LSB     0

#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d4)
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_7_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_7_MASK    0x007C
#define GP_WB_DMAS_CPY_TRIGGER_SRC_SELECT_7_LSB     2

#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d4)
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_7_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_7_MASK    0x0080
#define GP_WB_DMAS_CPY_TRIGGER_BY_REGMAP_7_LSB     7

#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d4)
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_7_LEN     1
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_7_MASK    0x0100
#define GP_WB_DMAS_BUFFER_COMPLETE_INTERRUPT_MODE_7_LSB     8

#define GP_WB_DMAS_ACCESS_LATENCY_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d4)
#define GP_WB_DMAS_ACCESS_LATENCY_7_LEN     1
#define GP_WB_DMAS_ACCESS_LATENCY_7_MASK    0x1E00
#define GP_WB_DMAS_ACCESS_LATENCY_7_LSB     9

#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d6)
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_7_LEN     1
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_7_MASK    0x01
#define GP_WB_DMAS_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_7_LSB     0

#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d7)
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_7_LEN     1
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_7_MASK    0x01
#define GP_WB_DMAS_CIRCULAR_BUFFER_SELECT_7_LSB     0

#define GP_WB_DMAS_SET_WRITE_PTR_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d8)
#define GP_WB_DMAS_SET_WRITE_PTR_7_LEN     1
#define GP_WB_DMAS_SET_WRITE_PTR_7_MASK    0x01
#define GP_WB_DMAS_SET_WRITE_PTR_7_LSB     0

#define GP_WB_DMAS_SET_READ_PTR_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d8)
#define GP_WB_DMAS_SET_READ_PTR_7_LEN     1
#define GP_WB_DMAS_SET_READ_PTR_7_MASK    0x02
#define GP_WB_DMAS_SET_READ_PTR_7_LSB     1

#define GP_WB_DMAS_RESET_POINTERS_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d8)
#define GP_WB_DMAS_RESET_POINTERS_7_LEN     1
#define GP_WB_DMAS_RESET_POINTERS_7_MASK    0x04
#define GP_WB_DMAS_RESET_POINTERS_7_LSB     2

#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12d9)
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_7_LEN     1
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_7_MASK    0x01
#define GP_WB_DMAS_CLR_BUFFER_COMPLETE_INTERRUPT_7_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12da)
#define GP_WB_DMAS_INTERNAL_PTR_7_LEN     2
#define GP_WB_DMAS_INTERNAL_PTR_7_MASK    0x0FFF
#define GP_WB_DMAS_INTERNAL_PTR_7_LSB     0

#define GP_WB_DMAS_INTERNAL_PTR_WRAP_7_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12da)
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_7_LEN     1
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_7_MASK    0x1000
#define GP_WB_DMAS_INTERNAL_PTR_WRAP_7_LSB     12

#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12dc)
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_7_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_7_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_BUFFER_COMPLETE_7_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12dc)
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_MASK    0x02
#define GP_WB_DMAS_UNMASKED_BUFFER_ALMOST_COMPLETE_7_INTERRUPT_LSB     1

#define GP_WB_DMAS_CLK_ENA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12dd)
#define GP_WB_DMAS_CLK_ENA_LEN     1
#define GP_WB_DMAS_CLK_ENA_MASK    0x01
#define GP_WB_DMAS_CLK_ENA_LSB     0

#define GP_WB_DMAS_CHANNEL_SWITCH_LATENCY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12dd)
#define GP_WB_DMAS_CHANNEL_SWITCH_LATENCY_LEN     1
#define GP_WB_DMAS_CHANNEL_SWITCH_LATENCY_MASK    0x1E
#define GP_WB_DMAS_CHANNEL_SWITCH_LATENCY_LSB     1

#define GP_WB_DMAS_CLR_CPY_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12de)
#define GP_WB_DMAS_CLR_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_DMAS_CLR_CPY_ERR_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_CLR_CPY_ERR_INTERRUPT_LSB     0

#define GP_WB_DMAS_UNMASKED_CPY_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x12df)
#define GP_WB_DMAS_UNMASKED_CPY_ERR_INTERRUPT_LEN     1
#define GP_WB_DMAS_UNMASKED_CPY_ERR_INTERRUPT_MASK    0x01
#define GP_WB_DMAS_UNMASKED_CPY_ERR_INTERRUPT_LSB     0

/***************************
 * layout: i2s_m
 ***************************/
#define GP_WB_I2S_M_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1300) 
#define GP_WB_I2S_M_SIZE  0x000A
#define GP_WB_I2S_M_MAX_MEMBER_SIZE  4

#define GP_WB_I2S_M_TX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1300)
#define GP_WB_I2S_M_TX_DATA_LEN     1
#define GP_WB_I2S_M_TX_DATA_MASK    0xFF
#define GP_WB_I2S_M_TX_DATA_LSB     0

#define GP_WB_I2S_M_RX_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1301)
#define GP_WB_I2S_M_RX_DATA_LEN     1
#define GP_WB_I2S_M_RX_DATA_MASK    0xFF
#define GP_WB_I2S_M_RX_DATA_LSB     0

#define GP_WB_I2S_M_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_ENABLE_LEN     1
#define GP_WB_I2S_M_ENABLE_MASK    0x00000001
#define GP_WB_I2S_M_ENABLE_LSB     0

#define GP_WB_I2S_M_SELECT_CLK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_SELECT_CLK_LEN     1
#define GP_WB_I2S_M_SELECT_CLK_MASK    0x00000006
#define GP_WB_I2S_M_SELECT_CLK_LSB     1

#define GP_WB_I2S_M_SLAVE_MODE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_SLAVE_MODE_LEN     1
#define GP_WB_I2S_M_SLAVE_MODE_MASK    0x00000008
#define GP_WB_I2S_M_SLAVE_MODE_LSB     3

#define GP_WB_I2S_M_WS_OFFSET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_WS_OFFSET_LEN     1
#define GP_WB_I2S_M_WS_OFFSET_MASK    0x00000070
#define GP_WB_I2S_M_WS_OFFSET_LSB     4

#define GP_WB_I2S_M_SCK_FREQ_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_SCK_FREQ_LEN     1
#define GP_WB_I2S_M_SCK_FREQ_MASK    0x0000FF00
#define GP_WB_I2S_M_SCK_FREQ_LSB     8

#define GP_WB_I2S_M_WORD_LEN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_WORD_LEN_LEN     1
#define GP_WB_I2S_M_WORD_LEN_MASK    0x00FF0000
#define GP_WB_I2S_M_WORD_LEN_LSB     16

#define GP_WB_I2S_M_TX_BYTES_LEFT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_TX_BYTES_LEFT_LEN     1
#define GP_WB_I2S_M_TX_BYTES_LEFT_MASK    0x07000000
#define GP_WB_I2S_M_TX_BYTES_LEFT_LSB     24

#define GP_WB_I2S_M_TX_BYTES_RIGHT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1304)
#define GP_WB_I2S_M_TX_BYTES_RIGHT_LEN     1
#define GP_WB_I2S_M_TX_BYTES_RIGHT_MASK    0x38000000
#define GP_WB_I2S_M_TX_BYTES_RIGHT_LSB     27

#define GP_WB_I2S_M_RX_BYTES_LEFT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1308)
#define GP_WB_I2S_M_RX_BYTES_LEFT_LEN     1
#define GP_WB_I2S_M_RX_BYTES_LEFT_MASK    0x07
#define GP_WB_I2S_M_RX_BYTES_LEFT_LSB     0

#define GP_WB_I2S_M_RX_BYTES_RIGHT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1308)
#define GP_WB_I2S_M_RX_BYTES_RIGHT_LEN     1
#define GP_WB_I2S_M_RX_BYTES_RIGHT_MASK    0x38
#define GP_WB_I2S_M_RX_BYTES_RIGHT_LSB     3

#define GP_WB_I2S_M_ENABLE_PRESCALER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1308)
#define GP_WB_I2S_M_ENABLE_PRESCALER_LEN     1
#define GP_WB_I2S_M_ENABLE_PRESCALER_MASK    0x40
#define GP_WB_I2S_M_ENABLE_PRESCALER_LSB     6

#define GP_WB_I2S_M_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1309)
#define GP_WB_I2S_M_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_I2S_M_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x01
#define GP_WB_I2S_M_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     0

#define GP_WB_I2S_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1309)
#define GP_WB_I2S_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_I2S_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_I2S_M_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     1

/***************************
 * layout: asp
 ***************************/
#define GP_WB_ASP_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320) 
#define GP_WB_ASP_SIZE  0x000F
#define GP_WB_ASP_MAX_MEMBER_SIZE  4

#define GP_WB_ASP_DECIMATION_FACTOR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320)
#define GP_WB_ASP_DECIMATION_FACTOR_LEN     1
#define GP_WB_ASP_DECIMATION_FACTOR_MASK    0x007F
#define GP_WB_ASP_DECIMATION_FACTOR_LSB     0

#define GP_WB_ASP_BYPASS_CIC_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320)
#define GP_WB_ASP_BYPASS_CIC_LEN     1
#define GP_WB_ASP_BYPASS_CIC_MASK    0x0080
#define GP_WB_ASP_BYPASS_CIC_LSB     7

#define GP_WB_ASP_DATA_SETUP_TIME_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320)
#define GP_WB_ASP_DATA_SETUP_TIME_LEN     1
#define GP_WB_ASP_DATA_SETUP_TIME_MASK    0x0300
#define GP_WB_ASP_DATA_SETUP_TIME_LSB     8

#define GP_WB_ASP_SAMPLE_DATASTREAM_0_SETTING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320)
#define GP_WB_ASP_SAMPLE_DATASTREAM_0_SETTING_LEN     1
#define GP_WB_ASP_SAMPLE_DATASTREAM_0_SETTING_MASK    0x0C00
#define GP_WB_ASP_SAMPLE_DATASTREAM_0_SETTING_LSB     10

#define GP_WB_ASP_SAMPLE_DATASTREAM_1_SETTING_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320)
#define GP_WB_ASP_SAMPLE_DATASTREAM_1_SETTING_LEN     1
#define GP_WB_ASP_SAMPLE_DATASTREAM_1_SETTING_MASK    0x3000
#define GP_WB_ASP_SAMPLE_DATASTREAM_1_SETTING_LSB     12

#define GP_WB_ASP_USE_FRACT_CLOCK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1320)
#define GP_WB_ASP_USE_FRACT_CLOCK_LEN     1
#define GP_WB_ASP_USE_FRACT_CLOCK_MASK    0x4000
#define GP_WB_ASP_USE_FRACT_CLOCK_LSB     14

#define GP_WB_ASP_PCM_LSB_OVERRULE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1322)
#define GP_WB_ASP_PCM_LSB_OVERRULE_LEN     1
#define GP_WB_ASP_PCM_LSB_OVERRULE_MASK    0x0F
#define GP_WB_ASP_PCM_LSB_OVERRULE_LSB     0

#define GP_WB_ASP_PCM_LSB_OVERRULE_EN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1322)
#define GP_WB_ASP_PCM_LSB_OVERRULE_EN_LEN     1
#define GP_WB_ASP_PCM_LSB_OVERRULE_EN_MASK    0x10
#define GP_WB_ASP_PCM_LSB_OVERRULE_EN_LSB     4

#define GP_WB_ASP_UNMASKED_DATASTREAM_0_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1323)
#define GP_WB_ASP_UNMASKED_DATASTREAM_0_VALID_INTERRUPT_LEN     1
#define GP_WB_ASP_UNMASKED_DATASTREAM_0_VALID_INTERRUPT_MASK    0x01
#define GP_WB_ASP_UNMASKED_DATASTREAM_0_VALID_INTERRUPT_LSB     0

#define GP_WB_ASP_UNMASKED_DATASTREAM_1_VALID_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1323)
#define GP_WB_ASP_UNMASKED_DATASTREAM_1_VALID_INTERRUPT_LEN     1
#define GP_WB_ASP_UNMASKED_DATASTREAM_1_VALID_INTERRUPT_MASK    0x02
#define GP_WB_ASP_UNMASKED_DATASTREAM_1_VALID_INTERRUPT_LSB     1

#define GP_WB_ASP_DATASTREAM_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1324)
#define GP_WB_ASP_DATASTREAM_0_LEN     2
#define GP_WB_ASP_DATASTREAM_0_MASK    0x0000FFFF
#define GP_WB_ASP_DATASTREAM_0_LSB     0

#define GP_WB_ASP_DATASTREAM_EXTENDED_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1324)
#define GP_WB_ASP_DATASTREAM_EXTENDED_0_LEN     4
#define GP_WB_ASP_DATASTREAM_EXTENDED_0_MASK    0xFFFFFFFF
#define GP_WB_ASP_DATASTREAM_EXTENDED_0_LSB     0

#define GP_WB_ASP_DATASTREAM_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1328)
#define GP_WB_ASP_DATASTREAM_1_LEN     2
#define GP_WB_ASP_DATASTREAM_1_MASK    0x0000FFFF
#define GP_WB_ASP_DATASTREAM_1_LSB     0

#define GP_WB_ASP_DATASTREAM_EXTENDED_1_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1328)
#define GP_WB_ASP_DATASTREAM_EXTENDED_1_LEN     4
#define GP_WB_ASP_DATASTREAM_EXTENDED_1_MASK    0xFFFFFFFF
#define GP_WB_ASP_DATASTREAM_EXTENDED_1_LSB     0

#define GP_WB_ASP_CLK_2M_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x132c)
#define GP_WB_ASP_CLK_2M_ENABLE_LEN     1
#define GP_WB_ASP_CLK_2M_ENABLE_MASK    0x01
#define GP_WB_ASP_CLK_2M_ENABLE_LSB     0

#define GP_WB_ASP_CIC_DIAGNOSTICS_CLR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x132d)
#define GP_WB_ASP_CIC_DIAGNOSTICS_CLR_LEN     1
#define GP_WB_ASP_CIC_DIAGNOSTICS_CLR_MASK    0x01
#define GP_WB_ASP_CIC_DIAGNOSTICS_CLR_LSB     0

#define GP_WB_ASP_CIC_DIAGNOSTICS_OUT_OF_RANGE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x132e)
#define GP_WB_ASP_CIC_DIAGNOSTICS_OUT_OF_RANGE_LEN     1
#define GP_WB_ASP_CIC_DIAGNOSTICS_OUT_OF_RANGE_MASK    0x01
#define GP_WB_ASP_CIC_DIAGNOSTICS_OUT_OF_RANGE_LSB     0

#define GP_WB_ASP_CIC_DIAGNOSTICS_FULL_RANGE_USED_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x132e)
#define GP_WB_ASP_CIC_DIAGNOSTICS_FULL_RANGE_USED_LEN     1
#define GP_WB_ASP_CIC_DIAGNOSTICS_FULL_RANGE_USED_MASK    0x02
#define GP_WB_ASP_CIC_DIAGNOSTICS_FULL_RANGE_USED_LSB     1

/***************************
 * layout: sec_proc_ctrl
 ***************************/
#define GP_WB_SEC_PROC_CTRL_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1330) 
#define GP_WB_SEC_PROC_CTRL_SIZE  0x0006
#define GP_WB_SEC_PROC_CTRL_MAX_MEMBER_SIZE  1

#define GP_WB_SEC_PROC_CTRL_CLR_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1330)
#define GP_WB_SEC_PROC_CTRL_CLR_ERR_INTERRUPT_LEN     1
#define GP_WB_SEC_PROC_CTRL_CLR_ERR_INTERRUPT_MASK    0x01
#define GP_WB_SEC_PROC_CTRL_CLR_ERR_INTERRUPT_LSB     0

#define GP_WB_SEC_PROC_CTRL_UNMASKED_CRYPTO_MASTER_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1331)
#define GP_WB_SEC_PROC_CTRL_UNMASKED_CRYPTO_MASTER_INTERRUPT_LEN     1
#define GP_WB_SEC_PROC_CTRL_UNMASKED_CRYPTO_MASTER_INTERRUPT_MASK    0x01
#define GP_WB_SEC_PROC_CTRL_UNMASKED_CRYPTO_MASTER_INTERRUPT_LSB     0

#define GP_WB_SEC_PROC_CTRL_UNMASKED_TRNG_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1331)
#define GP_WB_SEC_PROC_CTRL_UNMASKED_TRNG_INTERRUPT_LEN     1
#define GP_WB_SEC_PROC_CTRL_UNMASKED_TRNG_INTERRUPT_MASK    0x02
#define GP_WB_SEC_PROC_CTRL_UNMASKED_TRNG_INTERRUPT_LSB     1

#define GP_WB_SEC_PROC_CTRL_UNMASKED_PKE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1331)
#define GP_WB_SEC_PROC_CTRL_UNMASKED_PKE_INTERRUPT_LEN     1
#define GP_WB_SEC_PROC_CTRL_UNMASKED_PKE_INTERRUPT_MASK    0x04
#define GP_WB_SEC_PROC_CTRL_UNMASKED_PKE_INTERRUPT_LSB     2

#define GP_WB_SEC_PROC_CTRL_UNMASKED_ERR_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1331)
#define GP_WB_SEC_PROC_CTRL_UNMASKED_ERR_INTERRUPT_LEN     1
#define GP_WB_SEC_PROC_CTRL_UNMASKED_ERR_INTERRUPT_MASK    0x08
#define GP_WB_SEC_PROC_CTRL_UNMASKED_ERR_INTERRUPT_LSB     3

#define GP_WB_SEC_PROC_CTRL_USE_SKEY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1332)
#define GP_WB_SEC_PROC_CTRL_USE_SKEY_LEN     1
#define GP_WB_SEC_PROC_CTRL_USE_SKEY_MASK    0x01
#define GP_WB_SEC_PROC_CTRL_USE_SKEY_LSB     0

#define GP_WB_SEC_PROC_CTRL_SEC_PROC_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1332)
#define GP_WB_SEC_PROC_CTRL_SEC_PROC_ENABLE_LEN     1
#define GP_WB_SEC_PROC_CTRL_SEC_PROC_ENABLE_MASK    0x02
#define GP_WB_SEC_PROC_CTRL_SEC_PROC_ENABLE_LSB     1

#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1333)
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_ENABLE_LEN     1
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_ENABLE_MASK    0x01
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_ENABLE_LSB     0

#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1333)
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_ENABLE_LEN     1
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_ENABLE_MASK    0x02
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_ENABLE_LSB     1

#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1334)
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_START_LEN     1
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_START_MASK    0x01
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_START_LSB     0

#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_START_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1334)
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_START_LEN     1
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_START_MASK    0x02
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_START_LSB     1

#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1335)
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_RDY_LEN     1
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_RDY_MASK    0x01
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_RDY_LSB     0

#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1335)
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_OK_LEN     1
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_OK_MASK    0x02
#define GP_WB_SEC_PROC_CTRL_DATARAM_BIST_OK_LSB     1

#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_RDY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1335)
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_RDY_LEN     1
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_RDY_MASK    0x04
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_RDY_LSB     2

#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_OK_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1335)
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_OK_LEN     1
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_OK_MASK    0x08
#define GP_WB_SEC_PROC_CTRL_CODEROM_BIST_OK_LSB     3

/***************************
 * layout: rpa_acc
 ***************************/
#define GP_WB_RPA_ACC_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1340) 
#define GP_WB_RPA_ACC_SIZE  0x0013
#define GP_WB_RPA_ACC_MAX_MEMBER_SIZE  3

#define GP_WB_RPA_ACC_KEY_TABLE_PTR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1340)
#define GP_WB_RPA_ACC_KEY_TABLE_PTR_LEN     3
#define GP_WB_RPA_ACC_KEY_TABLE_PTR_MASK    0x03FFFF
#define GP_WB_RPA_ACC_KEY_TABLE_PTR_LSB     0

#define GP_WB_RPA_ACC_NUM_KEY_ENTRIES_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1343)
#define GP_WB_RPA_ACC_NUM_KEY_ENTRIES_LEN     1
#define GP_WB_RPA_ACC_NUM_KEY_ENTRIES_MASK    0x1F
#define GP_WB_RPA_ACC_NUM_KEY_ENTRIES_LSB     0

#define GP_WB_RPA_ACC_PRAND_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1344)
#define GP_WB_RPA_ACC_PRAND_DATA_LEN     3
#define GP_WB_RPA_ACC_PRAND_DATA_MASK    0xFFFFFF
#define GP_WB_RPA_ACC_PRAND_DATA_LSB     0

#define GP_WB_RPA_ACC_AH_DATA_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1348)
#define GP_WB_RPA_ACC_AH_DATA_LEN     3
#define GP_WB_RPA_ACC_AH_DATA_MASK    0xFFFFFF
#define GP_WB_RPA_ACC_AH_DATA_LSB     0

#define GP_WB_RPA_ACC_START_SEARCH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134b)
#define GP_WB_RPA_ACC_START_SEARCH_LEN     1
#define GP_WB_RPA_ACC_START_SEARCH_MASK    0x01
#define GP_WB_RPA_ACC_START_SEARCH_LSB     0

#define GP_WB_RPA_ACC_STOP_SEARCH_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134b)
#define GP_WB_RPA_ACC_STOP_SEARCH_LEN     1
#define GP_WB_RPA_ACC_STOP_SEARCH_MASK    0x02
#define GP_WB_RPA_ACC_STOP_SEARCH_LSB     1

#define GP_WB_RPA_ACC_CLR_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134b)
#define GP_WB_RPA_ACC_CLR_DONE_INTERRUPT_LEN     1
#define GP_WB_RPA_ACC_CLR_DONE_INTERRUPT_MASK    0x04
#define GP_WB_RPA_ACC_CLR_DONE_INTERRUPT_LSB     2

#define GP_WB_RPA_ACC_BUSY_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134c)
#define GP_WB_RPA_ACC_BUSY_LEN     1
#define GP_WB_RPA_ACC_BUSY_MASK    0x01
#define GP_WB_RPA_ACC_BUSY_LSB     0

#define GP_WB_RPA_ACC_MEM_ERR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134c)
#define GP_WB_RPA_ACC_MEM_ERR_LEN     1
#define GP_WB_RPA_ACC_MEM_ERR_MASK    0x02
#define GP_WB_RPA_ACC_MEM_ERR_LSB     1

#define GP_WB_RPA_ACC_MATCH_FOUND_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134c)
#define GP_WB_RPA_ACC_MATCH_FOUND_LEN     1
#define GP_WB_RPA_ACC_MATCH_FOUND_MASK    0x04
#define GP_WB_RPA_ACC_MATCH_FOUND_LSB     2

#define GP_WB_RPA_ACC_MATCH_IDX_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134c)
#define GP_WB_RPA_ACC_MATCH_IDX_LEN     1
#define GP_WB_RPA_ACC_MATCH_IDX_MASK    0xF8
#define GP_WB_RPA_ACC_MATCH_IDX_LSB     3

#define GP_WB_RPA_ACC_UNMASKED_DONE_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x134d)
#define GP_WB_RPA_ACC_UNMASKED_DONE_INTERRUPT_LEN     1
#define GP_WB_RPA_ACC_UNMASKED_DONE_INTERRUPT_MASK    0x01
#define GP_WB_RPA_ACC_UNMASKED_DONE_INTERRUPT_LSB     0

#define GP_WB_RPA_ACC_HASH_DATA_OUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1350)
#define GP_WB_RPA_ACC_HASH_DATA_OUT_LEN     3
#define GP_WB_RPA_ACC_HASH_DATA_OUT_MASK    0xFFFFFF
#define GP_WB_RPA_ACC_HASH_DATA_OUT_LSB     0

/***************************
 * layout: timers
 ***************************/
#define GP_WB_TIMERS_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1380) 
#define GP_WB_TIMERS_SIZE  0x003C
#define GP_WB_TIMERS_MAX_MEMBER_SIZE  2

#define GP_WB_TIMERS_TMR0_PRESCALER_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1380)
#define GP_WB_TIMERS_TMR0_PRESCALER_DIV_LEN     1
#define GP_WB_TIMERS_TMR0_PRESCALER_DIV_MASK    0x0F
#define GP_WB_TIMERS_TMR0_PRESCALER_DIV_LSB     0

#define GP_WB_TIMERS_TMR0_CLK_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1380)
#define GP_WB_TIMERS_TMR0_CLK_SEL_LEN     1
#define GP_WB_TIMERS_TMR0_CLK_SEL_MASK    0x10
#define GP_WB_TIMERS_TMR0_CLK_SEL_LSB     4

#define GP_WB_TIMERS_TMR0_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1382)
#define GP_WB_TIMERS_TMR0_THRESHOLD_LEN     2
#define GP_WB_TIMERS_TMR0_THRESHOLD_MASK    0xFFFF
#define GP_WB_TIMERS_TMR0_THRESHOLD_LSB     0

#define GP_WB_TIMERS_TMR0_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1384)
#define GP_WB_TIMERS_TMR0_VALUE_LEN     2
#define GP_WB_TIMERS_TMR0_VALUE_MASK    0xFFFF
#define GP_WB_TIMERS_TMR0_VALUE_LSB     0

#define GP_WB_TIMERS_TMR0_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1386)
#define GP_WB_TIMERS_TMR0_PRESET_LEN     1
#define GP_WB_TIMERS_TMR0_PRESET_MASK    0x01
#define GP_WB_TIMERS_TMR0_PRESET_LSB     0

#define GP_WB_TIMERS_UNMASKED_TMR0_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1387)
#define GP_WB_TIMERS_UNMASKED_TMR0_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_UNMASKED_TMR0_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_UNMASKED_TMR0_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_CLR_TMR0_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1388)
#define GP_WB_TIMERS_CLR_TMR0_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_CLR_TMR0_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_CLR_TMR0_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_TMR1_PRESCALER_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x138c)
#define GP_WB_TIMERS_TMR1_PRESCALER_DIV_LEN     1
#define GP_WB_TIMERS_TMR1_PRESCALER_DIV_MASK    0x0F
#define GP_WB_TIMERS_TMR1_PRESCALER_DIV_LSB     0

#define GP_WB_TIMERS_TMR1_CLK_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x138c)
#define GP_WB_TIMERS_TMR1_CLK_SEL_LEN     1
#define GP_WB_TIMERS_TMR1_CLK_SEL_MASK    0x10
#define GP_WB_TIMERS_TMR1_CLK_SEL_LSB     4

#define GP_WB_TIMERS_TMR1_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x138e)
#define GP_WB_TIMERS_TMR1_THRESHOLD_LEN     2
#define GP_WB_TIMERS_TMR1_THRESHOLD_MASK    0xFFFF
#define GP_WB_TIMERS_TMR1_THRESHOLD_LSB     0

#define GP_WB_TIMERS_TMR1_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1390)
#define GP_WB_TIMERS_TMR1_VALUE_LEN     2
#define GP_WB_TIMERS_TMR1_VALUE_MASK    0xFFFF
#define GP_WB_TIMERS_TMR1_VALUE_LSB     0

#define GP_WB_TIMERS_TMR1_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1392)
#define GP_WB_TIMERS_TMR1_PRESET_LEN     1
#define GP_WB_TIMERS_TMR1_PRESET_MASK    0x01
#define GP_WB_TIMERS_TMR1_PRESET_LSB     0

#define GP_WB_TIMERS_UNMASKED_TMR1_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1393)
#define GP_WB_TIMERS_UNMASKED_TMR1_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_UNMASKED_TMR1_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_UNMASKED_TMR1_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_CLR_TMR1_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1394)
#define GP_WB_TIMERS_CLR_TMR1_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_CLR_TMR1_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_CLR_TMR1_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_TMR2_PRESCALER_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1398)
#define GP_WB_TIMERS_TMR2_PRESCALER_DIV_LEN     1
#define GP_WB_TIMERS_TMR2_PRESCALER_DIV_MASK    0x0F
#define GP_WB_TIMERS_TMR2_PRESCALER_DIV_LSB     0

#define GP_WB_TIMERS_TMR2_CLK_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1398)
#define GP_WB_TIMERS_TMR2_CLK_SEL_LEN     1
#define GP_WB_TIMERS_TMR2_CLK_SEL_MASK    0x30
#define GP_WB_TIMERS_TMR2_CLK_SEL_LSB     4

#define GP_WB_TIMERS_TMR2_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x139a)
#define GP_WB_TIMERS_TMR2_THRESHOLD_LEN     2
#define GP_WB_TIMERS_TMR2_THRESHOLD_MASK    0xFFFF
#define GP_WB_TIMERS_TMR2_THRESHOLD_LSB     0

#define GP_WB_TIMERS_TMR2_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x139c)
#define GP_WB_TIMERS_TMR2_VALUE_LEN     2
#define GP_WB_TIMERS_TMR2_VALUE_MASK    0xFFFF
#define GP_WB_TIMERS_TMR2_VALUE_LSB     0

#define GP_WB_TIMERS_TMR2_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x139e)
#define GP_WB_TIMERS_TMR2_PRESET_LEN     1
#define GP_WB_TIMERS_TMR2_PRESET_MASK    0x01
#define GP_WB_TIMERS_TMR2_PRESET_LSB     0

#define GP_WB_TIMERS_UNMASKED_TMR2_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x139f)
#define GP_WB_TIMERS_UNMASKED_TMR2_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_UNMASKED_TMR2_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_UNMASKED_TMR2_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_CLR_TMR2_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13a0)
#define GP_WB_TIMERS_CLR_TMR2_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_CLR_TMR2_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_CLR_TMR2_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_TMR3_PRESCALER_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13a4)
#define GP_WB_TIMERS_TMR3_PRESCALER_DIV_LEN     1
#define GP_WB_TIMERS_TMR3_PRESCALER_DIV_MASK    0x0F
#define GP_WB_TIMERS_TMR3_PRESCALER_DIV_LSB     0

#define GP_WB_TIMERS_TMR3_CLK_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13a4)
#define GP_WB_TIMERS_TMR3_CLK_SEL_LEN     1
#define GP_WB_TIMERS_TMR3_CLK_SEL_MASK    0x30
#define GP_WB_TIMERS_TMR3_CLK_SEL_LSB     4

#define GP_WB_TIMERS_TMR3_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13a6)
#define GP_WB_TIMERS_TMR3_THRESHOLD_LEN     2
#define GP_WB_TIMERS_TMR3_THRESHOLD_MASK    0xFFFF
#define GP_WB_TIMERS_TMR3_THRESHOLD_LSB     0

#define GP_WB_TIMERS_TMR3_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13a8)
#define GP_WB_TIMERS_TMR3_VALUE_LEN     2
#define GP_WB_TIMERS_TMR3_VALUE_MASK    0xFFFF
#define GP_WB_TIMERS_TMR3_VALUE_LSB     0

#define GP_WB_TIMERS_TMR3_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13aa)
#define GP_WB_TIMERS_TMR3_PRESET_LEN     1
#define GP_WB_TIMERS_TMR3_PRESET_MASK    0x01
#define GP_WB_TIMERS_TMR3_PRESET_LSB     0

#define GP_WB_TIMERS_UNMASKED_TMR3_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13ab)
#define GP_WB_TIMERS_UNMASKED_TMR3_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_UNMASKED_TMR3_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_UNMASKED_TMR3_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_CLR_TMR3_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13ac)
#define GP_WB_TIMERS_CLR_TMR3_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_CLR_TMR3_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_CLR_TMR3_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_TMR4_PRESCALER_DIV_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b0)
#define GP_WB_TIMERS_TMR4_PRESCALER_DIV_LEN     1
#define GP_WB_TIMERS_TMR4_PRESCALER_DIV_MASK    0x0F
#define GP_WB_TIMERS_TMR4_PRESCALER_DIV_LSB     0

#define GP_WB_TIMERS_TMR4_CLK_SEL_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b0)
#define GP_WB_TIMERS_TMR4_CLK_SEL_LEN     1
#define GP_WB_TIMERS_TMR4_CLK_SEL_MASK    0x70
#define GP_WB_TIMERS_TMR4_CLK_SEL_LSB     4

#define GP_WB_TIMERS_TMR4_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b2)
#define GP_WB_TIMERS_TMR4_THRESHOLD_LEN     2
#define GP_WB_TIMERS_TMR4_THRESHOLD_MASK    0xFFFF
#define GP_WB_TIMERS_TMR4_THRESHOLD_LSB     0

#define GP_WB_TIMERS_TMR4_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b4)
#define GP_WB_TIMERS_TMR4_VALUE_LEN     2
#define GP_WB_TIMERS_TMR4_VALUE_MASK    0xFFFF
#define GP_WB_TIMERS_TMR4_VALUE_LSB     0

#define GP_WB_TIMERS_TMR4_PRESET_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b6)
#define GP_WB_TIMERS_TMR4_PRESET_LEN     1
#define GP_WB_TIMERS_TMR4_PRESET_MASK    0x01
#define GP_WB_TIMERS_TMR4_PRESET_LSB     0

#define GP_WB_TIMERS_UNMASKED_TMR4_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b7)
#define GP_WB_TIMERS_UNMASKED_TMR4_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_UNMASKED_TMR4_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_UNMASKED_TMR4_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_CLR_TMR4_WRAP_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b8)
#define GP_WB_TIMERS_CLR_TMR4_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMERS_CLR_TMR4_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMERS_CLR_TMR4_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMERS_TMR0_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b9)
#define GP_WB_TIMERS_TMR0_ENABLE_LEN     1
#define GP_WB_TIMERS_TMR0_ENABLE_MASK    0x01
#define GP_WB_TIMERS_TMR0_ENABLE_LSB     0

#define GP_WB_TIMERS_TMR1_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b9)
#define GP_WB_TIMERS_TMR1_ENABLE_LEN     1
#define GP_WB_TIMERS_TMR1_ENABLE_MASK    0x02
#define GP_WB_TIMERS_TMR1_ENABLE_LSB     1

#define GP_WB_TIMERS_TMR2_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b9)
#define GP_WB_TIMERS_TMR2_ENABLE_LEN     1
#define GP_WB_TIMERS_TMR2_ENABLE_MASK    0x04
#define GP_WB_TIMERS_TMR2_ENABLE_LSB     2

#define GP_WB_TIMERS_TMR3_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b9)
#define GP_WB_TIMERS_TMR3_ENABLE_LEN     1
#define GP_WB_TIMERS_TMR3_ENABLE_MASK    0x08
#define GP_WB_TIMERS_TMR3_ENABLE_LSB     3

#define GP_WB_TIMERS_TMR4_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13b9)
#define GP_WB_TIMERS_TMR4_ENABLE_LEN     1
#define GP_WB_TIMERS_TMR4_ENABLE_MASK    0x10
#define GP_WB_TIMERS_TMR4_ENABLE_LSB     4

#define GP_WB_TIMERS_TMR_PRESET_VALUE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x13ba)
#define GP_WB_TIMERS_TMR_PRESET_VALUE_LEN     2
#define GP_WB_TIMERS_TMR_PRESET_VALUE_MASK    0xFFFF
#define GP_WB_TIMERS_TMR_PRESET_VALUE_LSB     0

/***************************
 * layout: pwms
 ***************************/
#define GP_WB_PWMS_BASE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1400) 
#define GP_WB_PWMS_SIZE  0x0066
#define GP_WB_PWMS_MAX_MEMBER_SIZE  3

#define GP_WB_PWMS_TIMESTAMP0_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1400)
#define GP_WB_PWMS_TIMESTAMP0_ENABLE_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_ENABLE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP0_ENABLE_LSB     0

#define GP_WB_PWMS_TIMESTAMP0_FIFO_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1400)
#define GP_WB_PWMS_TIMESTAMP0_FIFO_SIZE_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_FIFO_SIZE_MASK    0x06
#define GP_WB_PWMS_TIMESTAMP0_FIFO_SIZE_LSB     1

#define GP_WB_PWMS_TIMESTAMP0_STABLE_LOW_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1401)
#define GP_WB_PWMS_TIMESTAMP0_STABLE_LOW_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_STABLE_LOW_POWER_MASK    0x07
#define GP_WB_PWMS_TIMESTAMP0_STABLE_LOW_POWER_LSB     0

#define GP_WB_PWMS_TIMESTAMP0_STABLE_HIGH_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1401)
#define GP_WB_PWMS_TIMESTAMP0_STABLE_HIGH_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_STABLE_HIGH_POWER_MASK    0x70
#define GP_WB_PWMS_TIMESTAMP0_STABLE_HIGH_POWER_LSB     4

#define GP_WB_PWMS_TIMESTAMP0_INPUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1402)
#define GP_WB_PWMS_TIMESTAMP0_INPUT_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_INPUT_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP0_INPUT_LSB     0

#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1402)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1402)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_OVERRUN_INTERRUPT_MASK    0x04
#define GP_WB_PWMS_UNMASKED_TIMESTAMP0_OVERRUN_INTERRUPT_LSB     2

#define GP_WB_PWMS_TIMESTAMP0_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1403)
#define GP_WB_PWMS_TIMESTAMP0_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_UPDATE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP0_UPDATE_LSB     0

#define GP_WB_PWMS_TIMESTAMP0_MAIN_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1404)
#define GP_WB_PWMS_TIMESTAMP0_MAIN_0_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_MAIN_0_MASK    0x0000FF
#define GP_WB_PWMS_TIMESTAMP0_MAIN_0_LSB     0

#define GP_WB_PWMS_TIMESTAMP0_MAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1404)
#define GP_WB_PWMS_TIMESTAMP0_MAIN_LEN     2
#define GP_WB_PWMS_TIMESTAMP0_MAIN_MASK    0x00FFFF
#define GP_WB_PWMS_TIMESTAMP0_MAIN_LSB     0

#define GP_WB_PWMS_TIMESTAMP0_FULL_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1404)
#define GP_WB_PWMS_TIMESTAMP0_FULL_COUNTER_LEN     3
#define GP_WB_PWMS_TIMESTAMP0_FULL_COUNTER_MASK    0x7FFFFF
#define GP_WB_PWMS_TIMESTAMP0_FULL_COUNTER_LSB     0

#define GP_WB_PWMS_TIMESTAMP0_CARRIER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1404)
#define GP_WB_PWMS_TIMESTAMP0_CARRIER_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_CARRIER_MASK    0x7F0000
#define GP_WB_PWMS_TIMESTAMP0_CARRIER_LSB     16

#define GP_WB_PWMS_TIMESTAMP0_INPUT_ON_PREVIOUS_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1404)
#define GP_WB_PWMS_TIMESTAMP0_INPUT_ON_PREVIOUS_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP0_INPUT_ON_PREVIOUS_UPDATE_MASK    0x800000
#define GP_WB_PWMS_TIMESTAMP0_INPUT_ON_PREVIOUS_UPDATE_LSB     23

#define GP_WB_PWMS_CLR_TIMESTAMP0_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1407)
#define GP_WB_PWMS_CLR_TIMESTAMP0_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_TIMESTAMP0_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_TIMESTAMP0_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1408)
#define GP_WB_PWMS_TIMESTAMP1_ENABLE_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_ENABLE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP1_ENABLE_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_FIFO_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1408)
#define GP_WB_PWMS_TIMESTAMP1_FIFO_SIZE_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_FIFO_SIZE_MASK    0x06
#define GP_WB_PWMS_TIMESTAMP1_FIFO_SIZE_LSB     1

#define GP_WB_PWMS_TIMESTAMP1_STABLE_LOW_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1409)
#define GP_WB_PWMS_TIMESTAMP1_STABLE_LOW_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_STABLE_LOW_POWER_MASK    0x07
#define GP_WB_PWMS_TIMESTAMP1_STABLE_LOW_POWER_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_STABLE_HIGH_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1409)
#define GP_WB_PWMS_TIMESTAMP1_STABLE_HIGH_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_STABLE_HIGH_POWER_MASK    0x70
#define GP_WB_PWMS_TIMESTAMP1_STABLE_HIGH_POWER_LSB     4

#define GP_WB_PWMS_TIMESTAMP1_INPUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140a)
#define GP_WB_PWMS_TIMESTAMP1_INPUT_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_INPUT_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP1_INPUT_LSB     0

#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140a)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140a)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_OVERRUN_INTERRUPT_MASK    0x04
#define GP_WB_PWMS_UNMASKED_TIMESTAMP1_OVERRUN_INTERRUPT_LSB     2

#define GP_WB_PWMS_TIMESTAMP1_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140b)
#define GP_WB_PWMS_TIMESTAMP1_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_UPDATE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP1_UPDATE_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_MAIN_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140c)
#define GP_WB_PWMS_TIMESTAMP1_MAIN_0_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_MAIN_0_MASK    0x0000FF
#define GP_WB_PWMS_TIMESTAMP1_MAIN_0_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_MAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140c)
#define GP_WB_PWMS_TIMESTAMP1_MAIN_LEN     2
#define GP_WB_PWMS_TIMESTAMP1_MAIN_MASK    0x00FFFF
#define GP_WB_PWMS_TIMESTAMP1_MAIN_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_FULL_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140c)
#define GP_WB_PWMS_TIMESTAMP1_FULL_COUNTER_LEN     3
#define GP_WB_PWMS_TIMESTAMP1_FULL_COUNTER_MASK    0x7FFFFF
#define GP_WB_PWMS_TIMESTAMP1_FULL_COUNTER_LSB     0

#define GP_WB_PWMS_TIMESTAMP1_CARRIER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140c)
#define GP_WB_PWMS_TIMESTAMP1_CARRIER_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_CARRIER_MASK    0x7F0000
#define GP_WB_PWMS_TIMESTAMP1_CARRIER_LSB     16

#define GP_WB_PWMS_TIMESTAMP1_INPUT_ON_PREVIOUS_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140c)
#define GP_WB_PWMS_TIMESTAMP1_INPUT_ON_PREVIOUS_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP1_INPUT_ON_PREVIOUS_UPDATE_MASK    0x800000
#define GP_WB_PWMS_TIMESTAMP1_INPUT_ON_PREVIOUS_UPDATE_LSB     23

#define GP_WB_PWMS_CLR_TIMESTAMP1_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x140f)
#define GP_WB_PWMS_CLR_TIMESTAMP1_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_TIMESTAMP1_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_TIMESTAMP1_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1410)
#define GP_WB_PWMS_TIMESTAMP2_ENABLE_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_ENABLE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP2_ENABLE_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_FIFO_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1410)
#define GP_WB_PWMS_TIMESTAMP2_FIFO_SIZE_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_FIFO_SIZE_MASK    0x06
#define GP_WB_PWMS_TIMESTAMP2_FIFO_SIZE_LSB     1

#define GP_WB_PWMS_TIMESTAMP2_STABLE_LOW_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1411)
#define GP_WB_PWMS_TIMESTAMP2_STABLE_LOW_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_STABLE_LOW_POWER_MASK    0x07
#define GP_WB_PWMS_TIMESTAMP2_STABLE_LOW_POWER_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_STABLE_HIGH_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1411)
#define GP_WB_PWMS_TIMESTAMP2_STABLE_HIGH_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_STABLE_HIGH_POWER_MASK    0x70
#define GP_WB_PWMS_TIMESTAMP2_STABLE_HIGH_POWER_LSB     4

#define GP_WB_PWMS_TIMESTAMP2_INPUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1412)
#define GP_WB_PWMS_TIMESTAMP2_INPUT_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_INPUT_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP2_INPUT_LSB     0

#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1412)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1412)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_OVERRUN_INTERRUPT_MASK    0x04
#define GP_WB_PWMS_UNMASKED_TIMESTAMP2_OVERRUN_INTERRUPT_LSB     2

#define GP_WB_PWMS_TIMESTAMP2_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1413)
#define GP_WB_PWMS_TIMESTAMP2_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_UPDATE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP2_UPDATE_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_MAIN_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1414)
#define GP_WB_PWMS_TIMESTAMP2_MAIN_0_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_MAIN_0_MASK    0x0000FF
#define GP_WB_PWMS_TIMESTAMP2_MAIN_0_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_MAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1414)
#define GP_WB_PWMS_TIMESTAMP2_MAIN_LEN     2
#define GP_WB_PWMS_TIMESTAMP2_MAIN_MASK    0x00FFFF
#define GP_WB_PWMS_TIMESTAMP2_MAIN_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_FULL_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1414)
#define GP_WB_PWMS_TIMESTAMP2_FULL_COUNTER_LEN     3
#define GP_WB_PWMS_TIMESTAMP2_FULL_COUNTER_MASK    0x7FFFFF
#define GP_WB_PWMS_TIMESTAMP2_FULL_COUNTER_LSB     0

#define GP_WB_PWMS_TIMESTAMP2_CARRIER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1414)
#define GP_WB_PWMS_TIMESTAMP2_CARRIER_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_CARRIER_MASK    0x7F0000
#define GP_WB_PWMS_TIMESTAMP2_CARRIER_LSB     16

#define GP_WB_PWMS_TIMESTAMP2_INPUT_ON_PREVIOUS_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1414)
#define GP_WB_PWMS_TIMESTAMP2_INPUT_ON_PREVIOUS_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP2_INPUT_ON_PREVIOUS_UPDATE_MASK    0x800000
#define GP_WB_PWMS_TIMESTAMP2_INPUT_ON_PREVIOUS_UPDATE_LSB     23

#define GP_WB_PWMS_CLR_TIMESTAMP2_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1417)
#define GP_WB_PWMS_CLR_TIMESTAMP2_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_TIMESTAMP2_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_TIMESTAMP2_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1418)
#define GP_WB_PWMS_TIMESTAMP3_ENABLE_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_ENABLE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP3_ENABLE_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_FIFO_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1418)
#define GP_WB_PWMS_TIMESTAMP3_FIFO_SIZE_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_FIFO_SIZE_MASK    0x06
#define GP_WB_PWMS_TIMESTAMP3_FIFO_SIZE_LSB     1

#define GP_WB_PWMS_TIMESTAMP3_STABLE_LOW_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1419)
#define GP_WB_PWMS_TIMESTAMP3_STABLE_LOW_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_STABLE_LOW_POWER_MASK    0x07
#define GP_WB_PWMS_TIMESTAMP3_STABLE_LOW_POWER_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_STABLE_HIGH_POWER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1419)
#define GP_WB_PWMS_TIMESTAMP3_STABLE_HIGH_POWER_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_STABLE_HIGH_POWER_MASK    0x70
#define GP_WB_PWMS_TIMESTAMP3_STABLE_HIGH_POWER_LSB     4

#define GP_WB_PWMS_TIMESTAMP3_INPUT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141a)
#define GP_WB_PWMS_TIMESTAMP3_INPUT_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_INPUT_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP3_INPUT_LSB     0

#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_NOT_EMPTY_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141a)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141a)
#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_OVERRUN_INTERRUPT_MASK    0x04
#define GP_WB_PWMS_UNMASKED_TIMESTAMP3_OVERRUN_INTERRUPT_LSB     2

#define GP_WB_PWMS_TIMESTAMP3_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141b)
#define GP_WB_PWMS_TIMESTAMP3_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_UPDATE_MASK    0x01
#define GP_WB_PWMS_TIMESTAMP3_UPDATE_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_MAIN_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141c)
#define GP_WB_PWMS_TIMESTAMP3_MAIN_0_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_MAIN_0_MASK    0x0000FF
#define GP_WB_PWMS_TIMESTAMP3_MAIN_0_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_MAIN_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141c)
#define GP_WB_PWMS_TIMESTAMP3_MAIN_LEN     2
#define GP_WB_PWMS_TIMESTAMP3_MAIN_MASK    0x00FFFF
#define GP_WB_PWMS_TIMESTAMP3_MAIN_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_FULL_COUNTER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141c)
#define GP_WB_PWMS_TIMESTAMP3_FULL_COUNTER_LEN     3
#define GP_WB_PWMS_TIMESTAMP3_FULL_COUNTER_MASK    0x7FFFFF
#define GP_WB_PWMS_TIMESTAMP3_FULL_COUNTER_LSB     0

#define GP_WB_PWMS_TIMESTAMP3_CARRIER_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141c)
#define GP_WB_PWMS_TIMESTAMP3_CARRIER_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_CARRIER_MASK    0x7F0000
#define GP_WB_PWMS_TIMESTAMP3_CARRIER_LSB     16

#define GP_WB_PWMS_TIMESTAMP3_INPUT_ON_PREVIOUS_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141c)
#define GP_WB_PWMS_TIMESTAMP3_INPUT_ON_PREVIOUS_UPDATE_LEN     1
#define GP_WB_PWMS_TIMESTAMP3_INPUT_ON_PREVIOUS_UPDATE_MASK    0x800000
#define GP_WB_PWMS_TIMESTAMP3_INPUT_ON_PREVIOUS_UPDATE_LSB     23

#define GP_WB_PWMS_CLR_TIMESTAMP3_OVERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x141f)
#define GP_WB_PWMS_CLR_TIMESTAMP3_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_TIMESTAMP3_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_TIMESTAMP3_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM0_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1420)
#define GP_WB_PWMS_PWM0_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM0_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM0_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM0_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1420)
#define GP_WB_PWMS_PWM0_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM0_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM0_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM0_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1420)
#define GP_WB_PWMS_PWM0_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM0_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM0_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1421)
#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM0_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1422)
#define GP_WB_PWMS_PWM0_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM0_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM0_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1424)
#define GP_WB_PWMS_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1425)
#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM0_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1426)
#define GP_WB_PWMS_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM0_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM1_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1428)
#define GP_WB_PWMS_PWM1_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM1_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM1_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM1_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1428)
#define GP_WB_PWMS_PWM1_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM1_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM1_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM1_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1428)
#define GP_WB_PWMS_PWM1_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM1_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM1_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1429)
#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM1_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x142a)
#define GP_WB_PWMS_PWM1_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM1_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM1_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x142c)
#define GP_WB_PWMS_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x142d)
#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM1_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x142e)
#define GP_WB_PWMS_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM1_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM2_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1430)
#define GP_WB_PWMS_PWM2_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM2_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM2_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM2_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1430)
#define GP_WB_PWMS_PWM2_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM2_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM2_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM2_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1430)
#define GP_WB_PWMS_PWM2_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM2_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM2_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1431)
#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM2_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1432)
#define GP_WB_PWMS_PWM2_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM2_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM2_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1434)
#define GP_WB_PWMS_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1435)
#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM2_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1436)
#define GP_WB_PWMS_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM2_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM3_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1438)
#define GP_WB_PWMS_PWM3_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM3_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM3_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM3_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1438)
#define GP_WB_PWMS_PWM3_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM3_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM3_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM3_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1438)
#define GP_WB_PWMS_PWM3_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM3_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM3_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1439)
#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM3_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x143a)
#define GP_WB_PWMS_PWM3_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM3_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM3_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x143c)
#define GP_WB_PWMS_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x143d)
#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM3_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x143e)
#define GP_WB_PWMS_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM3_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM4_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1440)
#define GP_WB_PWMS_PWM4_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM4_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM4_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM4_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1440)
#define GP_WB_PWMS_PWM4_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM4_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM4_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM4_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1440)
#define GP_WB_PWMS_PWM4_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM4_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM4_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1441)
#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM4_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1442)
#define GP_WB_PWMS_PWM4_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM4_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM4_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM4_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1444)
#define GP_WB_PWMS_UNMASKED_PWM4_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM4_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM4_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1445)
#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM4_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM4_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1446)
#define GP_WB_PWMS_CLR_PWM4_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM4_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM4_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM5_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1448)
#define GP_WB_PWMS_PWM5_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM5_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM5_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM5_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1448)
#define GP_WB_PWMS_PWM5_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM5_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM5_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM5_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1448)
#define GP_WB_PWMS_PWM5_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM5_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM5_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1449)
#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM5_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x144a)
#define GP_WB_PWMS_PWM5_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM5_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM5_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM5_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x144c)
#define GP_WB_PWMS_UNMASKED_PWM5_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM5_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM5_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x144d)
#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM5_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM5_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x144e)
#define GP_WB_PWMS_CLR_PWM5_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM5_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM5_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM6_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1450)
#define GP_WB_PWMS_PWM6_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM6_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM6_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM6_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1450)
#define GP_WB_PWMS_PWM6_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM6_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM6_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM6_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1450)
#define GP_WB_PWMS_PWM6_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM6_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM6_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1451)
#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM6_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1452)
#define GP_WB_PWMS_PWM6_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM6_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM6_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM6_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1454)
#define GP_WB_PWMS_UNMASKED_PWM6_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM6_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM6_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1455)
#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM6_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM6_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1456)
#define GP_WB_PWMS_CLR_PWM6_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM6_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM6_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM7_UP_DOWN_ENABLE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1458)
#define GP_WB_PWMS_PWM7_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWMS_PWM7_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWMS_PWM7_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWMS_PWM7_OUTPUT_DRIVE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1458)
#define GP_WB_PWMS_PWM7_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWMS_PWM7_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWMS_PWM7_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWMS_PWM7_OUTPUT_INVERT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1458)
#define GP_WB_PWMS_PWM7_OUTPUT_INVERT_LEN     1
#define GP_WB_PWMS_PWM7_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWMS_PWM7_OUTPUT_INVERT_LSB     2

#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1459)
#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWMS_PWM7_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x145a)
#define GP_WB_PWMS_PWM7_THRESHOLD_LEN     2
#define GP_WB_PWMS_PWM7_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_PWM7_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_PWM7_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x145c)
#define GP_WB_PWMS_UNMASKED_PWM7_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_PWM7_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_PWM7_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x145d)
#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWMS_PWM7_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWMS_CLR_PWM7_THRESHOLD_MATCH_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x145e)
#define GP_WB_PWMS_CLR_PWM7_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_PWM7_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_PWM7_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWMS_MAIN_TMR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1460)
#define GP_WB_PWMS_MAIN_TMR_LEN     1
#define GP_WB_PWMS_MAIN_TMR_MASK    0x0007
#define GP_WB_PWMS_MAIN_TMR_LSB     0

#define GP_WB_PWMS_CARRIER_TMR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1460)
#define GP_WB_PWMS_CARRIER_TMR_LEN     1
#define GP_WB_PWMS_CARRIER_TMR_MASK    0x0070
#define GP_WB_PWMS_CARRIER_TMR_LSB     4

#define GP_WB_PWMS_TIMESTAMP_TMR_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1460)
#define GP_WB_PWMS_TIMESTAMP_TMR_LEN     1
#define GP_WB_PWMS_TIMESTAMP_TMR_MASK    0x0700
#define GP_WB_PWMS_TIMESTAMP_TMR_LSB     8

#define GP_WB_PWMS_NEXT_THRESHOLD_FIFO_SIZE_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1460)
#define GP_WB_PWMS_NEXT_THRESHOLD_FIFO_SIZE_LEN     1
#define GP_WB_PWMS_NEXT_THRESHOLD_FIFO_SIZE_MASK    0x1000
#define GP_WB_PWMS_NEXT_THRESHOLD_FIFO_SIZE_LSB     12

#define GP_WB_PWMS_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1460)
#define GP_WB_PWMS_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWMS_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x2000
#define GP_WB_PWMS_AUTO_SHIFT_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     13

#define GP_WB_PWMS_NEXT_THRESHOLD_0_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1462)
#define GP_WB_PWMS_NEXT_THRESHOLD_0_LEN     1
#define GP_WB_PWMS_NEXT_THRESHOLD_0_MASK    0x00FF
#define GP_WB_PWMS_NEXT_THRESHOLD_0_LSB     0

#define GP_WB_PWMS_NEXT_THRESHOLD_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1462)
#define GP_WB_PWMS_NEXT_THRESHOLD_LEN     2
#define GP_WB_PWMS_NEXT_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWMS_NEXT_THRESHOLD_LSB     0

#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1464)
#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     0

#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1464)
#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_PWMS_UNMASKED_NEXT_THRESHOLD_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_PWMS_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_ADDRESS GP_MM_WISHB_ADDR_FROM_COMPRESSED(0x1465)
#define GP_WB_PWMS_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LEN     1
#define GP_WB_PWMS_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_MASK    0x01
#define GP_WB_PWMS_CLR_NEXT_THRESHOLD_UNDERRUN_INTERRUPT_LSB     0

/***************************
 * layout: fll_table
 ***************************/
#define GP_WB_FLL_TABLE_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xC2600) 
#define GP_WB_FLL_TABLE_SIZE  0x005C
#define GP_WB_FLL_TABLE_MAX_MEMBER_SIZE  4

#define GP_WB_FLL_TABLE_LF_PRELOAD_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2600)
#define GP_WB_FLL_TABLE_LF_PRELOAD_0_LEN     3
#define GP_WB_FLL_TABLE_LF_PRELOAD_0_MASK    0x003FFFFF
#define GP_WB_FLL_TABLE_LF_PRELOAD_0_LSB     0

#define GP_WB_FLL_TABLE_LOOP_GAIN_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2600)
#define GP_WB_FLL_TABLE_LOOP_GAIN_0_LEN     2
#define GP_WB_FLL_TABLE_LOOP_GAIN_0_MASK    0x7FC00000
#define GP_WB_FLL_TABLE_LOOP_GAIN_0_LSB     22

#define GP_WB_FLL_TABLE_F_TARGET_TX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2604)
#define GP_WB_FLL_TABLE_F_TARGET_TX_0_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_TX_0_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_TX_0_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2604)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_0_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_0_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_0_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_TX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2604)
#define GP_WB_FLL_TABLE_DTC_STEP_TX_0_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_TX_0_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_TX_0_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2604)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_0_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_0_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_0_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_TX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2604)
#define GP_WB_FLL_TABLE_ERR_CORR_TX_0_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_TX_0_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_TX_0_LSB     24

#define GP_WB_FLL_TABLE_CHANNEL_CTRL_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2604)
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_0_LEN     1
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_0_MASK    0x78000000
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_0_LSB     27

#define GP_WB_FLL_TABLE_F_TARGET_RX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2608)
#define GP_WB_FLL_TABLE_F_TARGET_RX_0_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_RX_0_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_RX_0_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2608)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_0_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_0_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_0_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_RX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2608)
#define GP_WB_FLL_TABLE_DTC_STEP_RX_0_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_RX_0_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_RX_0_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2608)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_0_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_0_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_0_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_RX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2608)
#define GP_WB_FLL_TABLE_ERR_CORR_RX_0_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_RX_0_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_RX_0_LSB     24

#define GP_WB_FLL_TABLE_DCDC_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2608)
#define GP_WB_FLL_TABLE_DCDC_0_LEN     1
#define GP_WB_FLL_TABLE_DCDC_0_MASK    0x38000000
#define GP_WB_FLL_TABLE_DCDC_0_LSB     27

#define GP_WB_FLL_TABLE_LF_PRELOAD_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2610)
#define GP_WB_FLL_TABLE_LF_PRELOAD_1_LEN     3
#define GP_WB_FLL_TABLE_LF_PRELOAD_1_MASK    0x003FFFFF
#define GP_WB_FLL_TABLE_LF_PRELOAD_1_LSB     0

#define GP_WB_FLL_TABLE_LOOP_GAIN_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2610)
#define GP_WB_FLL_TABLE_LOOP_GAIN_1_LEN     2
#define GP_WB_FLL_TABLE_LOOP_GAIN_1_MASK    0x7FC00000
#define GP_WB_FLL_TABLE_LOOP_GAIN_1_LSB     22

#define GP_WB_FLL_TABLE_F_TARGET_TX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2614)
#define GP_WB_FLL_TABLE_F_TARGET_TX_1_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_TX_1_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_TX_1_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2614)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_1_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_1_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_1_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_TX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2614)
#define GP_WB_FLL_TABLE_DTC_STEP_TX_1_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_TX_1_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_TX_1_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2614)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_1_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_1_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_1_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_TX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2614)
#define GP_WB_FLL_TABLE_ERR_CORR_TX_1_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_TX_1_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_TX_1_LSB     24

#define GP_WB_FLL_TABLE_CHANNEL_CTRL_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2614)
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_1_LEN     1
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_1_MASK    0x78000000
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_1_LSB     27

#define GP_WB_FLL_TABLE_F_TARGET_RX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2618)
#define GP_WB_FLL_TABLE_F_TARGET_RX_1_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_RX_1_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_RX_1_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2618)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_1_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_1_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_1_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_RX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2618)
#define GP_WB_FLL_TABLE_DTC_STEP_RX_1_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_RX_1_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_RX_1_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2618)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_1_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_1_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_1_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_RX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2618)
#define GP_WB_FLL_TABLE_ERR_CORR_RX_1_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_RX_1_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_RX_1_LSB     24

#define GP_WB_FLL_TABLE_DCDC_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2618)
#define GP_WB_FLL_TABLE_DCDC_1_LEN     1
#define GP_WB_FLL_TABLE_DCDC_1_MASK    0x38000000
#define GP_WB_FLL_TABLE_DCDC_1_LSB     27

#define GP_WB_FLL_TABLE_LF_PRELOAD_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2620)
#define GP_WB_FLL_TABLE_LF_PRELOAD_2_LEN     3
#define GP_WB_FLL_TABLE_LF_PRELOAD_2_MASK    0x003FFFFF
#define GP_WB_FLL_TABLE_LF_PRELOAD_2_LSB     0

#define GP_WB_FLL_TABLE_LOOP_GAIN_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2620)
#define GP_WB_FLL_TABLE_LOOP_GAIN_2_LEN     2
#define GP_WB_FLL_TABLE_LOOP_GAIN_2_MASK    0x7FC00000
#define GP_WB_FLL_TABLE_LOOP_GAIN_2_LSB     22

#define GP_WB_FLL_TABLE_F_TARGET_TX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2624)
#define GP_WB_FLL_TABLE_F_TARGET_TX_2_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_TX_2_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_TX_2_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2624)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_2_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_2_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_2_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_TX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2624)
#define GP_WB_FLL_TABLE_DTC_STEP_TX_2_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_TX_2_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_TX_2_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2624)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_2_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_2_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_2_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_TX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2624)
#define GP_WB_FLL_TABLE_ERR_CORR_TX_2_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_TX_2_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_TX_2_LSB     24

#define GP_WB_FLL_TABLE_CHANNEL_CTRL_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2624)
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_2_LEN     1
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_2_MASK    0x78000000
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_2_LSB     27

#define GP_WB_FLL_TABLE_F_TARGET_RX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2628)
#define GP_WB_FLL_TABLE_F_TARGET_RX_2_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_RX_2_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_RX_2_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2628)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_2_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_2_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_2_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_RX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2628)
#define GP_WB_FLL_TABLE_DTC_STEP_RX_2_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_RX_2_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_RX_2_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2628)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_2_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_2_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_2_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_RX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2628)
#define GP_WB_FLL_TABLE_ERR_CORR_RX_2_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_RX_2_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_RX_2_LSB     24

#define GP_WB_FLL_TABLE_DCDC_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2628)
#define GP_WB_FLL_TABLE_DCDC_2_LEN     1
#define GP_WB_FLL_TABLE_DCDC_2_MASK    0x38000000
#define GP_WB_FLL_TABLE_DCDC_2_LSB     27

#define GP_WB_FLL_TABLE_LF_PRELOAD_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2630)
#define GP_WB_FLL_TABLE_LF_PRELOAD_3_LEN     3
#define GP_WB_FLL_TABLE_LF_PRELOAD_3_MASK    0x003FFFFF
#define GP_WB_FLL_TABLE_LF_PRELOAD_3_LSB     0

#define GP_WB_FLL_TABLE_LOOP_GAIN_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2630)
#define GP_WB_FLL_TABLE_LOOP_GAIN_3_LEN     2
#define GP_WB_FLL_TABLE_LOOP_GAIN_3_MASK    0x7FC00000
#define GP_WB_FLL_TABLE_LOOP_GAIN_3_LSB     22

#define GP_WB_FLL_TABLE_F_TARGET_TX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2634)
#define GP_WB_FLL_TABLE_F_TARGET_TX_3_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_TX_3_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_TX_3_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2634)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_3_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_3_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_3_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_TX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2634)
#define GP_WB_FLL_TABLE_DTC_STEP_TX_3_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_TX_3_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_TX_3_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2634)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_3_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_3_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_3_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_TX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2634)
#define GP_WB_FLL_TABLE_ERR_CORR_TX_3_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_TX_3_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_TX_3_LSB     24

#define GP_WB_FLL_TABLE_CHANNEL_CTRL_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2634)
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_3_LEN     1
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_3_MASK    0x78000000
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_3_LSB     27

#define GP_WB_FLL_TABLE_F_TARGET_RX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2638)
#define GP_WB_FLL_TABLE_F_TARGET_RX_3_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_RX_3_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_RX_3_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2638)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_3_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_3_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_3_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_RX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2638)
#define GP_WB_FLL_TABLE_DTC_STEP_RX_3_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_RX_3_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_RX_3_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2638)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_3_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_3_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_3_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_RX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2638)
#define GP_WB_FLL_TABLE_ERR_CORR_RX_3_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_RX_3_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_RX_3_LSB     24

#define GP_WB_FLL_TABLE_DCDC_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2638)
#define GP_WB_FLL_TABLE_DCDC_3_LEN     1
#define GP_WB_FLL_TABLE_DCDC_3_MASK    0x38000000
#define GP_WB_FLL_TABLE_DCDC_3_LSB     27

#define GP_WB_FLL_TABLE_LF_PRELOAD_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2640)
#define GP_WB_FLL_TABLE_LF_PRELOAD_4_LEN     3
#define GP_WB_FLL_TABLE_LF_PRELOAD_4_MASK    0x003FFFFF
#define GP_WB_FLL_TABLE_LF_PRELOAD_4_LSB     0

#define GP_WB_FLL_TABLE_LOOP_GAIN_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2640)
#define GP_WB_FLL_TABLE_LOOP_GAIN_4_LEN     2
#define GP_WB_FLL_TABLE_LOOP_GAIN_4_MASK    0x7FC00000
#define GP_WB_FLL_TABLE_LOOP_GAIN_4_LSB     22

#define GP_WB_FLL_TABLE_F_TARGET_TX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2644)
#define GP_WB_FLL_TABLE_F_TARGET_TX_4_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_TX_4_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_TX_4_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2644)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_4_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_4_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_4_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_TX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2644)
#define GP_WB_FLL_TABLE_DTC_STEP_TX_4_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_TX_4_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_TX_4_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2644)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_4_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_4_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_4_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_TX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2644)
#define GP_WB_FLL_TABLE_ERR_CORR_TX_4_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_TX_4_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_TX_4_LSB     24

#define GP_WB_FLL_TABLE_CHANNEL_CTRL_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2644)
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_4_LEN     1
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_4_MASK    0x78000000
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_4_LSB     27

#define GP_WB_FLL_TABLE_F_TARGET_RX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2648)
#define GP_WB_FLL_TABLE_F_TARGET_RX_4_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_RX_4_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_RX_4_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2648)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_4_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_4_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_4_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_RX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2648)
#define GP_WB_FLL_TABLE_DTC_STEP_RX_4_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_RX_4_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_RX_4_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2648)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_4_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_4_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_4_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_RX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2648)
#define GP_WB_FLL_TABLE_ERR_CORR_RX_4_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_RX_4_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_RX_4_LSB     24

#define GP_WB_FLL_TABLE_DCDC_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2648)
#define GP_WB_FLL_TABLE_DCDC_4_LEN     1
#define GP_WB_FLL_TABLE_DCDC_4_MASK    0x38000000
#define GP_WB_FLL_TABLE_DCDC_4_LSB     27

#define GP_WB_FLL_TABLE_LF_PRELOAD_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2650)
#define GP_WB_FLL_TABLE_LF_PRELOAD_5_LEN     3
#define GP_WB_FLL_TABLE_LF_PRELOAD_5_MASK    0x003FFFFF
#define GP_WB_FLL_TABLE_LF_PRELOAD_5_LSB     0

#define GP_WB_FLL_TABLE_LOOP_GAIN_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2650)
#define GP_WB_FLL_TABLE_LOOP_GAIN_5_LEN     2
#define GP_WB_FLL_TABLE_LOOP_GAIN_5_MASK    0x7FC00000
#define GP_WB_FLL_TABLE_LOOP_GAIN_5_LSB     22

#define GP_WB_FLL_TABLE_F_TARGET_TX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2654)
#define GP_WB_FLL_TABLE_F_TARGET_TX_5_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_TX_5_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_TX_5_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2654)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_5_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_5_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_TX_5_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_TX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2654)
#define GP_WB_FLL_TABLE_DTC_STEP_TX_5_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_TX_5_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_TX_5_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2654)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_5_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_5_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_TX_5_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_TX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2654)
#define GP_WB_FLL_TABLE_ERR_CORR_TX_5_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_TX_5_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_TX_5_LSB     24

#define GP_WB_FLL_TABLE_CHANNEL_CTRL_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2654)
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_5_LEN     1
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_5_MASK    0x78000000
#define GP_WB_FLL_TABLE_CHANNEL_CTRL_5_LSB     27

#define GP_WB_FLL_TABLE_F_TARGET_RX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2658)
#define GP_WB_FLL_TABLE_F_TARGET_RX_5_LEN     2
#define GP_WB_FLL_TABLE_F_TARGET_RX_5_MASK    0x000001FF
#define GP_WB_FLL_TABLE_F_TARGET_RX_5_LSB     0

#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2658)
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_5_LEN     1
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_5_MASK    0x0000FE00
#define GP_WB_FLL_TABLE_CAPBANK_FINE_RX_5_LSB     9

#define GP_WB_FLL_TABLE_DTC_STEP_RX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2658)
#define GP_WB_FLL_TABLE_DTC_STEP_RX_5_LEN     1
#define GP_WB_FLL_TABLE_DTC_STEP_RX_5_MASK    0x007F0000
#define GP_WB_FLL_TABLE_DTC_STEP_RX_5_LSB     16

#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2658)
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_5_LEN     1
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_5_MASK    0x00800000
#define GP_WB_FLL_TABLE_LOOP_SIGN_NEG_RX_5_LSB     23

#define GP_WB_FLL_TABLE_ERR_CORR_RX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2658)
#define GP_WB_FLL_TABLE_ERR_CORR_RX_5_LEN     1
#define GP_WB_FLL_TABLE_ERR_CORR_RX_5_MASK    0x07000000
#define GP_WB_FLL_TABLE_ERR_CORR_RX_5_LSB     24

#define GP_WB_FLL_TABLE_DCDC_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2658)
#define GP_WB_FLL_TABLE_DCDC_5_LEN     1
#define GP_WB_FLL_TABLE_DCDC_5_MASK    0x38000000
#define GP_WB_FLL_TABLE_DCDC_5_LSB     27

/***************************
 * layout: cal_mgr
 ***************************/
#define GP_WB_CAL_MGR_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xC2660) 
#define GP_WB_CAL_MGR_SIZE  0x0010
#define GP_WB_CAL_MGR_MAX_MEMBER_SIZE  2

#define GP_WB_CAL_MGR_CHANNEL_LUT_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2660)
#define GP_WB_CAL_MGR_CHANNEL_LUT_PTR_LEN     2
#define GP_WB_CAL_MGR_CHANNEL_LUT_PTR_MASK    0xFFFF
#define GP_WB_CAL_MGR_CHANNEL_LUT_PTR_LSB     0

#define GP_WB_CAL_MGR_COARSE_GAIN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2662)
#define GP_WB_CAL_MGR_COARSE_GAIN_LEN     2
#define GP_WB_CAL_MGR_COARSE_GAIN_MASK    0xFFFF
#define GP_WB_CAL_MGR_COARSE_GAIN_LSB     0

#define GP_WB_CAL_MGR_FINE_GAIN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2664)
#define GP_WB_CAL_MGR_FINE_GAIN_LEN     2
#define GP_WB_CAL_MGR_FINE_GAIN_MASK    0xFFFF
#define GP_WB_CAL_MGR_FINE_GAIN_LSB     0

#define GP_WB_CAL_MGR_CAL_DTC_MSB_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CAL_DTC_MSB_LEN     1
#define GP_WB_CAL_MGR_CAL_DTC_MSB_MASK    0x01
#define GP_WB_CAL_MGR_CAL_DTC_MSB_LSB     0

#define GP_WB_CAL_MGR_CAL_DTC_LSB_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CAL_DTC_LSB_LEN     1
#define GP_WB_CAL_MGR_CAL_DTC_LSB_MASK    0x02
#define GP_WB_CAL_MGR_CAL_DTC_LSB_LSB     1

#define GP_WB_CAL_MGR_CAL_COARSE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CAL_COARSE_LEN     1
#define GP_WB_CAL_MGR_CAL_COARSE_MASK    0x04
#define GP_WB_CAL_MGR_CAL_COARSE_LSB     2

#define GP_WB_CAL_MGR_CAL_FINE_GAIN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CAL_FINE_GAIN_LEN     1
#define GP_WB_CAL_MGR_CAL_FINE_GAIN_MASK    0x08
#define GP_WB_CAL_MGR_CAL_FINE_GAIN_LSB     3

#define GP_WB_CAL_MGR_CAL_FINE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CAL_FINE_LEN     1
#define GP_WB_CAL_MGR_CAL_FINE_MASK    0x10
#define GP_WB_CAL_MGR_CAL_FINE_LSB     4

#define GP_WB_CAL_MGR_CAL_LOOP_GAIN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CAL_LOOP_GAIN_LEN     1
#define GP_WB_CAL_MGR_CAL_LOOP_GAIN_MASK    0x20
#define GP_WB_CAL_MGR_CAL_LOOP_GAIN_LSB     5

#define GP_WB_CAL_MGR_CB_FINE_SWEEP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2666)
#define GP_WB_CAL_MGR_CB_FINE_SWEEP_LEN     1
#define GP_WB_CAL_MGR_CB_FINE_SWEEP_MASK    0x40
#define GP_WB_CAL_MGR_CB_FINE_SWEEP_LSB     6

#define GP_WB_CAL_MGR_DEBUG_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2667)
#define GP_WB_CAL_MGR_DEBUG_LEN     1
#define GP_WB_CAL_MGR_DEBUG_MASK    0xFF
#define GP_WB_CAL_MGR_DEBUG_LSB     0

#define GP_WB_CAL_MGR_DEBUG_VAL_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2668)
#define GP_WB_CAL_MGR_DEBUG_VAL_LEN     2
#define GP_WB_CAL_MGR_DEBUG_VAL_MASK    0xFFFF
#define GP_WB_CAL_MGR_DEBUG_VAL_LSB     0

#define GP_WB_CAL_MGR_DTC_CORNER_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc266a)
#define GP_WB_CAL_MGR_DTC_CORNER_LEN     2
#define GP_WB_CAL_MGR_DTC_CORNER_MASK    0xFFFF
#define GP_WB_CAL_MGR_DTC_CORNER_LSB     0

#define GP_WB_CAL_MGR_DTC_MSB_GAIN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc266c)
#define GP_WB_CAL_MGR_DTC_MSB_GAIN_LEN     2
#define GP_WB_CAL_MGR_DTC_MSB_GAIN_MASK    0xFFFF
#define GP_WB_CAL_MGR_DTC_MSB_GAIN_LSB     0

#define GP_WB_CAL_MGR_DTC_LSB_GAIN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc266e)
#define GP_WB_CAL_MGR_DTC_LSB_GAIN_LEN     2
#define GP_WB_CAL_MGR_DTC_LSB_GAIN_MASK    0xFFFF
#define GP_WB_CAL_MGR_DTC_LSB_GAIN_LSB     0

/***************************
 * layout: macfilt
 ***************************/
#define GP_WB_MACFILT_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xC2680) 
#define GP_WB_MACFILT_SIZE  0x0062
#define GP_WB_MACFILT_MAX_MEMBER_SIZE  8

#define GP_WB_MACFILT_CHANNEL_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2680)
#define GP_WB_MACFILT_CHANNEL_IDX_LEN     1
#define GP_WB_MACFILT_CHANNEL_IDX_MASK    0x3F
#define GP_WB_MACFILT_CHANNEL_IDX_LSB     0

#define GP_WB_MACFILT_PAN_COORDINATOR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2681)
#define GP_WB_MACFILT_PAN_COORDINATOR_LEN     1
#define GP_WB_MACFILT_PAN_COORDINATOR_MASK    0x03
#define GP_WB_MACFILT_PAN_COORDINATOR_LSB     0

#define GP_WB_MACFILT_SHORT_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2682)
#define GP_WB_MACFILT_SHORT_ADDRESS_LEN     2
#define GP_WB_MACFILT_SHORT_ADDRESS_MASK    0xFFFF
#define GP_WB_MACFILT_SHORT_ADDRESS_LSB     0

#define GP_WB_MACFILT_PAN_ID_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2684)
#define GP_WB_MACFILT_PAN_ID_LEN     2
#define GP_WB_MACFILT_PAN_ID_MASK    0xFFFF
#define GP_WB_MACFILT_PAN_ID_LSB     0

#define GP_WB_MACFILT_EXTENDED_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2686)
#define GP_WB_MACFILT_EXTENDED_ADDRESS_LEN     8
#define GP_WB_MACFILT_EXTENDED_ADDRESS_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_MACFILT_EXTENDED_ADDRESS_LSB     0

#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc268e)
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_LEN     1
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_MASK    0x3F
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_A_LSB     0

#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc268f)
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_LEN     1
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_MASK    0x03
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_A_LSB     0

#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2690)
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_LEN     2
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_MASK    0xFFFF
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_A_LSB     0

#define GP_WB_MACFILT_PAN_ID_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2692)
#define GP_WB_MACFILT_PAN_ID_ALT_A_LEN     2
#define GP_WB_MACFILT_PAN_ID_ALT_A_MASK    0xFFFF
#define GP_WB_MACFILT_PAN_ID_ALT_A_LSB     0

#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2694)
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_LEN     8
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_A_LSB     0

#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc269c)
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_LEN     1
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_MASK    0x3F
#define GP_WB_MACFILT_CHANNEL_IDX_ALT_B_LSB     0

#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc269d)
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_LEN     1
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_MASK    0x03
#define GP_WB_MACFILT_PAN_COORDINATOR_ALT_B_LSB     0

#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc269e)
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_LEN     2
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_MASK    0xFFFF
#define GP_WB_MACFILT_SHORT_ADDRESS_ALT_B_LSB     0

#define GP_WB_MACFILT_PAN_ID_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26a0)
#define GP_WB_MACFILT_PAN_ID_ALT_B_LEN     2
#define GP_WB_MACFILT_PAN_ID_ALT_B_MASK    0xFFFF
#define GP_WB_MACFILT_PAN_ID_ALT_B_LSB     0

#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26a2)
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_LEN     8
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_MACFILT_EXTENDED_ADDRESS_ALT_B_LSB     0

#define GP_WB_MACFILT_ACK_POWER_L_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_POWER_L_LEN     1
#define GP_WB_MACFILT_ACK_POWER_L_MASK    0x0000003F
#define GP_WB_MACFILT_ACK_POWER_L_LSB     0

#define GP_WB_MACFILT_ACK_PA_LOW_L_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_PA_LOW_L_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_L_MASK    0x00000040
#define GP_WB_MACFILT_ACK_PA_LOW_L_LSB     6

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_MASK    0x00000080
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_LSB     7

#define GP_WB_MACFILT_ACK_POWER_H_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_POWER_H_LEN     1
#define GP_WB_MACFILT_ACK_POWER_H_MASK    0x00003F00
#define GP_WB_MACFILT_ACK_POWER_H_LSB     8

#define GP_WB_MACFILT_ACK_PA_LOW_H_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_PA_LOW_H_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_H_MASK    0x00004000
#define GP_WB_MACFILT_ACK_PA_LOW_H_LSB     14

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_MASK    0x00008000
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_LSB     15

#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_LEN     1
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_MASK    0x00FF0000
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_LSB     16

#define GP_WB_MACFILT_ACK_POWER_SPACING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ac)
#define GP_WB_MACFILT_ACK_POWER_SPACING_LEN     1
#define GP_WB_MACFILT_ACK_POWER_SPACING_MASK    0xFF000000
#define GP_WB_MACFILT_ACK_POWER_SPACING_LSB     24

#define GP_WB_MACFILT_ACK_POWER_L_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_POWER_L_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_POWER_L_ALT_A_MASK    0x0000003F
#define GP_WB_MACFILT_ACK_POWER_L_ALT_A_LSB     0

#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_A_MASK    0x00000040
#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_A_LSB     6

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_A_MASK    0x00000080
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_A_LSB     7

#define GP_WB_MACFILT_ACK_POWER_H_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_POWER_H_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_POWER_H_ALT_A_MASK    0x00003F00
#define GP_WB_MACFILT_ACK_POWER_H_ALT_A_LSB     8

#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_A_MASK    0x00004000
#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_A_LSB     14

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_A_MASK    0x00008000
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_A_LSB     15

#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_A_MASK    0x00FF0000
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_A_LSB     16

#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_A_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b0)
#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_A_LEN     1
#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_A_MASK    0xFF000000
#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_A_LSB     24

#define GP_WB_MACFILT_ACK_POWER_L_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_POWER_L_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_POWER_L_ALT_B_MASK    0x0000003F
#define GP_WB_MACFILT_ACK_POWER_L_ALT_B_LSB     0

#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_B_MASK    0x00000040
#define GP_WB_MACFILT_ACK_PA_LOW_L_ALT_B_LSB     6

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_B_MASK    0x00000080
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_ALT_B_LSB     7

#define GP_WB_MACFILT_ACK_POWER_H_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_POWER_H_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_POWER_H_ALT_B_MASK    0x00003F00
#define GP_WB_MACFILT_ACK_POWER_H_ALT_B_LSB     8

#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_B_MASK    0x00004000
#define GP_WB_MACFILT_ACK_PA_LOW_H_ALT_B_LSB     14

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_B_MASK    0x00008000
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_ALT_B_LSB     15

#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_B_MASK    0x00FF0000
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_ALT_B_LSB     16

#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_B_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b4)
#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_B_LEN     1
#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_B_MASK    0xFF000000
#define GP_WB_MACFILT_ACK_POWER_SPACING_ALT_B_LSB     24

#define GP_WB_MACFILT_ACK_POWER_L_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_POWER_L_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_POWER_L_DEFAULT_MASK    0x00003F
#define GP_WB_MACFILT_ACK_POWER_L_DEFAULT_LSB     0

#define GP_WB_MACFILT_ACK_PA_LOW_L_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_PA_LOW_L_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_L_DEFAULT_MASK    0x000040
#define GP_WB_MACFILT_ACK_PA_LOW_L_DEFAULT_LSB     6

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_DEFAULT_MASK    0x000080
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_L_DEFAULT_LSB     7

#define GP_WB_MACFILT_ACK_POWER_H_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_POWER_H_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_POWER_H_DEFAULT_MASK    0x003F00
#define GP_WB_MACFILT_ACK_POWER_H_DEFAULT_LSB     8

#define GP_WB_MACFILT_ACK_PA_LOW_H_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_PA_LOW_H_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_PA_LOW_H_DEFAULT_MASK    0x004000
#define GP_WB_MACFILT_ACK_PA_LOW_H_DEFAULT_LSB     14

#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_DEFAULT_MASK    0x008000
#define GP_WB_MACFILT_ACK_PA_ULTRA_LOW_H_DEFAULT_LSB     15

#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26b8)
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_DEFAULT_LEN     1
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_DEFAULT_MASK    0xFF0000
#define GP_WB_MACFILT_ACK_POWER_RSSI_THR_DEFAULT_LSB     16

#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26bb)
#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_LEN     1
#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_MASK    0xFF
#define GP_WB_MACFILT_EXT_ADDR_TABLE_SIZE_LSB     0

#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_BASE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26bc)
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_BASE_ADDRESS_LEN     2
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_BASE_ADDRESS_MASK    0x00FFFF
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_BASE_ADDRESS_LSB     0

#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26bc)
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_LEN     1
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_MASK    0xFF0000
#define GP_WB_MACFILT_SHORT_SRC_ADDRESS_TABLE_SIZE_LSB     16

#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_BASE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c0)
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_BASE_ADDRESS_LEN     2
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_BASE_ADDRESS_MASK    0x00FFFF
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_BASE_ADDRESS_LSB     0

#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c0)
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_LEN     1
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_MASK    0xFF0000
#define GP_WB_MACFILT_LONG_SRC_ADDRESS_TABLE_SIZE_LSB     16

#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_LEN     1
#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_MASK    0x0001
#define GP_WB_MACFILT_FP_VALUE_WHEN_NO_MATCH_FOUND_LSB     0

#define GP_WB_MACFILT_ENABLE_SNIFFING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_ENABLE_SNIFFING_LEN     1
#define GP_WB_MACFILT_ENABLE_SNIFFING_MASK    0x0002
#define GP_WB_MACFILT_ENABLE_SNIFFING_LSB     1

#define GP_WB_MACFILT_DISABLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_DISABLE_LEN     1
#define GP_WB_MACFILT_DISABLE_MASK    0x0004
#define GP_WB_MACFILT_DISABLE_LSB     2

#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_LEN     1
#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_MASK    0x0038
#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_LSB     3

#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_DEFAULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_DEFAULT_LEN     1
#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_DEFAULT_MASK    0x0040
#define GP_WB_MACFILT_EVERY_FRAME_IS_DATAREQ_DEFAULT_LSB     6

#define GP_WB_MACFILT_DONT_ACK_IF_NOT_IN_SRC_LIST_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_DONT_ACK_IF_NOT_IN_SRC_LIST_LEN     1
#define GP_WB_MACFILT_DONT_ACK_IF_NOT_IN_SRC_LIST_MASK    0x0080
#define GP_WB_MACFILT_DONT_ACK_IF_NOT_IN_SRC_LIST_LSB     7

#define GP_WB_MACFILT_DROP_IF_NOT_IN_SRC_LIST_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_DROP_IF_NOT_IN_SRC_LIST_LEN     1
#define GP_WB_MACFILT_DROP_IF_NOT_IN_SRC_LIST_MASK    0x0100
#define GP_WB_MACFILT_DROP_IF_NOT_IN_SRC_LIST_LSB     8

#define GP_WB_MACFILT_CLAIM_RADIO_ON_EVERY_RX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_CLAIM_RADIO_ON_EVERY_RX_LEN     1
#define GP_WB_MACFILT_CLAIM_RADIO_ON_EVERY_RX_MASK    0x0200
#define GP_WB_MACFILT_CLAIM_RADIO_ON_EVERY_RX_LSB     9

#define GP_WB_MACFILT_ENH_ACK_INSERT_CSL_IE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_ENH_ACK_INSERT_CSL_IE_LEN     1
#define GP_WB_MACFILT_ENH_ACK_INSERT_CSL_IE_MASK    0x0400
#define GP_WB_MACFILT_ENH_ACK_INSERT_CSL_IE_LSB     10

#define GP_WB_MACFILT_ENABLE_2015_SUPPORT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c4)
#define GP_WB_MACFILT_ENABLE_2015_SUPPORT_LEN     1
#define GP_WB_MACFILT_ENABLE_2015_SUPPORT_MASK    0x0800
#define GP_WB_MACFILT_ENABLE_2015_SUPPORT_LSB     11

#define GP_WB_MACFILT_CMD_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c6)
#define GP_WB_MACFILT_CMD_TYPE_LEN     1
#define GP_WB_MACFILT_CMD_TYPE_MASK    0xFF
#define GP_WB_MACFILT_CMD_TYPE_LSB     0

#define GP_WB_MACFILT_ACCEPT_FT_BCN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_BCN_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_BCN_MASK    0x01
#define GP_WB_MACFILT_ACCEPT_FT_BCN_LSB     0

#define GP_WB_MACFILT_ACCEPT_FT_DATA_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_DATA_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_DATA_MASK    0x02
#define GP_WB_MACFILT_ACCEPT_FT_DATA_LSB     1

#define GP_WB_MACFILT_ACCEPT_FT_ACK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_ACK_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_ACK_MASK    0x04
#define GP_WB_MACFILT_ACCEPT_FT_ACK_LSB     2

#define GP_WB_MACFILT_ACCEPT_FT_CMD_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_CMD_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_CMD_MASK    0x08
#define GP_WB_MACFILT_ACCEPT_FT_CMD_LSB     3

#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_MASK    0x10
#define GP_WB_MACFILT_ACCEPT_FT_RSV_4_LSB     4

#define GP_WB_MACFILT_ACCEPT_FT_MP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_MP_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_MP_MASK    0x20
#define GP_WB_MACFILT_ACCEPT_FT_MP_LSB     5

#define GP_WB_MACFILT_ACCEPT_FT_FRA_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_FRA_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_FRA_MASK    0x40
#define GP_WB_MACFILT_ACCEPT_FT_FRA_LSB     6

#define GP_WB_MACFILT_ACCEPT_FT_EXT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c7)
#define GP_WB_MACFILT_ACCEPT_FT_EXT_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_EXT_MASK    0x80
#define GP_WB_MACFILT_ACCEPT_FT_EXT_LSB     7

#define GP_WB_MACFILT_ACCEPT_FV_2003_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c8)
#define GP_WB_MACFILT_ACCEPT_FV_2003_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_2003_MASK    0x01
#define GP_WB_MACFILT_ACCEPT_FV_2003_LSB     0

#define GP_WB_MACFILT_ACCEPT_FV_2006_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c8)
#define GP_WB_MACFILT_ACCEPT_FV_2006_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_2006_MASK    0x02
#define GP_WB_MACFILT_ACCEPT_FV_2006_LSB     1

#define GP_WB_MACFILT_ACCEPT_FV_2015_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c8)
#define GP_WB_MACFILT_ACCEPT_FV_2015_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_2015_MASK    0x04
#define GP_WB_MACFILT_ACCEPT_FV_2015_LSB     2

#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c8)
#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_LEN     1
#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_MASK    0x08
#define GP_WB_MACFILT_ACCEPT_FV_RSV_3_LSB     3

#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c9)
#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_LEN     1
#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_MASK    0x01
#define GP_WB_MACFILT_ACCEPT_FT_BCN_SRC_ADDR_MODE_00_LSB     0

#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c9)
#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_LEN     1
#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_MASK    0x02
#define GP_WB_MACFILT_ACCEPT_BCAST_DADDR_LSB     1

#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26c9)
#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_LEN     1
#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_MASK    0x04
#define GP_WB_MACFILT_ACCEPT_BCAST_PAN_ID_LSB     2

#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ca)
#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_LEN     1
#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_MASK    0x01
#define GP_WB_MACFILT_SRC_PAN_ID_BEACON_CHECK_ON_LSB     0

#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ca)
#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_LEN     1
#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_MASK    0x02
#define GP_WB_MACFILT_SRC_PAN_ID_DATA_COMMAND_CHECK_ON_LSB     1

#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ca)
#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_LEN     1
#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_MASK    0x04
#define GP_WB_MACFILT_DST_PAN_ID_CHECK_ON_LSB     2

#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ca)
#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_LEN     1
#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_MASK    0x08
#define GP_WB_MACFILT_DST_ADDR_CHECK_ON_LSB     3

#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ca)
#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_LEN     1
#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_MASK    0x10
#define GP_WB_MACFILT_CMD_TYPE_CHECK_ON_LSB     4

#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_MASK    0x01
#define GP_WB_MACFILT_FT_BCN_TO_QUEUE_LSB     0

#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_MASK    0x02
#define GP_WB_MACFILT_FT_DATA_TO_QUEUE_LSB     1

#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_MASK    0x04
#define GP_WB_MACFILT_FT_ACK_TO_QUEUE_LSB     2

#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_MASK    0x08
#define GP_WB_MACFILT_FT_CMD_TO_QUEUE_LSB     3

#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_MASK    0x10
#define GP_WB_MACFILT_FT_RSV_4_TO_QUEUE_LSB     4

#define GP_WB_MACFILT_FT_MP_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_MP_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_MP_TO_QUEUE_MASK    0x20
#define GP_WB_MACFILT_FT_MP_TO_QUEUE_LSB     5

#define GP_WB_MACFILT_FT_FRA_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_FRA_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_FRA_TO_QUEUE_MASK    0x40
#define GP_WB_MACFILT_FT_FRA_TO_QUEUE_LSB     6

#define GP_WB_MACFILT_FT_EXT_TO_QUEUE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cb)
#define GP_WB_MACFILT_FT_EXT_TO_QUEUE_LEN     1
#define GP_WB_MACFILT_FT_EXT_TO_QUEUE_MASK    0x80
#define GP_WB_MACFILT_FT_EXT_TO_QUEUE_LSB     7

#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cc)
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_0_LEN     1
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_0_MASK    0x01
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_0_LSB     0

#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cc)
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_1_LEN     1
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_1_MASK    0x02
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_1_LSB     1

#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cc)
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_2_LEN     1
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_2_MASK    0x04
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_2_LSB     2

#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cc)
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_3_LEN     1
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_3_MASK    0x08
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_3_LSB     3

#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cc)
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_4_LEN     1
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_4_MASK    0x10
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_4_LSB     4

#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cc)
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_5_LEN     1
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_5_MASK    0x20
#define GP_WB_MACFILT_ACK_REQUEST_ENABLE_CH_IDX_5_LSB     5

#define GP_WB_MACFILT_TX_SEQ_NUMBER_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26cd)
#define GP_WB_MACFILT_TX_SEQ_NUMBER_LEN     1
#define GP_WB_MACFILT_TX_SEQ_NUMBER_MASK    0xFF
#define GP_WB_MACFILT_TX_SEQ_NUMBER_LSB     0

#define GP_WB_MACFILT_BROADCAST_MASK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26ce)
#define GP_WB_MACFILT_BROADCAST_MASK_LEN     2
#define GP_WB_MACFILT_BROADCAST_MASK_MASK    0xFFFF
#define GP_WB_MACFILT_BROADCAST_MASK_LSB     0

#define GP_WB_MACFILT_DEBUG_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26d0)
#define GP_WB_MACFILT_DEBUG_LEN     1
#define GP_WB_MACFILT_DEBUG_MASK    0xFF
#define GP_WB_MACFILT_DEBUG_LSB     0

#define GP_WB_MACFILT_STATE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26d1)
#define GP_WB_MACFILT_STATE_LEN     1
#define GP_WB_MACFILT_STATE_MASK    0xFF
#define GP_WB_MACFILT_STATE_LSB     0

#define GP_WB_MACFILT_CSL_SAMPLETIME_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26d4)
#define GP_WB_MACFILT_CSL_SAMPLETIME_LEN     4
#define GP_WB_MACFILT_CSL_SAMPLETIME_MASK    0xFFFFFFFF
#define GP_WB_MACFILT_CSL_SAMPLETIME_LSB     0

#define GP_WB_MACFILT_CSL_PERIOD_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26d8)
#define GP_WB_MACFILT_CSL_PERIOD_LEN     2
#define GP_WB_MACFILT_CSL_PERIOD_MASK    0xFFFF
#define GP_WB_MACFILT_CSL_PERIOD_LSB     0

#define GP_WB_MACFILT_ACK_ANTSEL_INT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26db)
#define GP_WB_MACFILT_ACK_ANTSEL_INT_LEN     1
#define GP_WB_MACFILT_ACK_ANTSEL_INT_MASK    0x03
#define GP_WB_MACFILT_ACK_ANTSEL_INT_LSB     0

#define GP_WB_MACFILT_ACK_ANTSEL_EXT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26db)
#define GP_WB_MACFILT_ACK_ANTSEL_EXT_LEN     1
#define GP_WB_MACFILT_ACK_ANTSEL_EXT_MASK    0x0C
#define GP_WB_MACFILT_ACK_ANTSEL_EXT_LSB     2

#define GP_WB_MACFILT_ACK_MODE_CTRL_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26db)
#define GP_WB_MACFILT_ACK_MODE_CTRL_LEN     1
#define GP_WB_MACFILT_ACK_MODE_CTRL_MASK    0xF0
#define GP_WB_MACFILT_ACK_MODE_CTRL_LSB     4

#define GP_WB_MACFILT_RAWMODE_NONCE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26dc)
#define GP_WB_MACFILT_RAWMODE_NONCE_PTR_LEN     2
#define GP_WB_MACFILT_RAWMODE_NONCE_PTR_MASK    0xFFFF
#define GP_WB_MACFILT_RAWMODE_NONCE_PTR_LSB     0

#define GP_WB_MACFILT_RAWMODE_KEY_INFO_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26de)
#define GP_WB_MACFILT_RAWMODE_KEY_INFO_PTR_LEN     2
#define GP_WB_MACFILT_RAWMODE_KEY_INFO_PTR_MASK    0xFFFF
#define GP_WB_MACFILT_RAWMODE_KEY_INFO_PTR_LSB     0

#define GP_WB_MACFILT_RAWMODE_VSIE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc26e0)
#define GP_WB_MACFILT_RAWMODE_VSIE_PTR_LEN     2
#define GP_WB_MACFILT_RAWMODE_VSIE_PTR_MASK    0xFFFF
#define GP_WB_MACFILT_RAWMODE_VSIE_PTR_LSB     0

/***************************
 * layout: ble_mgr
 ***************************/
#define GP_WB_BLE_MGR_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xC2700) 
#define GP_WB_BLE_MGR_SIZE  0x00C0
#define GP_WB_BLE_MGR_MAX_MEMBER_SIZE  8

#define GP_WB_BLE_MGR_STATE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2700)
#define GP_WB_BLE_MGR_STATE_LEN     1
#define GP_WB_BLE_MGR_STATE_MASK    0xFF
#define GP_WB_BLE_MGR_STATE_LSB     0

#define GP_WB_BLE_MGR_DEBUG_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2701)
#define GP_WB_BLE_MGR_DEBUG_LEN     1
#define GP_WB_BLE_MGR_DEBUG_MASK    0xFF
#define GP_WB_BLE_MGR_DEBUG_LSB     0

#define GP_WB_BLE_MGR_CURRENT_PRIO_NR_SKIPPED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2704)
#define GP_WB_BLE_MGR_CURRENT_PRIO_NR_SKIPPED_LEN     2
#define GP_WB_BLE_MGR_CURRENT_PRIO_NR_SKIPPED_MASK    0x0000FFFF
#define GP_WB_BLE_MGR_CURRENT_PRIO_NR_SKIPPED_LSB     0

#define GP_WB_BLE_MGR_CURRENT_PRIO_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2704)
#define GP_WB_BLE_MGR_CURRENT_PRIO_BASE_LEN     1
#define GP_WB_BLE_MGR_CURRENT_PRIO_BASE_MASK    0x00FF0000
#define GP_WB_BLE_MGR_CURRENT_PRIO_BASE_LSB     16

#define GP_WB_BLE_MGR_CURRENT_EVENT_NR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2704)
#define GP_WB_BLE_MGR_CURRENT_EVENT_NR_LEN     1
#define GP_WB_BLE_MGR_CURRENT_EVENT_NR_MASK    0xFF000000
#define GP_WB_BLE_MGR_CURRENT_EVENT_NR_LSB     24

#define GP_WB_BLE_MGR_NEXT_PRIO_NR_SKIPPED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2708)
#define GP_WB_BLE_MGR_NEXT_PRIO_NR_SKIPPED_LEN     2
#define GP_WB_BLE_MGR_NEXT_PRIO_NR_SKIPPED_MASK    0x0000FFFF
#define GP_WB_BLE_MGR_NEXT_PRIO_NR_SKIPPED_LSB     0

#define GP_WB_BLE_MGR_NEXT_PRIO_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2708)
#define GP_WB_BLE_MGR_NEXT_PRIO_BASE_LEN     1
#define GP_WB_BLE_MGR_NEXT_PRIO_BASE_MASK    0x00FF0000
#define GP_WB_BLE_MGR_NEXT_PRIO_BASE_LSB     16

#define GP_WB_BLE_MGR_NEXT_EVENT_NR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2708)
#define GP_WB_BLE_MGR_NEXT_EVENT_NR_LEN     1
#define GP_WB_BLE_MGR_NEXT_EVENT_NR_MASK    0xFF000000
#define GP_WB_BLE_MGR_NEXT_EVENT_NR_LSB     24

#define GP_WB_BLE_MGR_ABORT_CURRENT_EVENT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc270c)
#define GP_WB_BLE_MGR_ABORT_CURRENT_EVENT_LEN     1
#define GP_WB_BLE_MGR_ABORT_CURRENT_EVENT_MASK    0x01
#define GP_WB_BLE_MGR_ABORT_CURRENT_EVENT_LSB     0

#define GP_WB_BLE_MGR_ATOMIC_CNT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc270d)
#define GP_WB_BLE_MGR_ATOMIC_CNT_LEN     1
#define GP_WB_BLE_MGR_ATOMIC_CNT_MASK    0xFF
#define GP_WB_BLE_MGR_ATOMIC_CNT_LSB     0

#define GP_WB_BLE_MGR_CLEANUP_TIME_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc270e)
#define GP_WB_BLE_MGR_CLEANUP_TIME_LEN     2
#define GP_WB_BLE_MGR_CLEANUP_TIME_MASK    0xFFFF
#define GP_WB_BLE_MGR_CLEANUP_TIME_LSB     0

#define GP_WB_BLE_MGR_EVENT_PROCESSING_DELAY_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2710)
#define GP_WB_BLE_MGR_EVENT_PROCESSING_DELAY_LEN     2
#define GP_WB_BLE_MGR_EVENT_PROCESSING_DELAY_MASK    0xFFFF
#define GP_WB_BLE_MGR_EVENT_PROCESSING_DELAY_LSB     0

#define GP_WB_BLE_MGR_RESPONSE_WD_OFFSET_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2712)
#define GP_WB_BLE_MGR_RESPONSE_WD_OFFSET_LEN     1
#define GP_WB_BLE_MGR_RESPONSE_WD_OFFSET_MASK    0x00FF
#define GP_WB_BLE_MGR_RESPONSE_WD_OFFSET_LSB     0

#define GP_WB_BLE_MGR_RESPONSE_WD_EXTRA_DURATION_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2712)
#define GP_WB_BLE_MGR_RESPONSE_WD_EXTRA_DURATION_LEN     1
#define GP_WB_BLE_MGR_RESPONSE_WD_EXTRA_DURATION_MASK    0xFF00
#define GP_WB_BLE_MGR_RESPONSE_WD_EXTRA_DURATION_LSB     8

#define GP_WB_BLE_MGR_T_IFS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2714)
#define GP_WB_BLE_MGR_T_IFS_LEN     1
#define GP_WB_BLE_MGR_T_IFS_MASK    0xFF
#define GP_WB_BLE_MGR_T_IFS_LSB     0

#define GP_WB_BLE_MGR_TOTAL_JITTER_US_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2715)
#define GP_WB_BLE_MGR_TOTAL_JITTER_US_LEN     1
#define GP_WB_BLE_MGR_TOTAL_JITTER_US_MASK    0xFF
#define GP_WB_BLE_MGR_TOTAL_JITTER_US_LSB     0

#define GP_WB_BLE_MGR_FIRST_TX_TIMESTAMP_COR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2718)
#define GP_WB_BLE_MGR_FIRST_TX_TIMESTAMP_COR_LEN     2
#define GP_WB_BLE_MGR_FIRST_TX_TIMESTAMP_COR_MASK    0x0000FFFF
#define GP_WB_BLE_MGR_FIRST_TX_TIMESTAMP_COR_LSB     0

#define GP_WB_BLE_MGR_RESPONSE_TX_TIMESTAMP_COR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2718)
#define GP_WB_BLE_MGR_RESPONSE_TX_TIMESTAMP_COR_LEN     2
#define GP_WB_BLE_MGR_RESPONSE_TX_TIMESTAMP_COR_MASK    0xFFFF0000
#define GP_WB_BLE_MGR_RESPONSE_TX_TIMESTAMP_COR_LSB     16

#define GP_WB_BLE_MGR_DISABLE_RX_WHITENING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc271c)
#define GP_WB_BLE_MGR_DISABLE_RX_WHITENING_LEN     1
#define GP_WB_BLE_MGR_DISABLE_RX_WHITENING_MASK    0x01
#define GP_WB_BLE_MGR_DISABLE_RX_WHITENING_LSB     0

#define GP_WB_BLE_MGR_CLAIM_RADIO_ON_CLEANUP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc271c)
#define GP_WB_BLE_MGR_CLAIM_RADIO_ON_CLEANUP_LEN     1
#define GP_WB_BLE_MGR_CLAIM_RADIO_ON_CLEANUP_MASK    0x02
#define GP_WB_BLE_MGR_CLAIM_RADIO_ON_CLEANUP_LSB     1

#define GP_WB_BLE_MGR_SHUTDOWN_DURING_CLEANUP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc271c)
#define GP_WB_BLE_MGR_SHUTDOWN_DURING_CLEANUP_LEN     1
#define GP_WB_BLE_MGR_SHUTDOWN_DURING_CLEANUP_MASK    0x04
#define GP_WB_BLE_MGR_SHUTDOWN_DURING_CLEANUP_LSB     2

#define GP_WB_BLE_MGR_MS_ENABLED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc271c)
#define GP_WB_BLE_MGR_MS_ENABLED_LEN     1
#define GP_WB_BLE_MGR_MS_ENABLED_MASK    0x08
#define GP_WB_BLE_MGR_MS_ENABLED_LSB     3

#define GP_WB_BLE_MGR_SHUTDOWN_PENDING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc271d)
#define GP_WB_BLE_MGR_SHUTDOWN_PENDING_LEN     1
#define GP_WB_BLE_MGR_SHUTDOWN_PENDING_MASK    0x01
#define GP_WB_BLE_MGR_SHUTDOWN_PENDING_LSB     0

#define GP_WB_BLE_MGR_TX_POWER_CONFIG_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc271e)
#define GP_WB_BLE_MGR_TX_POWER_CONFIG_PTR_LEN     2
#define GP_WB_BLE_MGR_TX_POWER_CONFIG_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_TX_POWER_CONFIG_PTR_LSB     0

#define GP_WB_BLE_MGR_DEVICE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2720)
#define GP_WB_BLE_MGR_DEVICE_ADDRESS_LEN     6
#define GP_WB_BLE_MGR_DEVICE_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_BLE_MGR_DEVICE_ADDRESS_LSB     0

#define GP_WB_BLE_MGR_PRE_RX_UPDATE_LIST_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2726)
#define GP_WB_BLE_MGR_PRE_RX_UPDATE_LIST_PTR_LEN     2
#define GP_WB_BLE_MGR_PRE_RX_UPDATE_LIST_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_PRE_RX_UPDATE_LIST_PTR_LSB     0

#define GP_WB_BLE_MGR_PREAMBLE_LEN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2728)
#define GP_WB_BLE_MGR_PREAMBLE_LEN_LEN     1
#define GP_WB_BLE_MGR_PREAMBLE_LEN_MASK    0x00FF
#define GP_WB_BLE_MGR_PREAMBLE_LEN_LSB     0

#define GP_WB_BLE_MGR_HDR_PREAMBLE_LEN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2728)
#define GP_WB_BLE_MGR_HDR_PREAMBLE_LEN_LEN     1
#define GP_WB_BLE_MGR_HDR_PREAMBLE_LEN_MASK    0xFF00
#define GP_WB_BLE_MGR_HDR_PREAMBLE_LEN_LSB     8

#define GP_WB_BLE_MGR_ADV_ACCESS_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc272c)
#define GP_WB_BLE_MGR_ADV_ACCESS_ADDRESS_LEN     4
#define GP_WB_BLE_MGR_ADV_ACCESS_ADDRESS_MASK    0xFFFFFFFF
#define GP_WB_BLE_MGR_ADV_ACCESS_ADDRESS_LSB     0

#define GP_WB_BLE_MGR_ADV_PREAMBLE_THRESH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2730)
#define GP_WB_BLE_MGR_ADV_PREAMBLE_THRESH_LEN     2
#define GP_WB_BLE_MGR_ADV_PREAMBLE_THRESH_MASK    0xFFFF
#define GP_WB_BLE_MGR_ADV_PREAMBLE_THRESH_LSB     0

#define GP_WB_BLE_MGR_ADV_VALIDATION_THRESH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2734)
#define GP_WB_BLE_MGR_ADV_VALIDATION_THRESH_LEN     2
#define GP_WB_BLE_MGR_ADV_VALIDATION_THRESH_MASK    0x0000FFFF
#define GP_WB_BLE_MGR_ADV_VALIDATION_THRESH_LSB     0

#define GP_WB_BLE_MGR_ADV_VALIDATION_START_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2734)
#define GP_WB_BLE_MGR_ADV_VALIDATION_START_IDX_LEN     1
#define GP_WB_BLE_MGR_ADV_VALIDATION_START_IDX_MASK    0x001F0000
#define GP_WB_BLE_MGR_ADV_VALIDATION_START_IDX_LSB     16

#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_START_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2734)
#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_START_IDX_LEN     1
#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_START_IDX_MASK    0x1F000000
#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_START_IDX_LSB     24

#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_PRESENT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2734)
#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_PRESENT_LEN     1
#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_PRESENT_MASK    0x80000000
#define GP_WB_BLE_MGR_ADV_FAKE_PREAMBLE_PRESENT_LSB     31

#define GP_WB_BLE_MGR_ADV_PREAMBLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2738)
#define GP_WB_BLE_MGR_ADV_PREAMBLE_LEN     1
#define GP_WB_BLE_MGR_ADV_PREAMBLE_MASK    0xFF
#define GP_WB_BLE_MGR_ADV_PREAMBLE_LSB     0

#define GP_WB_BLE_MGR_OWN_CLOCK_ACCURACY_PPM_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc273a)
#define GP_WB_BLE_MGR_OWN_CLOCK_ACCURACY_PPM_LEN     2
#define GP_WB_BLE_MGR_OWN_CLOCK_ACCURACY_PPM_MASK    0xFFFF
#define GP_WB_BLE_MGR_OWN_CLOCK_ACCURACY_PPM_LSB     0

#define GP_WB_BLE_MGR_ADV_CRC_INIT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc273c)
#define GP_WB_BLE_MGR_ADV_CRC_INIT_LEN     3
#define GP_WB_BLE_MGR_ADV_CRC_INIT_MASK    0xFFFFFF
#define GP_WB_BLE_MGR_ADV_CRC_INIT_LSB     0

#define GP_WB_BLE_MGR_EMPTY_PBM_NR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc273f)
#define GP_WB_BLE_MGR_EMPTY_PBM_NR_LEN     1
#define GP_WB_BLE_MGR_EMPTY_PBM_NR_MASK    0xFF
#define GP_WB_BLE_MGR_EMPTY_PBM_NR_LSB     0

#define GP_WB_BLE_MGR_BLE_CHANNEL_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2740)
#define GP_WB_BLE_MGR_BLE_CHANNEL_IDX_LEN     1
#define GP_WB_BLE_MGR_BLE_CHANNEL_IDX_MASK    0x07
#define GP_WB_BLE_MGR_BLE_CHANNEL_IDX_LSB     0

#define GP_WB_BLE_MGR_DEBUG_LOG_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2742)
#define GP_WB_BLE_MGR_DEBUG_LOG_PTR_LEN     2
#define GP_WB_BLE_MGR_DEBUG_LOG_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_DEBUG_LOG_PTR_LSB     0

#define GP_WB_BLE_MGR_RES_PR_LOCAL_IRK_LIST_BASE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2744)
#define GP_WB_BLE_MGR_RES_PR_LOCAL_IRK_LIST_BASE_ADDRESS_LEN     3
#define GP_WB_BLE_MGR_RES_PR_LOCAL_IRK_LIST_BASE_ADDRESS_MASK    0x03FFFF
#define GP_WB_BLE_MGR_RES_PR_LOCAL_IRK_LIST_BASE_ADDRESS_LSB     0

#define GP_WB_BLE_MGR_RES_PR_PRAND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2748)
#define GP_WB_BLE_MGR_RES_PR_PRAND_LEN     3
#define GP_WB_BLE_MGR_RES_PR_PRAND_MASK    0xFFFFFF
#define GP_WB_BLE_MGR_RES_PR_PRAND_LSB     0

#define GP_WB_BLE_MGR_RF_PRE_CALIBRATION_TABLE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc274c)
#define GP_WB_BLE_MGR_RF_PRE_CALIBRATION_TABLE_PTR_LEN     2
#define GP_WB_BLE_MGR_RF_PRE_CALIBRATION_TABLE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_RF_PRE_CALIBRATION_TABLE_PTR_LSB     0

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_0_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_0_MASK    0x00000000000000FF
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_0_LSB     0

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_1_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_1_MASK    0x000000000000FF00
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_1_LSB     8

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_2_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_2_MASK    0x0000000000FF0000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_2_LSB     16

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_3_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_3_MASK    0x00000000FF000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_3_LSB     24

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_4_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_4_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_4_MASK    0x000000FF00000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_4_LSB     32

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_5_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_5_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_5_MASK    0x0000FF0000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_5_LSB     40

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_6_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_6_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_6_MASK    0x00FF000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_6_LSB     48

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_7_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2750)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_7_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_7_MASK    0xFF00000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_7_LSB     56

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_8_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_8_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_8_MASK    0x00000000000000FF
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_8_LSB     0

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_9_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_9_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_9_MASK    0x000000000000FF00
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_9_LSB     8

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_10_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_10_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_10_MASK    0x0000000000FF0000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_10_LSB     16

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_11_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_11_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_11_MASK    0x00000000FF000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_11_LSB     24

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_12_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_12_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_12_MASK    0x000000FF00000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_12_LSB     32

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_13_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_13_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_13_MASK    0x0000FF0000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_13_LSB     40

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_14_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_14_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_14_MASK    0x00FF000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_14_LSB     48

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_15_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2758)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_15_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_15_MASK    0xFF00000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_15_LSB     56

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_16_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_16_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_16_MASK    0x00000000000000FF
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_16_LSB     0

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_17_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_17_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_17_MASK    0x000000000000FF00
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_17_LSB     8

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_18_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_18_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_18_MASK    0x0000000000FF0000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_18_LSB     16

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_19_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_19_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_19_MASK    0x00000000FF000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_19_LSB     24

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_20_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_20_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_20_MASK    0x000000FF00000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_20_LSB     32

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_21_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_21_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_21_MASK    0x0000FF0000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_21_LSB     40

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_22_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_22_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_22_MASK    0x00FF000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_22_LSB     48

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_23_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2760)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_23_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_23_MASK    0xFF00000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_23_LSB     56

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_24_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_24_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_24_MASK    0x00000000000000FF
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_24_LSB     0

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_25_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_25_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_25_MASK    0x000000000000FF00
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_25_LSB     8

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_26_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_26_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_26_MASK    0x0000000000FF0000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_26_LSB     16

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_27_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_27_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_27_MASK    0x00000000FF000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_27_LSB     24

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_28_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_28_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_28_MASK    0x000000FF00000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_28_LSB     32

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_29_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_29_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_29_MASK    0x0000FF0000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_29_LSB     40

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_30_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_30_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_30_MASK    0x00FF000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_30_LSB     48

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_31_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2768)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_31_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_31_MASK    0xFF00000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_31_LSB     56

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_32_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_32_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_32_MASK    0x00000000000000FF
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_32_LSB     0

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_33_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_33_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_33_MASK    0x000000000000FF00
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_33_LSB     8

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_34_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_34_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_34_MASK    0x0000000000FF0000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_34_LSB     16

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_35_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_35_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_35_MASK    0x00000000FF000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_35_LSB     24

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_36_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_36_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_36_MASK    0x000000FF00000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_36_LSB     32

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_37_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_37_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_37_MASK    0x0000FF0000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_37_LSB     40

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_38_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_38_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_38_MASK    0x00FF000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_38_LSB     48

#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_39_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2770)
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_39_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_39_MASK    0xFF00000000000000
#define GP_WB_BLE_MGR_CH_CONV_BLE_CHANNEL_39_LSB     56

#define GP_WB_BLE_MGR_CH_CONV_BLE_TEST_CHANNEL_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2778)
#define GP_WB_BLE_MGR_CH_CONV_BLE_TEST_CHANNEL_LEN     1
#define GP_WB_BLE_MGR_CH_CONV_BLE_TEST_CHANNEL_MASK    0xFF
#define GP_WB_BLE_MGR_CH_CONV_BLE_TEST_CHANNEL_LSB     0

#define GP_WB_BLE_MGR_INIT_EXT_INFO_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc277a)
#define GP_WB_BLE_MGR_INIT_EXT_INFO_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_INIT_EXT_INFO_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_INIT_EXT_INFO_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_DSFIX_RX_WD_OFFSET_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc277c)
#define GP_WB_BLE_MGR_DSFIX_RX_WD_OFFSET_LEN     2
#define GP_WB_BLE_MGR_DSFIX_RX_WD_OFFSET_MASK    0x000000FFFF
#define GP_WB_BLE_MGR_DSFIX_RX_WD_OFFSET_LSB     0

#define GP_WB_BLE_MGR_DSFIX_RSSI_SAMPLE_HOLDOFF_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc277c)
#define GP_WB_BLE_MGR_DSFIX_RSSI_SAMPLE_HOLDOFF_LEN     1
#define GP_WB_BLE_MGR_DSFIX_RSSI_SAMPLE_HOLDOFF_MASK    0x0000FF0000
#define GP_WB_BLE_MGR_DSFIX_RSSI_SAMPLE_HOLDOFF_LSB     16

#define GP_WB_BLE_MGR_DSFIX_RSSI_AGEING_THRESHOLD_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc277c)
#define GP_WB_BLE_MGR_DSFIX_RSSI_AGEING_THRESHOLD_LEN     1
#define GP_WB_BLE_MGR_DSFIX_RSSI_AGEING_THRESHOLD_MASK    0x00FF000000
#define GP_WB_BLE_MGR_DSFIX_RSSI_AGEING_THRESHOLD_LSB     24

#define GP_WB_BLE_MGR_DSFIX_BEST_POLL_THRESHOLD_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc277c)
#define GP_WB_BLE_MGR_DSFIX_BEST_POLL_THRESHOLD_LEN     1
#define GP_WB_BLE_MGR_DSFIX_BEST_POLL_THRESHOLD_MASK    0xFF00000000
#define GP_WB_BLE_MGR_DSFIX_BEST_POLL_THRESHOLD_LSB     32

#define GP_WB_BLE_MGR_DSFIX_ALG_DISABLED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2781)
#define GP_WB_BLE_MGR_DSFIX_ALG_DISABLED_LEN     1
#define GP_WB_BLE_MGR_DSFIX_ALG_DISABLED_MASK    0x01
#define GP_WB_BLE_MGR_DSFIX_ALG_DISABLED_LSB     0

#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2784)
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM0_LEN     1
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM0_MASK    0x000000FF
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM0_LSB     0

#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2784)
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM1_LEN     1
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM1_MASK    0x0000FF00
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM1_LSB     8

#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM2_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2784)
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM2_LEN     1
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM2_MASK    0x00FF0000
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM2_LSB     16

#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM3_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2784)
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM3_LEN     1
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM3_MASK    0xFF000000
#define GP_WB_BLE_MGR_DSFIX_NOM_PARAM3_LSB     24

#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2788)
#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_PTR_LEN     2
#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_PTR_MASK    0x00FFFF
#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_PTR_LSB     0

#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_SIZE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2788)
#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_SIZE_LEN     1
#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_SIZE_MASK    0xFF0000
#define GP_WB_BLE_MGR_DSFIX_CHANNEL_LIST_SIZE_LSB     16

#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc278c)
#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_PTR_LEN     2
#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_PTR_MASK    0x00FFFF
#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_PTR_LSB     0

#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_SIZE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc278c)
#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_SIZE_LEN     1
#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_SIZE_MASK    0xFF0000
#define GP_WB_BLE_MGR_DSFIX_PARAM_LIST_SIZE_LSB     16

#define GP_WB_BLE_MGR_DSFIX_PRE_LIST_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2790)
#define GP_WB_BLE_MGR_DSFIX_PRE_LIST_PTR_LEN     2
#define GP_WB_BLE_MGR_DSFIX_PRE_LIST_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_DSFIX_PRE_LIST_PTR_LSB     0

#define GP_WB_BLE_MGR_TX_ANT_EXT_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2792)
#define GP_WB_BLE_MGR_TX_ANT_EXT_0_LEN     1
#define GP_WB_BLE_MGR_TX_ANT_EXT_0_MASK    0x0F
#define GP_WB_BLE_MGR_TX_ANT_EXT_0_LSB     0

#define GP_WB_BLE_MGR_TX_ANT_EXT_1_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2792)
#define GP_WB_BLE_MGR_TX_ANT_EXT_1_LEN     1
#define GP_WB_BLE_MGR_TX_ANT_EXT_1_MASK    0xF0
#define GP_WB_BLE_MGR_TX_ANT_EXT_1_LSB     4

#define GP_WB_BLE_MGR_TX_ANTSEL_INT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2793)
#define GP_WB_BLE_MGR_TX_ANTSEL_INT_LEN     1
#define GP_WB_BLE_MGR_TX_ANTSEL_INT_MASK    0x03
#define GP_WB_BLE_MGR_TX_ANTSEL_INT_LSB     0

#define GP_WB_BLE_MGR_BGSCAN_EV_NR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2794)
#define GP_WB_BLE_MGR_BGSCAN_EV_NR_LEN     1
#define GP_WB_BLE_MGR_BGSCAN_EV_NR_MASK    0xFF
#define GP_WB_BLE_MGR_BGSCAN_EV_NR_LSB     0

#define GP_WB_BLE_MGR_ALWAYS_USE_RF_PRECALIBRATION_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2795)
#define GP_WB_BLE_MGR_ALWAYS_USE_RF_PRECALIBRATION_LEN     1
#define GP_WB_BLE_MGR_ALWAYS_USE_RF_PRECALIBRATION_MASK    0xFF
#define GP_WB_BLE_MGR_ALWAYS_USE_RF_PRECALIBRATION_LSB     0

#define GP_WB_BLE_MGR_MAX_ALLOWED_PDU_PAYLOAD_LENGTH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2796)
#define GP_WB_BLE_MGR_MAX_ALLOWED_PDU_PAYLOAD_LENGTH_LEN     1
#define GP_WB_BLE_MGR_MAX_ALLOWED_PDU_PAYLOAD_LENGTH_MASK    0xFF
#define GP_WB_BLE_MGR_MAX_ALLOWED_PDU_PAYLOAD_LENGTH_LSB     0

#define GP_WB_BLE_MGR_SCAN_EXT_INFO_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc2798)
#define GP_WB_BLE_MGR_SCAN_EXT_INFO_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_SCAN_EXT_INFO_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_SCAN_EXT_INFO_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_CHMAP_LIST_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc279a)
#define GP_WB_BLE_MGR_CHMAP_LIST_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_CHMAP_LIST_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_CHMAP_LIST_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_ITEM_OFFSET_CHMAP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc279c)
#define GP_WB_BLE_MGR_ITEM_OFFSET_CHMAP_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_CHMAP_MASK    0xFF
#define GP_WB_BLE_MGR_ITEM_OFFSET_CHMAP_LSB     0

#define GP_WB_BLE_MGR_PDL_HEAD_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc279d)
#define GP_WB_BLE_MGR_PDL_HEAD_IDX_LEN     1
#define GP_WB_BLE_MGR_PDL_HEAD_IDX_MASK    0xFF
#define GP_WB_BLE_MGR_PDL_HEAD_IDX_LSB     0

#define GP_WB_BLE_MGR_PDL_FIRST_FREE_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc279e)
#define GP_WB_BLE_MGR_PDL_FIRST_FREE_IDX_LEN     1
#define GP_WB_BLE_MGR_PDL_FIRST_FREE_IDX_MASK    0xFF
#define GP_WB_BLE_MGR_PDL_FIRST_FREE_IDX_LSB     0

#define GP_WB_BLE_MGR_ACTIVE_SUBEV_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc279f)
#define GP_WB_BLE_MGR_ACTIVE_SUBEV_LEN     1
#define GP_WB_BLE_MGR_ACTIVE_SUBEV_MASK    0xFF
#define GP_WB_BLE_MGR_ACTIVE_SUBEV_LSB     0

#define GP_WB_BLE_MGR_NR_RT_SUBEV_DSCS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27a0)
#define GP_WB_BLE_MGR_NR_RT_SUBEV_DSCS_LEN     1
#define GP_WB_BLE_MGR_NR_RT_SUBEV_DSCS_MASK    0xFF
#define GP_WB_BLE_MGR_NR_RT_SUBEV_DSCS_LSB     0

#define GP_WB_BLE_MGR_PDL_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27a2)
#define GP_WB_BLE_MGR_PDL_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_PDL_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_PDL_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_SUBEV_DSC_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27a4)
#define GP_WB_BLE_MGR_SUBEV_DSC_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_SUBEV_DSC_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_SUBEV_DSC_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_SUBEV_COMPLETED_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27a6)
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_SUBEV_DSC_ENTRY_RT_CLAIMED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27a8)
#define GP_WB_BLE_MGR_SUBEV_DSC_ENTRY_RT_CLAIMED_LEN     2
#define GP_WB_BLE_MGR_SUBEV_DSC_ENTRY_RT_CLAIMED_MASK    0xFFFF
#define GP_WB_BLE_MGR_SUBEV_DSC_ENTRY_RT_CLAIMED_LSB     0

#define GP_WB_BLE_MGR_SUBEV_EV_NR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27aa)
#define GP_WB_BLE_MGR_SUBEV_EV_NR_LEN     1
#define GP_WB_BLE_MGR_SUBEV_EV_NR_MASK    0xFF
#define GP_WB_BLE_MGR_SUBEV_EV_NR_LSB     0

#define GP_WB_BLE_MGR_NR_TOT_SUBEV_DSCS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ab)
#define GP_WB_BLE_MGR_NR_TOT_SUBEV_DSCS_LEN     1
#define GP_WB_BLE_MGR_NR_TOT_SUBEV_DSCS_MASK    0xFF
#define GP_WB_BLE_MGR_NR_TOT_SUBEV_DSCS_LSB     0

#define GP_WB_BLE_MGR_SUBEV_COMPLETED_WR_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ac)
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_WR_PTR_LEN     1
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_WR_PTR_MASK    0x00FF
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_WR_PTR_LSB     0

#define GP_WB_BLE_MGR_SUBEV_COMPLETED_RD_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ac)
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_RD_PTR_LEN     1
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_RD_PTR_MASK    0xFF00
#define GP_WB_BLE_MGR_SUBEV_COMPLETED_RD_PTR_LSB     8

#define GP_WB_BLE_MGR_ADV_ASC_LIST_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ae)
#define GP_WB_BLE_MGR_ADV_ASC_LIST_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_ADV_ASC_LIST_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_ADV_ASC_LIST_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_SCAN_ASC_LIST_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b0)
#define GP_WB_BLE_MGR_SCAN_ASC_LIST_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_SCAN_ASC_LIST_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_SCAN_ASC_LIST_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_SYNCC_LIST_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b2)
#define GP_WB_BLE_MGR_SYNCC_LIST_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_SYNCC_LIST_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_SYNCC_LIST_BASE_PTR_LSB     0

#define GP_WB_BLE_MGR_ITEM_OFFSET_SYNCC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b4)
#define GP_WB_BLE_MGR_ITEM_OFFSET_SYNCC_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_SYNCC_MASK    0xFF
#define GP_WB_BLE_MGR_ITEM_OFFSET_SYNCC_LSB     0

#define GP_WB_BLE_MGR_NR_SCAN_ASC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b5)
#define GP_WB_BLE_MGR_NR_SCAN_ASC_LEN     1
#define GP_WB_BLE_MGR_NR_SCAN_ASC_MASK    0xFF
#define GP_WB_BLE_MGR_NR_SCAN_ASC_LSB     0

#define GP_WB_BLE_MGR_ITEM_OFFSET_SUBEV_DSC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b8)
#define GP_WB_BLE_MGR_ITEM_OFFSET_SUBEV_DSC_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_SUBEV_DSC_MASK    0x00000000FF
#define GP_WB_BLE_MGR_ITEM_OFFSET_SUBEV_DSC_LSB     0

#define GP_WB_BLE_MGR_ITEM_OFFSET_PDL_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b8)
#define GP_WB_BLE_MGR_ITEM_OFFSET_PDL_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_PDL_MASK    0x000000FF00
#define GP_WB_BLE_MGR_ITEM_OFFSET_PDL_LSB     8

#define GP_WB_BLE_MGR_ITEM_OFFSET_ADV_ASC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b8)
#define GP_WB_BLE_MGR_ITEM_OFFSET_ADV_ASC_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_ADV_ASC_MASK    0x0000FF0000
#define GP_WB_BLE_MGR_ITEM_OFFSET_ADV_ASC_LSB     16

#define GP_WB_BLE_MGR_ITEM_OFFSET_SCAN_ASC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b8)
#define GP_WB_BLE_MGR_ITEM_OFFSET_SCAN_ASC_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_SCAN_ASC_MASK    0x00FF000000
#define GP_WB_BLE_MGR_ITEM_OFFSET_SCAN_ASC_LSB     24

#define GP_WB_BLE_MGR_ITEM_OFFSET_PER_ASC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27b8)
#define GP_WB_BLE_MGR_ITEM_OFFSET_PER_ASC_LEN     1
#define GP_WB_BLE_MGR_ITEM_OFFSET_PER_ASC_MASK    0xFF00000000
#define GP_WB_BLE_MGR_ITEM_OFFSET_PER_ASC_LSB     32

#define GP_WB_BLE_MGR_PER_ASC_LIST_BASE_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27be)
#define GP_WB_BLE_MGR_PER_ASC_LIST_BASE_PTR_LEN     2
#define GP_WB_BLE_MGR_PER_ASC_LIST_BASE_PTR_MASK    0xFFFF
#define GP_WB_BLE_MGR_PER_ASC_LIST_BASE_PTR_LSB     0

/***************************
 * layout: blefilt
 ***************************/
#define GP_WB_BLEFILT_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xC27C0) 
#define GP_WB_BLEFILT_SIZE  0x0040
#define GP_WB_BLEFILT_MAX_MEMBER_SIZE  7

#define GP_WB_BLEFILT_STATE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c0)
#define GP_WB_BLEFILT_STATE_LEN     1
#define GP_WB_BLEFILT_STATE_MASK    0xFF
#define GP_WB_BLEFILT_STATE_LSB     0

#define GP_WB_BLEFILT_DEBUG_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c1)
#define GP_WB_BLEFILT_DEBUG_LEN     1
#define GP_WB_BLEFILT_DEBUG_MASK    0xFF
#define GP_WB_BLEFILT_DEBUG_LSB     0

#define GP_WB_BLEFILT_FRAME_TYPE_MASK_PADDING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c2)
#define GP_WB_BLEFILT_FRAME_TYPE_MASK_PADDING_LEN     1
#define GP_WB_BLEFILT_FRAME_TYPE_MASK_PADDING_MASK    0xFF
#define GP_WB_BLEFILT_FRAME_TYPE_MASK_PADDING_LSB     0

#define GP_WB_BLEFILT_DROP_REASON_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c3)
#define GP_WB_BLEFILT_DROP_REASON_LEN     1
#define GP_WB_BLEFILT_DROP_REASON_MASK    0x0F
#define GP_WB_BLEFILT_DROP_REASON_LSB     0

#define GP_WB_BLEFILT_DROP_REASON_VALID_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c3)
#define GP_WB_BLEFILT_DROP_REASON_VALID_LEN     1
#define GP_WB_BLEFILT_DROP_REASON_VALID_MASK    0x10
#define GP_WB_BLEFILT_DROP_REASON_VALID_LSB     4

#define GP_WB_BLEFILT_IRK_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c4)
#define GP_WB_BLEFILT_IRK_IDX_LEN     1
#define GP_WB_BLEFILT_IRK_IDX_MASK    0xFF
#define GP_WB_BLEFILT_IRK_IDX_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_FRAME_TYPE_ACCEPT_PADDING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c5)
#define GP_WB_BLEFILT_SUBFILT_0_FRAME_TYPE_ACCEPT_PADDING_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FRAME_TYPE_ACCEPT_PADDING_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_0_FRAME_TYPE_ACCEPT_PADDING_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_WL_VALID_STATE_MASK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c6)
#define GP_WB_BLEFILT_SUBFILT_0_WL_VALID_STATE_MASK_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_WL_VALID_STATE_MASK_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_0_WL_VALID_STATE_MASK_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_MASK_NONCONN_NONSCAN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c7)
#define GP_WB_BLEFILT_SUBFILT_0_MASK_NONCONN_NONSCAN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_MASK_NONCONN_NONSCAN_MASK    0x01
#define GP_WB_BLEFILT_SUBFILT_0_MASK_NONCONN_NONSCAN_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_MASK_CONNECTABLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c7)
#define GP_WB_BLEFILT_SUBFILT_0_MASK_CONNECTABLE_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_MASK_CONNECTABLE_MASK    0x02
#define GP_WB_BLEFILT_SUBFILT_0_MASK_CONNECTABLE_LSB     1

#define GP_WB_BLEFILT_SUBFILT_0_MASK_SCANNABLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c7)
#define GP_WB_BLEFILT_SUBFILT_0_MASK_SCANNABLE_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_MASK_SCANNABLE_MASK    0x04
#define GP_WB_BLEFILT_SUBFILT_0_MASK_SCANNABLE_LSB     2

#define GP_WB_BLEFILT_SUBFILT_0_MASK_RFU_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c7)
#define GP_WB_BLEFILT_SUBFILT_0_MASK_RFU_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_MASK_RFU_MASK    0x08
#define GP_WB_BLEFILT_SUBFILT_0_MASK_RFU_LSB     3

#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_LEN     6
#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_MASK    0x00FFFFFFFFFFFF
#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_TYPE_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_TYPE_MASK    0x01000000000000
#define GP_WB_BLEFILT_SUBFILT_0_DST_DEVICE_ADDRESS_TYPE_LSB     48

#define GP_WB_BLEFILT_SUBFILT_0_ENABLE_DST_ADDR_CHECK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_ENABLE_DST_ADDR_CHECK_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ENABLE_DST_ADDR_CHECK_MASK    0x02000000000000
#define GP_WB_BLEFILT_SUBFILT_0_ENABLE_DST_ADDR_CHECK_LSB     49

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_DST_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_DST_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_DST_MASK    0x04000000000000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_DST_LSB     50

#define GP_WB_BLEFILT_SUBFILT_0_DST_RPA_REQUIRED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_DST_RPA_REQUIRED_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_DST_RPA_REQUIRED_MASK    0x08000000000000
#define GP_WB_BLEFILT_SUBFILT_0_DST_RPA_REQUIRED_LSB     51

#define GP_WB_BLEFILT_SUBFILT_0_RESOLVED_RPA_MUST_MATCH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_RESOLVED_RPA_MUST_MATCH_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_RESOLVED_RPA_MUST_MATCH_MASK    0x10000000000000
#define GP_WB_BLEFILT_SUBFILT_0_RESOLVED_RPA_MUST_MATCH_LSB     52

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_SRC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_SRC_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_SRC_MASK    0x20000000000000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_RPA_SRC_LSB     53

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_ID_SRC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27c8)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_ID_SRC_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_ID_SRC_MASK    0x40000000000000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_UNRESOLVED_ID_SRC_LSB     54

#define GP_WB_BLEFILT_SUBFILT_0_FT_WHITELIST_ENABLE_PADDING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27cf)
#define GP_WB_BLEFILT_SUBFILT_0_FT_WHITELIST_ENABLE_PADDING_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_WHITELIST_ENABLE_PADDING_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_0_FT_WHITELIST_ENABLE_PADDING_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_FRAME_TYPE_ACCEPT_PADDING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d0)
#define GP_WB_BLEFILT_SUBFILT_1_FRAME_TYPE_ACCEPT_PADDING_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FRAME_TYPE_ACCEPT_PADDING_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_1_FRAME_TYPE_ACCEPT_PADDING_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_WL_VALID_STATE_MASK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d1)
#define GP_WB_BLEFILT_SUBFILT_1_WL_VALID_STATE_MASK_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_WL_VALID_STATE_MASK_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_1_WL_VALID_STATE_MASK_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_MASK_NONCONN_NONSCAN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d2)
#define GP_WB_BLEFILT_SUBFILT_1_MASK_NONCONN_NONSCAN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_MASK_NONCONN_NONSCAN_MASK    0x01
#define GP_WB_BLEFILT_SUBFILT_1_MASK_NONCONN_NONSCAN_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_MASK_CONNECTABLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d2)
#define GP_WB_BLEFILT_SUBFILT_1_MASK_CONNECTABLE_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_MASK_CONNECTABLE_MASK    0x02
#define GP_WB_BLEFILT_SUBFILT_1_MASK_CONNECTABLE_LSB     1

#define GP_WB_BLEFILT_SUBFILT_1_MASK_SCANNABLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d2)
#define GP_WB_BLEFILT_SUBFILT_1_MASK_SCANNABLE_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_MASK_SCANNABLE_MASK    0x04
#define GP_WB_BLEFILT_SUBFILT_1_MASK_SCANNABLE_LSB     2

#define GP_WB_BLEFILT_SUBFILT_1_MASK_RFU_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d2)
#define GP_WB_BLEFILT_SUBFILT_1_MASK_RFU_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_MASK_RFU_MASK    0x08
#define GP_WB_BLEFILT_SUBFILT_1_MASK_RFU_LSB     3

#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_LEN     6
#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_MASK    0x00FFFFFFFFFFFF
#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_TYPE_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_TYPE_MASK    0x01000000000000
#define GP_WB_BLEFILT_SUBFILT_1_DST_DEVICE_ADDRESS_TYPE_LSB     48

#define GP_WB_BLEFILT_SUBFILT_1_ENABLE_DST_ADDR_CHECK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_ENABLE_DST_ADDR_CHECK_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ENABLE_DST_ADDR_CHECK_MASK    0x02000000000000
#define GP_WB_BLEFILT_SUBFILT_1_ENABLE_DST_ADDR_CHECK_LSB     49

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_DST_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_DST_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_DST_MASK    0x04000000000000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_DST_LSB     50

#define GP_WB_BLEFILT_SUBFILT_1_DST_RPA_REQUIRED_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_DST_RPA_REQUIRED_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_DST_RPA_REQUIRED_MASK    0x08000000000000
#define GP_WB_BLEFILT_SUBFILT_1_DST_RPA_REQUIRED_LSB     51

#define GP_WB_BLEFILT_SUBFILT_1_RESOLVED_RPA_MUST_MATCH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_RESOLVED_RPA_MUST_MATCH_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_RESOLVED_RPA_MUST_MATCH_MASK    0x10000000000000
#define GP_WB_BLEFILT_SUBFILT_1_RESOLVED_RPA_MUST_MATCH_LSB     52

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_SRC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_SRC_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_SRC_MASK    0x20000000000000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_RPA_SRC_LSB     53

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_ID_SRC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27d4)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_ID_SRC_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_ID_SRC_MASK    0x40000000000000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_UNRESOLVED_ID_SRC_LSB     54

#define GP_WB_BLEFILT_SUBFILT_1_FT_WHITELIST_ENABLE_PADDING_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27db)
#define GP_WB_BLEFILT_SUBFILT_1_FT_WHITELIST_ENABLE_PADDING_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_WHITELIST_ENABLE_PADDING_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_1_FT_WHITELIST_ENABLE_PADDING_LSB     0

#define GP_WB_BLEFILT_ENABLE_COEX_SW_OVERRULE_ON_ACCEPT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27dc)
#define GP_WB_BLEFILT_ENABLE_COEX_SW_OVERRULE_ON_ACCEPT_LEN     1
#define GP_WB_BLEFILT_ENABLE_COEX_SW_OVERRULE_ON_ACCEPT_MASK    0x04
#define GP_WB_BLEFILT_ENABLE_COEX_SW_OVERRULE_ON_ACCEPT_LSB     2

#define GP_WB_BLEFILT_DISABLE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27dc)
#define GP_WB_BLEFILT_DISABLE_LEN     1
#define GP_WB_BLEFILT_DISABLE_MASK    0x08
#define GP_WB_BLEFILT_DISABLE_LSB     3

#define GP_WB_BLEFILT_RESOLVE_RES_PR_SRC_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27dc)
#define GP_WB_BLEFILT_RESOLVE_RES_PR_SRC_LEN     1
#define GP_WB_BLEFILT_RESOLVE_RES_PR_SRC_MASK    0x10
#define GP_WB_BLEFILT_RESOLVE_RES_PR_SRC_LSB     4

#define GP_WB_BLEFILT_WHITELIST_SKIP_RPA_CHECK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27dc)
#define GP_WB_BLEFILT_WHITELIST_SKIP_RPA_CHECK_LEN     1
#define GP_WB_BLEFILT_WHITELIST_SKIP_RPA_CHECK_MASK    0x20
#define GP_WB_BLEFILT_WHITELIST_SKIP_RPA_CHECK_LSB     5

#define GP_WB_BLEFILT_WHITELIST_BASE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27e0)
#define GP_WB_BLEFILT_WHITELIST_BASE_ADDRESS_LEN     2
#define GP_WB_BLEFILT_WHITELIST_BASE_ADDRESS_MASK    0x00FFFF
#define GP_WB_BLEFILT_WHITELIST_BASE_ADDRESS_LSB     0

#define GP_WB_BLEFILT_WHITELIST_LENGTH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27e0)
#define GP_WB_BLEFILT_WHITELIST_LENGTH_LEN     1
#define GP_WB_BLEFILT_WHITELIST_LENGTH_MASK    0xFF0000
#define GP_WB_BLEFILT_WHITELIST_LENGTH_LSB     16

#define GP_WB_BLEFILT_NEXT_SUBEV_DSC_IDX_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27e3)
#define GP_WB_BLEFILT_NEXT_SUBEV_DSC_IDX_LEN     1
#define GP_WB_BLEFILT_NEXT_SUBEV_DSC_IDX_MASK    0xFF
#define GP_WB_BLEFILT_NEXT_SUBEV_DSC_IDX_LSB     0

#define GP_WB_BLEFILT_RES_PR_IDENTITY_LIST_BASE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27e4)
#define GP_WB_BLEFILT_RES_PR_IDENTITY_LIST_BASE_ADDRESS_LEN     2
#define GP_WB_BLEFILT_RES_PR_IDENTITY_LIST_BASE_ADDRESS_MASK    0x00FFFF
#define GP_WB_BLEFILT_RES_PR_IDENTITY_LIST_BASE_ADDRESS_LSB     0

#define GP_WB_BLEFILT_RES_PR_LIST_LENGTH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27e4)
#define GP_WB_BLEFILT_RES_PR_LIST_LENGTH_LEN     1
#define GP_WB_BLEFILT_RES_PR_LIST_LENGTH_MASK    0xFF0000
#define GP_WB_BLEFILT_RES_PR_LIST_LENGTH_LSB     16

#define GP_WB_BLEFILT_RES_PR_PEER_IRK_LIST_BASE_ADDRESS_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27e8)
#define GP_WB_BLEFILT_RES_PR_PEER_IRK_LIST_BASE_ADDRESS_LEN     3
#define GP_WB_BLEFILT_RES_PR_PEER_IRK_LIST_BASE_ADDRESS_MASK    0x03FFFF
#define GP_WB_BLEFILT_RES_PR_PEER_IRK_LIST_BASE_ADDRESS_LSB     0

#define GP_WB_BLEFILT_WHITELIST_RPA_OFFSET_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ec)
#define GP_WB_BLEFILT_WHITELIST_RPA_OFFSET_LEN     1
#define GP_WB_BLEFILT_WHITELIST_RPA_OFFSET_MASK    0x00FF
#define GP_WB_BLEFILT_WHITELIST_RPA_OFFSET_LSB     0

#define GP_WB_BLEFILT_WHITELIST_RPA_LENGTH_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ec)
#define GP_WB_BLEFILT_WHITELIST_RPA_LENGTH_LEN     1
#define GP_WB_BLEFILT_WHITELIST_RPA_LENGTH_MASK    0xFF00
#define GP_WB_BLEFILT_WHITELIST_RPA_LENGTH_LSB     8

#define GP_WB_BLEFILT_FT_ADV_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_ADV_IND_LEN     1
#define GP_WB_BLEFILT_FT_ADV_IND_MASK    0x0001
#define GP_WB_BLEFILT_FT_ADV_IND_LSB     0

#define GP_WB_BLEFILT_FT_ADV_DIRECT_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_BLEFILT_FT_ADV_DIRECT_IND_MASK    0x0002
#define GP_WB_BLEFILT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_BLEFILT_FT_ADV_NONCONN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_BLEFILT_FT_ADV_NONCONN_IND_MASK    0x0004
#define GP_WB_BLEFILT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_BLEFILT_FT_SCAN_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_SCAN_REQ_LEN     1
#define GP_WB_BLEFILT_FT_SCAN_REQ_MASK    0x0008
#define GP_WB_BLEFILT_FT_SCAN_REQ_LSB     3

#define GP_WB_BLEFILT_FT_AUX_SCAN_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_BLEFILT_FT_AUX_SCAN_REQ_MASK    0x0008
#define GP_WB_BLEFILT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_BLEFILT_FT_SCAN_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_SCAN_RSP_LEN     1
#define GP_WB_BLEFILT_FT_SCAN_RSP_MASK    0x0010
#define GP_WB_BLEFILT_FT_SCAN_RSP_LSB     4

#define GP_WB_BLEFILT_FT_CONNECT_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_CONNECT_REQ_LEN     1
#define GP_WB_BLEFILT_FT_CONNECT_REQ_MASK    0x0020
#define GP_WB_BLEFILT_FT_CONNECT_REQ_LSB     5

#define GP_WB_BLEFILT_FT_AUX_CONNECT_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_BLEFILT_FT_AUX_CONNECT_REQ_MASK    0x0020
#define GP_WB_BLEFILT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_BLEFILT_FT_ADV_SCAN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_BLEFILT_FT_ADV_SCAN_IND_MASK    0x0040
#define GP_WB_BLEFILT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_BLEFILT_FT_ADV_EXT_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_BLEFILT_FT_ADV_EXT_IND_MASK    0x0080
#define GP_WB_BLEFILT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_BLEFILT_FT_AUX_ADV_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_BLEFILT_FT_AUX_ADV_IND_MASK    0x0080
#define GP_WB_BLEFILT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_BLEFILT_FT_AUX_SCAN_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_BLEFILT_FT_AUX_SCAN_RSP_MASK    0x0080
#define GP_WB_BLEFILT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_BLEFILT_FT_AUX_SYNC_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_BLEFILT_FT_AUX_SYNC_IND_MASK    0x0080
#define GP_WB_BLEFILT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_BLEFILT_FT_AUX_CHAIN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_BLEFILT_FT_AUX_CHAIN_IND_MASK    0x0080
#define GP_WB_BLEFILT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_BLEFILT_FT_AUX_CONNECT_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_AUX_CONNECT_RSP_LEN     1
#define GP_WB_BLEFILT_FT_AUX_CONNECT_RSP_MASK    0x0100
#define GP_WB_BLEFILT_FT_AUX_CONNECT_RSP_LSB     8

#define GP_WB_BLEFILT_FT_RESERVED_9_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_9_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_9_MASK    0x0200
#define GP_WB_BLEFILT_FT_RESERVED_9_LSB     9

#define GP_WB_BLEFILT_FT_RESERVED_10_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_10_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_10_MASK    0x0400
#define GP_WB_BLEFILT_FT_RESERVED_10_LSB     10

#define GP_WB_BLEFILT_FT_RESERVED_11_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_11_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_11_MASK    0x0800
#define GP_WB_BLEFILT_FT_RESERVED_11_LSB     11

#define GP_WB_BLEFILT_FT_RESERVED_12_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_12_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_12_MASK    0x1000
#define GP_WB_BLEFILT_FT_RESERVED_12_LSB     12

#define GP_WB_BLEFILT_FT_RESERVED_13_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_13_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_13_MASK    0x2000
#define GP_WB_BLEFILT_FT_RESERVED_13_LSB     13

#define GP_WB_BLEFILT_FT_RESERVED_14_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_14_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_14_MASK    0x4000
#define GP_WB_BLEFILT_FT_RESERVED_14_LSB     14

#define GP_WB_BLEFILT_FT_RESERVED_15_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ee)
#define GP_WB_BLEFILT_FT_RESERVED_15_LEN     1
#define GP_WB_BLEFILT_FT_RESERVED_15_MASK    0x8000
#define GP_WB_BLEFILT_FT_RESERVED_15_LSB     15

#define GP_WB_BLEFILT_IS_ADV_EXT_FRAME_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f0)
#define GP_WB_BLEFILT_IS_ADV_EXT_FRAME_LEN     1
#define GP_WB_BLEFILT_IS_ADV_EXT_FRAME_MASK    0x01
#define GP_WB_BLEFILT_IS_ADV_EXT_FRAME_LSB     0

#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_LEN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f1)
#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_LEN_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_LEN_MASK    0x3F
#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_LEN_LSB     0

#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_MODE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f1)
#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_MODE_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_MODE_MASK    0xC0
#define GP_WB_BLEFILT_ADV_EXT_PAYLOAD_HDR_MODE_LSB     6

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SRC_ADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SRC_ADDR_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SRC_ADDR_MASK    0x01
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SRC_ADDR_LSB     0

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DST_ADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DST_ADDR_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DST_ADDR_MASK    0x02
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DST_ADDR_LSB     1

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_CTE_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_CTE_INFO_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_CTE_INFO_MASK    0x04
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_CTE_INFO_LSB     2

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DATA_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DATA_INFO_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DATA_INFO_MASK    0x08
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_DATA_INFO_LSB     3

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_AUX_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_AUX_PTR_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_AUX_PTR_MASK    0x10
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_AUX_PTR_LSB     4

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SYNC_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SYNC_INFO_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SYNC_INFO_MASK    0x20
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_SYNC_INFO_LSB     5

#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_TX_POWER_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f2)
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_TX_POWER_LEN     1
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_TX_POWER_MASK    0x40
#define GP_WB_BLEFILT_ADV_EXT_HDR_FLAG_TX_POWER_LSB     6

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_IND_MASK    0x0001
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_IND_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_DIRECT_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_DIRECT_IND_MASK    0x0002
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_NONCONN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_NONCONN_IND_MASK    0x0004
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_REQ_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_REQ_LSB     3

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_REQ_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_RSP_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_RSP_MASK    0x0010
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_SCAN_RSP_LSB     4

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_CONNECT_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_CONNECT_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_CONNECT_REQ_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_CONNECT_REQ_LSB     5

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_REQ_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_SCAN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_SCAN_IND_MASK    0x0040
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_EXT_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_EXT_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_ADV_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_ADV_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_RSP_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SYNC_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SYNC_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CHAIN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CHAIN_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_RSP_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_RSP_MASK    0x0100
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_AUX_CONNECT_RSP_LSB     8

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_9_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_9_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_9_MASK    0x0200
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_9_LSB     9

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_10_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_10_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_10_MASK    0x0400
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_10_LSB     10

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_11_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_11_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_11_MASK    0x0800
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_11_LSB     11

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_12_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_12_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_12_MASK    0x1000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_12_LSB     12

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_13_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_13_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_13_MASK    0x2000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_13_LSB     13

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_14_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_14_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_14_MASK    0x4000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_14_LSB     14

#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_15_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f4)
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_15_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_15_MASK    0x8000
#define GP_WB_BLEFILT_SUBFILT_0_ACCEPT_FT_RESERVED_15_LSB     15

#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_IND_WL_EN_MASK    0x0001
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_IND_WL_EN_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_DIRECT_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_DIRECT_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_DIRECT_IND_WL_EN_MASK    0x0002
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_DIRECT_IND_WL_EN_LSB     1

#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_NONCONN_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_NONCONN_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_NONCONN_IND_WL_EN_MASK    0x0004
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_NONCONN_IND_WL_EN_LSB     2

#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_REQ_WL_EN_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_REQ_WL_EN_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_RSP_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_RSP_WL_EN_MASK    0x0010
#define GP_WB_BLEFILT_SUBFILT_0_FT_SCAN_RSP_WL_EN_LSB     4

#define GP_WB_BLEFILT_SUBFILT_0_FT_CONNECT_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_CONNECT_REQ_WL_EN_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_0_FT_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_REQ_WL_EN_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_SCAN_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_SCAN_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_SCAN_IND_WL_EN_MASK    0x0040
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_SCAN_IND_WL_EN_LSB     6

#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_EXT_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_EXT_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_EXT_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_FT_ADV_EXT_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_ADV_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_ADV_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_ADV_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_ADV_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_RSP_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_RSP_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SCAN_RSP_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SYNC_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SYNC_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SYNC_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_SYNC_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CHAIN_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CHAIN_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CHAIN_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CHAIN_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_RSP_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_RSP_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_RSP_WL_EN_MASK    0x0100
#define GP_WB_BLEFILT_SUBFILT_0_FT_AUX_CONNECT_RSP_WL_EN_LSB     8

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_9_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_9_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_9_WL_EN_MASK    0x0200
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_9_WL_EN_LSB     9

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_10_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_10_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_10_WL_EN_MASK    0x0400
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_10_WL_EN_LSB     10

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_11_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_11_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_11_WL_EN_MASK    0x0800
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_11_WL_EN_LSB     11

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_12_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_12_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_12_WL_EN_MASK    0x1000
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_12_WL_EN_LSB     12

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_13_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_13_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_13_WL_EN_MASK    0x2000
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_13_WL_EN_LSB     13

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_14_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_14_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_14_WL_EN_MASK    0x4000
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_14_WL_EN_LSB     14

#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_15_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f6)
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_15_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_15_WL_EN_MASK    0x8000
#define GP_WB_BLEFILT_SUBFILT_0_FT_RESERVED_15_WL_EN_LSB     15

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SRC_ADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SRC_ADDR_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SRC_ADDR_MASK    0x01
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SRC_ADDR_LSB     0

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DST_ADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DST_ADDR_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DST_ADDR_MASK    0x02
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DST_ADDR_LSB     1

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_CTE_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_CTE_INFO_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_CTE_INFO_MASK    0x04
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_CTE_INFO_LSB     2

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DATA_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DATA_INFO_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DATA_INFO_MASK    0x08
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_DATA_INFO_LSB     3

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_AUX_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_AUX_PTR_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_AUX_PTR_MASK    0x10
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_AUX_PTR_LSB     4

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SYNC_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SYNC_INFO_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SYNC_INFO_MASK    0x20
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_SYNC_INFO_LSB     5

#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_TX_POWER_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f8)
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_TX_POWER_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_TX_POWER_MASK    0x40
#define GP_WB_BLEFILT_SUBFILT_0_ADV_EXT_HDR_FLAG_TX_POWER_LSB     6

#define GP_WB_BLEFILT_SUBFILT_0_PHY_MASK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27f9)
#define GP_WB_BLEFILT_SUBFILT_0_PHY_MASK_LEN     1
#define GP_WB_BLEFILT_SUBFILT_0_PHY_MASK_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_0_PHY_MASK_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_IND_MASK    0x0001
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_IND_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_DIRECT_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_DIRECT_IND_MASK    0x0002
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_NONCONN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_NONCONN_IND_MASK    0x0004
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_REQ_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_REQ_LSB     3

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_REQ_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_RSP_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_RSP_MASK    0x0010
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_SCAN_RSP_LSB     4

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_CONNECT_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_CONNECT_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_CONNECT_REQ_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_CONNECT_REQ_LSB     5

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_REQ_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_REQ_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_SCAN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_SCAN_IND_MASK    0x0040
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_EXT_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_EXT_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_ADV_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_ADV_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_RSP_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SYNC_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SYNC_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CHAIN_IND_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CHAIN_IND_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_RSP_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_RSP_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_RSP_MASK    0x0100
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_AUX_CONNECT_RSP_LSB     8

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_9_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_9_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_9_MASK    0x0200
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_9_LSB     9

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_10_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_10_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_10_MASK    0x0400
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_10_LSB     10

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_11_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_11_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_11_MASK    0x0800
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_11_LSB     11

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_12_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_12_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_12_MASK    0x1000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_12_LSB     12

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_13_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_13_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_13_MASK    0x2000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_13_LSB     13

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_14_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_14_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_14_MASK    0x4000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_14_LSB     14

#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_15_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fa)
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_15_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_15_MASK    0x8000
#define GP_WB_BLEFILT_SUBFILT_1_ACCEPT_FT_RESERVED_15_LSB     15

#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_IND_WL_EN_MASK    0x0001
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_IND_WL_EN_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_DIRECT_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_DIRECT_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_DIRECT_IND_WL_EN_MASK    0x0002
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_DIRECT_IND_WL_EN_LSB     1

#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_NONCONN_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_NONCONN_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_NONCONN_IND_WL_EN_MASK    0x0004
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_NONCONN_IND_WL_EN_LSB     2

#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_REQ_WL_EN_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_REQ_WL_EN_MASK    0x0008
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_RSP_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_RSP_WL_EN_MASK    0x0010
#define GP_WB_BLEFILT_SUBFILT_1_FT_SCAN_RSP_WL_EN_LSB     4

#define GP_WB_BLEFILT_SUBFILT_1_FT_CONNECT_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_CONNECT_REQ_WL_EN_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_1_FT_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_REQ_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_REQ_WL_EN_MASK    0x0020
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_SCAN_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_SCAN_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_SCAN_IND_WL_EN_MASK    0x0040
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_SCAN_IND_WL_EN_LSB     6

#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_EXT_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_EXT_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_EXT_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_FT_ADV_EXT_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_ADV_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_ADV_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_ADV_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_ADV_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_RSP_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_RSP_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SCAN_RSP_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SYNC_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SYNC_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SYNC_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_SYNC_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CHAIN_IND_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CHAIN_IND_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CHAIN_IND_WL_EN_MASK    0x0080
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CHAIN_IND_WL_EN_LSB     7

#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_RSP_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_RSP_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_RSP_WL_EN_MASK    0x0100
#define GP_WB_BLEFILT_SUBFILT_1_FT_AUX_CONNECT_RSP_WL_EN_LSB     8

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_9_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_9_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_9_WL_EN_MASK    0x0200
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_9_WL_EN_LSB     9

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_10_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_10_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_10_WL_EN_MASK    0x0400
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_10_WL_EN_LSB     10

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_11_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_11_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_11_WL_EN_MASK    0x0800
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_11_WL_EN_LSB     11

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_12_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_12_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_12_WL_EN_MASK    0x1000
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_12_WL_EN_LSB     12

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_13_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_13_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_13_WL_EN_MASK    0x2000
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_13_WL_EN_LSB     13

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_14_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_14_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_14_WL_EN_MASK    0x4000
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_14_WL_EN_LSB     14

#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_15_WL_EN_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fc)
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_15_WL_EN_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_15_WL_EN_MASK    0x8000
#define GP_WB_BLEFILT_SUBFILT_1_FT_RESERVED_15_WL_EN_LSB     15

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SRC_ADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SRC_ADDR_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SRC_ADDR_MASK    0x01
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SRC_ADDR_LSB     0

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DST_ADDR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DST_ADDR_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DST_ADDR_MASK    0x02
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DST_ADDR_LSB     1

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_CTE_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_CTE_INFO_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_CTE_INFO_MASK    0x04
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_CTE_INFO_LSB     2

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DATA_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DATA_INFO_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DATA_INFO_MASK    0x08
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_DATA_INFO_LSB     3

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_AUX_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_AUX_PTR_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_AUX_PTR_MASK    0x10
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_AUX_PTR_LSB     4

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SYNC_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SYNC_INFO_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SYNC_INFO_MASK    0x20
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_SYNC_INFO_LSB     5

#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_TX_POWER_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27fe)
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_TX_POWER_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_TX_POWER_MASK    0x40
#define GP_WB_BLEFILT_SUBFILT_1_ADV_EXT_HDR_FLAG_TX_POWER_LSB     6

#define GP_WB_BLEFILT_SUBFILT_1_PHY_MASK_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xc27ff)
#define GP_WB_BLEFILT_SUBFILT_1_PHY_MASK_LEN     1
#define GP_WB_BLEFILT_SUBFILT_1_PHY_MASK_MASK    0xFF
#define GP_WB_BLEFILT_SUBFILT_1_PHY_MASK_LSB     0

/***************************
 * layout: rt_error
 ***************************/
#define GP_WB_RT_ERROR_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xF8008) 
#define GP_WB_RT_ERROR_SIZE  0x0002
#define GP_WB_RT_ERROR_MAX_MEMBER_SIZE  1

#define GP_WB_RT_ERROR_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf8008)
#define GP_WB_RT_ERROR_TYPE_LEN     1
#define GP_WB_RT_ERROR_TYPE_MASK    0xFF
#define GP_WB_RT_ERROR_TYPE_LSB     0

#define GP_WB_RT_ERROR_INFO_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf8009)
#define GP_WB_RT_ERROR_INFO_LEN     1
#define GP_WB_RT_ERROR_INFO_MASK    0xFF
#define GP_WB_RT_ERROR_INFO_LSB     0

/***************************
 * layout: rt_stat
 ***************************/
#define GP_WB_RT_STAT_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xF800C) 
#define GP_WB_RT_STAT_SIZE  0x0006
#define GP_WB_RT_STAT_MAX_MEMBER_SIZE  4

#define GP_WB_RT_STAT_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf800c)
#define GP_WB_RT_STAT_TYPE_LEN     1
#define GP_WB_RT_STAT_TYPE_MASK    0xFF
#define GP_WB_RT_STAT_TYPE_LSB     0

#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_TRIGGER_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf800e)
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_TRIGGER_TYPE_LEN     1
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_TRIGGER_TYPE_MASK    0x000000FF
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_TRIGGER_TYPE_LSB     0

#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_EVENT_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf800e)
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_EVENT_TYPE_LEN     1
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_EVENT_TYPE_MASK    0x0000FF00
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_EVENT_TYPE_LSB     8

#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_T_TOO_LATE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf800e)
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_T_TOO_LATE_LEN     2
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_T_TOO_LATE_MASK    0xFFFF0000
#define GP_WB_RT_STAT_ES_TRIGGER_TOO_LATE_T_TOO_LATE_LSB     16

/***************************
 * layout: rt_cmd
 ***************************/
#define GP_WB_RT_CMD_BASE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xF80A0) 
#define GP_WB_RT_CMD_SIZE  0x000C
#define GP_WB_RT_CMD_MAX_MEMBER_SIZE  8

#define GP_WB_RT_CMD_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a0)
#define GP_WB_RT_CMD_TYPE_LEN     1
#define GP_WB_RT_CMD_TYPE_MASK    0xFF
#define GP_WB_RT_CMD_TYPE_LSB     0

#define GP_WB_RT_CMD_RESULT_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a2)
#define GP_WB_RT_CMD_RESULT_LEN     2
#define GP_WB_RT_CMD_RESULT_MASK    0xFFFF
#define GP_WB_RT_CMD_RESULT_LSB     0

#define GP_WB_RT_CMD_ARG_0_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a4)
#define GP_WB_RT_CMD_ARG_0_LEN     2
#define GP_WB_RT_CMD_ARG_0_MASK    0x000000000000FFFF
#define GP_WB_RT_CMD_ARG_0_LSB     0

#define GP_WB_RT_CMD_START_EVENT_NR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a4)
#define GP_WB_RT_CMD_START_EVENT_NR_LEN     1
#define GP_WB_RT_CMD_START_EVENT_NR_MASK    0x00000000000000FF
#define GP_WB_RT_CMD_START_EVENT_NR_LSB     0

#define GP_WB_RT_CMD_START_EVENT_TYPE_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a4)
#define GP_WB_RT_CMD_START_EVENT_TYPE_LEN     1
#define GP_WB_RT_CMD_START_EVENT_TYPE_MASK    0x000000000000FF00
#define GP_WB_RT_CMD_START_EVENT_TYPE_LSB     8

#define GP_WB_RT_CMD_START_EVENT_INFO_PTR_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a4)
#define GP_WB_RT_CMD_START_EVENT_INFO_PTR_LEN     2
#define GP_WB_RT_CMD_START_EVENT_INFO_PTR_MASK    0x00000000FFFF0000
#define GP_WB_RT_CMD_START_EVENT_INFO_PTR_LSB     16

#define GP_WB_RT_CMD_START_EVENT_SCHEDULE_TIME_ADDRESS GP_MM_RAM_ADDR_FROM_COMPRESSED(0xf80a4)
#define GP_WB_RT_CMD_START_EVENT_SCHEDULE_TIME_LEN     4
#define GP_WB_RT_CMD_START_EVENT_SCHEDULE_TIME_MASK    0xFFFFFFFF00000000
#define GP_WB_RT_CMD_START_EVENT_SCHEDULE_TIME_LSB     32

/***************************
 * layout: event
 ***************************/
#define GP_WB_EVENT_SIZE  0x0010
#define GP_WB_EVENT_MAX_MEMBER_SIZE  4

#define GP_WB_EVENT_EXECUTION_TIME_ADDRESS 0x000
#define GP_WB_EVENT_EXECUTION_TIME_LEN     4
#define GP_WB_EVENT_EXECUTION_TIME_MASK    0xFFFFFFFF
#define GP_WB_EVENT_EXECUTION_TIME_LSB     0

#define GP_WB_EVENT_RECURRENCE_PERIOD_ADDRESS 0x004
#define GP_WB_EVENT_RECURRENCE_PERIOD_LEN     4
#define GP_WB_EVENT_RECURRENCE_PERIOD_MASK    0xFFFFFFFF
#define GP_WB_EVENT_RECURRENCE_PERIOD_LSB     0

#define GP_WB_EVENT_RECURRENCE_AMOUNT_ADDRESS 0x008
#define GP_WB_EVENT_RECURRENCE_AMOUNT_LEN     2
#define GP_WB_EVENT_RECURRENCE_AMOUNT_MASK    0xFFFF
#define GP_WB_EVENT_RECURRENCE_AMOUNT_LSB     0

#define GP_WB_EVENT_CUSTOM_DATA_ADDRESS 0x00a
#define GP_WB_EVENT_CUSTOM_DATA_LEN     2
#define GP_WB_EVENT_CUSTOM_DATA_MASK    0xFFFF
#define GP_WB_EVENT_CUSTOM_DATA_LSB     0

#define GP_WB_EVENT_ADD_GUARD_TIME_ADDRESS 0x00c
#define GP_WB_EVENT_ADD_GUARD_TIME_LEN     1
#define GP_WB_EVENT_ADD_GUARD_TIME_MASK    0x0001
#define GP_WB_EVENT_ADD_GUARD_TIME_LSB     0

#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_ADDRESS 0x00c
#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_LEN     1
#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_MASK    0x0002
#define GP_WB_EVENT_SUBTRACT_GUARD_TIME_LSB     1

#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_ADDRESS 0x00c
#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_LEN     1
#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_MASK    0x0004
#define GP_WB_EVENT_EXECUTE_IF_TOO_LATE_LSB     2

#define GP_WB_EVENT_PROHIBIT_STANDBY_ADDRESS 0x00c
#define GP_WB_EVENT_PROHIBIT_STANDBY_LEN     1
#define GP_WB_EVENT_PROHIBIT_STANDBY_MASK    0x0008
#define GP_WB_EVENT_PROHIBIT_STANDBY_LSB     3

#define GP_WB_EVENT_ADD_DITHER_BACKOFF_ADDRESS 0x00c
#define GP_WB_EVENT_ADD_DITHER_BACKOFF_LEN     1
#define GP_WB_EVENT_ADD_DITHER_BACKOFF_MASK    0x0010
#define GP_WB_EVENT_ADD_DITHER_BACKOFF_LSB     4

#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_ADDRESS 0x00c
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_MASK    0x0100
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_ON_TIME_LSB     8

#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_ADDRESS 0x00c
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_MASK    0x0200
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_ON_TIME_LSB     9

#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_ADDRESS 0x00c
#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_MASK    0x0400
#define GP_WB_EVENT_INTERRUPT_ON_LAST_ON_TIME_LSB     10

#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_ADDRESS 0x00c
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_MASK    0x0800
#define GP_WB_EVENT_INTERRUPT_ON_FIRST_TOO_LATE_LSB     11

#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_ADDRESS 0x00c
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_MASK    0x1000
#define GP_WB_EVENT_INTERRUPT_ON_OTHERS_TOO_LATE_LSB     12

#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_ADDRESS 0x00c
#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_LEN     1
#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_MASK    0x2000
#define GP_WB_EVENT_INTERRUPT_ON_LAST_TOO_LATE_LSB     13

#define GP_WB_EVENT_STATE_FIELD_ADDRESS 0x00e
#define GP_WB_EVENT_STATE_FIELD_LEN     1
#define GP_WB_EVENT_STATE_FIELD_MASK    0x07
#define GP_WB_EVENT_STATE_FIELD_LSB     0

#define GP_WB_EVENT_RESULT_FIELD_ADDRESS 0x00e
#define GP_WB_EVENT_RESULT_FIELD_LEN     1
#define GP_WB_EVENT_RESULT_FIELD_MASK    0x30
#define GP_WB_EVENT_RESULT_FIELD_LSB     4

#define GP_WB_EVENT_TYPE_FIELD_ADDRESS 0x00f
#define GP_WB_EVENT_TYPE_FIELD_LEN     1
#define GP_WB_EVENT_TYPE_FIELD_MASK    0xFF
#define GP_WB_EVENT_TYPE_FIELD_LSB     0

/***************************
 * layout: dma
 ***************************/
#define GP_WB_DMA_SIZE  0x0019
#define GP_WB_DMA_MAX_MEMBER_SIZE  3

#define GP_WB_DMA_SRC_ADDR_ADDRESS 0x000
#define GP_WB_DMA_SRC_ADDR_LEN     3
#define GP_WB_DMA_SRC_ADDR_MASK    0x1FFFFF
#define GP_WB_DMA_SRC_ADDR_LSB     0

#define GP_WB_DMA_DEST_ADDR_ADDRESS 0x004
#define GP_WB_DMA_DEST_ADDR_LEN     3
#define GP_WB_DMA_DEST_ADDR_MASK    0x1FFFFF
#define GP_WB_DMA_DEST_ADDR_LSB     0

#define GP_WB_DMA_BUFFER_SIZE_ADDRESS 0x008
#define GP_WB_DMA_BUFFER_SIZE_LEN     2
#define GP_WB_DMA_BUFFER_SIZE_MASK    0x0FFF
#define GP_WB_DMA_BUFFER_SIZE_LSB     0

#define GP_WB_DMA_BUFFER_ALMOST_COMPLETE_THRESHOLD_ADDRESS 0x00a
#define GP_WB_DMA_BUFFER_ALMOST_COMPLETE_THRESHOLD_LEN     2
#define GP_WB_DMA_BUFFER_ALMOST_COMPLETE_THRESHOLD_MASK    0x0FFF
#define GP_WB_DMA_BUFFER_ALMOST_COMPLETE_THRESHOLD_LSB     0

#define GP_WB_DMA_BUFFER_PTR_VALUE_ADDRESS 0x00c
#define GP_WB_DMA_BUFFER_PTR_VALUE_LEN     2
#define GP_WB_DMA_BUFFER_PTR_VALUE_MASK    0x0FFF
#define GP_WB_DMA_BUFFER_PTR_VALUE_LSB     0

#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_ADDRESS 0x00e
#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_LEN     1
#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_MASK    0x01
#define GP_WB_DMA_BUFFER_PTR_WRAP_VALUE_LSB     0

#define GP_WB_DMA_WORD_MODE_ADDRESS 0x010
#define GP_WB_DMA_WORD_MODE_LEN     1
#define GP_WB_DMA_WORD_MODE_MASK    0x0003
#define GP_WB_DMA_WORD_MODE_LSB     0

#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_ADDRESS 0x010
#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_LEN     1
#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_MASK    0x007C
#define GP_WB_DMA_CPY_TRIGGER_SRC_SELECT_LSB     2

#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_ADDRESS 0x010
#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_LEN     1
#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_MASK    0x0080
#define GP_WB_DMA_CPY_TRIGGER_BY_REGMAP_LSB     7

#define GP_WB_DMA_BUFFER_COMPLETE_INTERRUPT_MODE_ADDRESS 0x010
#define GP_WB_DMA_BUFFER_COMPLETE_INTERRUPT_MODE_LEN     1
#define GP_WB_DMA_BUFFER_COMPLETE_INTERRUPT_MODE_MASK    0x0100
#define GP_WB_DMA_BUFFER_COMPLETE_INTERRUPT_MODE_LSB     8

#define GP_WB_DMA_ACCESS_LATENCY_ADDRESS 0x010
#define GP_WB_DMA_ACCESS_LATENCY_LEN     1
#define GP_WB_DMA_ACCESS_LATENCY_MASK    0x1E00
#define GP_WB_DMA_ACCESS_LATENCY_LSB     9

#define GP_WB_DMA_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_ADDRESS 0x012
#define GP_WB_DMA_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_LEN     1
#define GP_WB_DMA_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_MASK    0x01
#define GP_WB_DMA_CPY_TRIGGER_IGNORE_BUFFER_COMPLETE_LSB     0

#define GP_WB_DMA_CIRCULAR_BUFFER_SELECT_ADDRESS 0x013
#define GP_WB_DMA_CIRCULAR_BUFFER_SELECT_LEN     1
#define GP_WB_DMA_CIRCULAR_BUFFER_SELECT_MASK    0x01
#define GP_WB_DMA_CIRCULAR_BUFFER_SELECT_LSB     0

#define GP_WB_DMA_SET_WRITE_PTR_ADDRESS 0x014
#define GP_WB_DMA_SET_WRITE_PTR_LEN     1
#define GP_WB_DMA_SET_WRITE_PTR_MASK    0x01
#define GP_WB_DMA_SET_WRITE_PTR_LSB     0

#define GP_WB_DMA_SET_READ_PTR_ADDRESS 0x014
#define GP_WB_DMA_SET_READ_PTR_LEN     1
#define GP_WB_DMA_SET_READ_PTR_MASK    0x02
#define GP_WB_DMA_SET_READ_PTR_LSB     1

#define GP_WB_DMA_RESET_POINTERS_ADDRESS 0x014
#define GP_WB_DMA_RESET_POINTERS_LEN     1
#define GP_WB_DMA_RESET_POINTERS_MASK    0x04
#define GP_WB_DMA_RESET_POINTERS_LSB     2

#define GP_WB_DMA_CLR_BUFFER_COMPLETE_INTERRUPT_ADDRESS 0x015
#define GP_WB_DMA_CLR_BUFFER_COMPLETE_INTERRUPT_LEN     1
#define GP_WB_DMA_CLR_BUFFER_COMPLETE_INTERRUPT_MASK    0x01
#define GP_WB_DMA_CLR_BUFFER_COMPLETE_INTERRUPT_LSB     0

#define GP_WB_DMA_INTERNAL_PTR_ADDRESS 0x016
#define GP_WB_DMA_INTERNAL_PTR_LEN     2
#define GP_WB_DMA_INTERNAL_PTR_MASK    0x0FFF
#define GP_WB_DMA_INTERNAL_PTR_LSB     0

#define GP_WB_DMA_INTERNAL_PTR_WRAP_ADDRESS 0x016
#define GP_WB_DMA_INTERNAL_PTR_WRAP_LEN     1
#define GP_WB_DMA_INTERNAL_PTR_WRAP_MASK    0x1000
#define GP_WB_DMA_INTERNAL_PTR_WRAP_LSB     12

#define GP_WB_DMA_UNMASKED_BUFFER_COMPLETE_INTERRUPT_ADDRESS 0x018
#define GP_WB_DMA_UNMASKED_BUFFER_COMPLETE_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_BUFFER_COMPLETE_INTERRUPT_MASK    0x01
#define GP_WB_DMA_UNMASKED_BUFFER_COMPLETE_INTERRUPT_LSB     0

#define GP_WB_DMA_UNMASKED_BUFFER_ALMOST_COMPLETE_INTERRUPT_ADDRESS 0x018
#define GP_WB_DMA_UNMASKED_BUFFER_ALMOST_COMPLETE_INTERRUPT_LEN     1
#define GP_WB_DMA_UNMASKED_BUFFER_ALMOST_COMPLETE_INTERRUPT_MASK    0x02
#define GP_WB_DMA_UNMASKED_BUFFER_ALMOST_COMPLETE_INTERRUPT_LSB     1

/***************************
 * layout: led
 ***************************/
#define GP_WB_LED_SIZE  0x0003
#define GP_WB_LED_MAX_MEMBER_SIZE  1

#define GP_WB_LED_ENABLE_ADDRESS 0x000
#define GP_WB_LED_ENABLE_LEN     1
#define GP_WB_LED_ENABLE_MASK    0x01
#define GP_WB_LED_ENABLE_LSB     0

#define GP_WB_LED_FADE_ADDRESS 0x000
#define GP_WB_LED_FADE_LEN     1
#define GP_WB_LED_FADE_MASK    0x02
#define GP_WB_LED_FADE_LSB     1

#define GP_WB_LED_THRESHOLD_ADDRESS 0x001
#define GP_WB_LED_THRESHOLD_LEN     1
#define GP_WB_LED_THRESHOLD_MASK    0xFF
#define GP_WB_LED_THRESHOLD_LSB     0

#define GP_WB_LED_OUTPUT_DRIVE_ADDRESS 0x002
#define GP_WB_LED_OUTPUT_DRIVE_LEN     1
#define GP_WB_LED_OUTPUT_DRIVE_MASK    0x01
#define GP_WB_LED_OUTPUT_DRIVE_LSB     0

#define GP_WB_LED_OUTPUT_INVERT_ADDRESS 0x002
#define GP_WB_LED_OUTPUT_INVERT_LEN     1
#define GP_WB_LED_OUTPUT_INVERT_MASK    0x02
#define GP_WB_LED_OUTPUT_INVERT_LSB     1

#define GP_WB_LED_ALLOW_GOTOSLEEP_WHEN_ON_ADDRESS 0x002
#define GP_WB_LED_ALLOW_GOTOSLEEP_WHEN_ON_LEN     1
#define GP_WB_LED_ALLOW_GOTOSLEEP_WHEN_ON_MASK    0x04
#define GP_WB_LED_ALLOW_GOTOSLEEP_WHEN_ON_LSB     2

/***************************
 * layout: pwm
 ***************************/
#define GP_WB_PWM_SIZE  0x0007
#define GP_WB_PWM_MAX_MEMBER_SIZE  2

#define GP_WB_PWM_UP_DOWN_ENABLE_ADDRESS 0x000
#define GP_WB_PWM_UP_DOWN_ENABLE_LEN     1
#define GP_WB_PWM_UP_DOWN_ENABLE_MASK    0x01
#define GP_WB_PWM_UP_DOWN_ENABLE_LSB     0

#define GP_WB_PWM_OUTPUT_DRIVE_ADDRESS 0x000
#define GP_WB_PWM_OUTPUT_DRIVE_LEN     1
#define GP_WB_PWM_OUTPUT_DRIVE_MASK    0x02
#define GP_WB_PWM_OUTPUT_DRIVE_LSB     1

#define GP_WB_PWM_OUTPUT_INVERT_ADDRESS 0x000
#define GP_WB_PWM_OUTPUT_INVERT_LEN     1
#define GP_WB_PWM_OUTPUT_INVERT_MASK    0x04
#define GP_WB_PWM_OUTPUT_INVERT_LSB     2

#define GP_WB_PWM_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_ADDRESS 0x001
#define GP_WB_PWM_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LEN     1
#define GP_WB_PWM_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_MASK    0x01
#define GP_WB_PWM_THRESHOLD_UPDATE_ON_CARRIER_COUNTER_WRAP_LSB     0

#define GP_WB_PWM_THRESHOLD_ADDRESS 0x002
#define GP_WB_PWM_THRESHOLD_LEN     2
#define GP_WB_PWM_THRESHOLD_MASK    0xFFFF
#define GP_WB_PWM_THRESHOLD_LSB     0

#define GP_WB_PWM_UNMASKED_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x004
#define GP_WB_PWM_UNMASKED_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_UNMASKED_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWM_UNMASKED_THRESHOLD_MATCH_INTERRUPT_LSB     0

#define GP_WB_PWM_THRESHOLD_UPDATE_ADDRESS 0x005
#define GP_WB_PWM_THRESHOLD_UPDATE_LEN     1
#define GP_WB_PWM_THRESHOLD_UPDATE_MASK    0x01
#define GP_WB_PWM_THRESHOLD_UPDATE_LSB     0

#define GP_WB_PWM_CLR_THRESHOLD_MATCH_INTERRUPT_ADDRESS 0x006
#define GP_WB_PWM_CLR_THRESHOLD_MATCH_INTERRUPT_LEN     1
#define GP_WB_PWM_CLR_THRESHOLD_MATCH_INTERRUPT_MASK    0x01
#define GP_WB_PWM_CLR_THRESHOLD_MATCH_INTERRUPT_LSB     0

/***************************
 * layout: timestamp
 ***************************/
#define GP_WB_TIMESTAMP_SIZE  0x0008
#define GP_WB_TIMESTAMP_MAX_MEMBER_SIZE  3

#define GP_WB_TIMESTAMP_ENABLE_ADDRESS 0x000
#define GP_WB_TIMESTAMP_ENABLE_LEN     1
#define GP_WB_TIMESTAMP_ENABLE_MASK    0x01
#define GP_WB_TIMESTAMP_ENABLE_LSB     0

#define GP_WB_TIMESTAMP_FIFO_SIZE_ADDRESS 0x000
#define GP_WB_TIMESTAMP_FIFO_SIZE_LEN     1
#define GP_WB_TIMESTAMP_FIFO_SIZE_MASK    0x06
#define GP_WB_TIMESTAMP_FIFO_SIZE_LSB     1

#define GP_WB_TIMESTAMP_STABLE_LOW_POWER_ADDRESS 0x001
#define GP_WB_TIMESTAMP_STABLE_LOW_POWER_LEN     1
#define GP_WB_TIMESTAMP_STABLE_LOW_POWER_MASK    0x07
#define GP_WB_TIMESTAMP_STABLE_LOW_POWER_LSB     0

#define GP_WB_TIMESTAMP_STABLE_HIGH_POWER_ADDRESS 0x001
#define GP_WB_TIMESTAMP_STABLE_HIGH_POWER_LEN     1
#define GP_WB_TIMESTAMP_STABLE_HIGH_POWER_MASK    0x70
#define GP_WB_TIMESTAMP_STABLE_HIGH_POWER_LSB     4

#define GP_WB_TIMESTAMP_INPUT_ADDRESS 0x002
#define GP_WB_TIMESTAMP_INPUT_LEN     1
#define GP_WB_TIMESTAMP_INPUT_MASK    0x01
#define GP_WB_TIMESTAMP_INPUT_LSB     0

#define GP_WB_TIMESTAMP_UNMASKED_NOT_EMPTY_INTERRUPT_ADDRESS 0x002
#define GP_WB_TIMESTAMP_UNMASKED_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_TIMESTAMP_UNMASKED_NOT_EMPTY_INTERRUPT_MASK    0x02
#define GP_WB_TIMESTAMP_UNMASKED_NOT_EMPTY_INTERRUPT_LSB     1

#define GP_WB_TIMESTAMP_UNMASKED_OVERRUN_INTERRUPT_ADDRESS 0x002
#define GP_WB_TIMESTAMP_UNMASKED_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_TIMESTAMP_UNMASKED_OVERRUN_INTERRUPT_MASK    0x04
#define GP_WB_TIMESTAMP_UNMASKED_OVERRUN_INTERRUPT_LSB     2

#define GP_WB_TIMESTAMP_UPDATE_ADDRESS 0x003
#define GP_WB_TIMESTAMP_UPDATE_LEN     1
#define GP_WB_TIMESTAMP_UPDATE_MASK    0x01
#define GP_WB_TIMESTAMP_UPDATE_LSB     0

#define GP_WB_TIMESTAMP_MAIN_0_ADDRESS 0x004
#define GP_WB_TIMESTAMP_MAIN_0_LEN     1
#define GP_WB_TIMESTAMP_MAIN_0_MASK    0x0000FF
#define GP_WB_TIMESTAMP_MAIN_0_LSB     0

#define GP_WB_TIMESTAMP_MAIN_ADDRESS 0x004
#define GP_WB_TIMESTAMP_MAIN_LEN     2
#define GP_WB_TIMESTAMP_MAIN_MASK    0x00FFFF
#define GP_WB_TIMESTAMP_MAIN_LSB     0

#define GP_WB_TIMESTAMP_FULL_COUNTER_ADDRESS 0x004
#define GP_WB_TIMESTAMP_FULL_COUNTER_LEN     3
#define GP_WB_TIMESTAMP_FULL_COUNTER_MASK    0x7FFFFF
#define GP_WB_TIMESTAMP_FULL_COUNTER_LSB     0

#define GP_WB_TIMESTAMP_CARRIER_ADDRESS 0x004
#define GP_WB_TIMESTAMP_CARRIER_LEN     1
#define GP_WB_TIMESTAMP_CARRIER_MASK    0x7F0000
#define GP_WB_TIMESTAMP_CARRIER_LSB     16

#define GP_WB_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_ADDRESS 0x004
#define GP_WB_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_LEN     1
#define GP_WB_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_MASK    0x800000
#define GP_WB_TIMESTAMP_INPUT_ON_PREVIOUS_UPDATE_LSB     23

#define GP_WB_TIMESTAMP_CLR_OVERRUN_INTERRUPT_ADDRESS 0x007
#define GP_WB_TIMESTAMP_CLR_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_TIMESTAMP_CLR_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_TIMESTAMP_CLR_OVERRUN_INTERRUPT_LSB     0

/***************************
 * layout: pbm_format_z
 ***************************/
#define GP_WB_PBM_FORMAT_Z_SIZE  0x0001
#define GP_WB_PBM_FORMAT_Z_MAX_MEMBER_SIZE  1

#define GP_WB_PBM_FORMAT_Z_RETURN_CODE_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_Z_RETURN_CODE_LEN     1
#define GP_WB_PBM_FORMAT_Z_RETURN_CODE_MASK    0x07
#define GP_WB_PBM_FORMAT_Z_RETURN_CODE_LSB     0

/***************************
 * layout: pbm_format_r
 ***************************/
#define GP_WB_PBM_FORMAT_R_SIZE  0x0020
#define GP_WB_PBM_FORMAT_R_MAX_MEMBER_SIZE  4

#define GP_WB_PBM_FORMAT_R_RETURN_CODE_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_R_RETURN_CODE_LEN     1
#define GP_WB_PBM_FORMAT_R_RETURN_CODE_MASK    0x07
#define GP_WB_PBM_FORMAT_R_RETURN_CODE_LSB     0

#define GP_WB_PBM_FORMAT_R_SLOT_IDX_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_R_SLOT_IDX_LEN     1
#define GP_WB_PBM_FORMAT_R_SLOT_IDX_MASK    0x07
#define GP_WB_PBM_FORMAT_R_SLOT_IDX_LSB     0

#define GP_WB_PBM_FORMAT_R_ANTENNA_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_R_ANTENNA_LEN     1
#define GP_WB_PBM_FORMAT_R_ANTENNA_MASK    0x08
#define GP_WB_PBM_FORMAT_R_ANTENNA_LSB     3

#define GP_WB_PBM_FORMAT_R_ATTENUATED_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_R_ATTENUATED_LEN     1
#define GP_WB_PBM_FORMAT_R_ATTENUATED_MASK    0x10
#define GP_WB_PBM_FORMAT_R_ATTENUATED_LSB     4

#define GP_WB_PBM_FORMAT_R_FCS_OK_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_R_FCS_OK_LEN     1
#define GP_WB_PBM_FORMAT_R_FCS_OK_MASK    0x20
#define GP_WB_PBM_FORMAT_R_FCS_OK_LSB     5

#define GP_WB_PBM_FORMAT_R_TIMESTAMP_ADDRESS 0x004
#define GP_WB_PBM_FORMAT_R_TIMESTAMP_LEN     4
#define GP_WB_PBM_FORMAT_R_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PBM_FORMAT_R_TIMESTAMP_LSB     0

#define GP_WB_PBM_FORMAT_R_FRAME_PTR_ADDRESS 0x008
#define GP_WB_PBM_FORMAT_R_FRAME_PTR_LEN     1
#define GP_WB_PBM_FORMAT_R_FRAME_PTR_MASK    0x7F
#define GP_WB_PBM_FORMAT_R_FRAME_PTR_LSB     0

#define GP_WB_PBM_FORMAT_R_FRAME_LEN_ADDRESS 0x00a
#define GP_WB_PBM_FORMAT_R_FRAME_LEN_LEN     1
#define GP_WB_PBM_FORMAT_R_FRAME_LEN_MASK    0x7F
#define GP_WB_PBM_FORMAT_R_FRAME_LEN_LSB     0

#define GP_WB_PBM_FORMAT_R_LQI_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_R_LQI_LEN     1
#define GP_WB_PBM_FORMAT_R_LQI_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_LQI_LSB     0

#define GP_WB_PBM_FORMAT_R_RSSI_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_R_RSSI_LEN     1
#define GP_WB_PBM_FORMAT_R_RSSI_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_RSSI_LSB     0

#define GP_WB_PBM_FORMAT_R_FOFFSET_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_R_FOFFSET_LEN     2
#define GP_WB_PBM_FORMAT_R_FOFFSET_MASK    0xFFFF
#define GP_WB_PBM_FORMAT_R_FOFFSET_LSB     0

#define GP_WB_PBM_FORMAT_R_CHANNEL_ADDRESS 0x010
#define GP_WB_PBM_FORMAT_R_CHANNEL_LEN     1
#define GP_WB_PBM_FORMAT_R_CHANNEL_MASK    0x003F
#define GP_WB_PBM_FORMAT_R_CHANNEL_LSB     0

#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_ADDRESS 0x010
#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_LEN     1
#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_MASK    0x0700
#define GP_WB_PBM_FORMAT_R_CHANNEL_IDX_LSB     8

#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_ADDRESS 0x012
#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PBM_FORMAT_R_MATCHING_CH_IDX_MASK_LSB     0

#define GP_WB_PBM_FORMAT_R_DROP_REASON_ADDRESS 0x013
#define GP_WB_PBM_FORMAT_R_DROP_REASON_LEN     1
#define GP_WB_PBM_FORMAT_R_DROP_REASON_MASK    0x0F
#define GP_WB_PBM_FORMAT_R_DROP_REASON_LSB     0

#define GP_WB_PBM_FORMAT_R_ACK_FRAME_TYPE_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_FRAME_TYPE_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_FRAME_TYPE_MASK    0x0007
#define GP_WB_PBM_FORMAT_R_ACK_FRAME_TYPE_LSB     0

#define GP_WB_PBM_FORMAT_R_ACK_SEC_ENABLED_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_SEC_ENABLED_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_SEC_ENABLED_MASK    0x0008
#define GP_WB_PBM_FORMAT_R_ACK_SEC_ENABLED_LSB     3

#define GP_WB_PBM_FORMAT_R_ACK_FP_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_FP_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_FP_MASK    0x0010
#define GP_WB_PBM_FORMAT_R_ACK_FP_LSB     4

#define GP_WB_PBM_FORMAT_R_ACK_AR_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_AR_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_AR_MASK    0x0020
#define GP_WB_PBM_FORMAT_R_ACK_AR_LSB     5

#define GP_WB_PBM_FORMAT_R_ACK_PANID_COMPRESSION_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_PANID_COMPRESSION_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_PANID_COMPRESSION_MASK    0x0040
#define GP_WB_PBM_FORMAT_R_ACK_PANID_COMPRESSION_LSB     6

#define GP_WB_PBM_FORMAT_R_ACK_SEQ_NR_SUPPRESSION_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_SEQ_NR_SUPPRESSION_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_SEQ_NR_SUPPRESSION_MASK    0x0100
#define GP_WB_PBM_FORMAT_R_ACK_SEQ_NR_SUPPRESSION_LSB     8

#define GP_WB_PBM_FORMAT_R_ACK_IE_PRESENT_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_IE_PRESENT_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_IE_PRESENT_MASK    0x0200
#define GP_WB_PBM_FORMAT_R_ACK_IE_PRESENT_LSB     9

#define GP_WB_PBM_FORMAT_R_ACK_DEST_ADDR_MODE_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_DEST_ADDR_MODE_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_DEST_ADDR_MODE_MASK    0x0C00
#define GP_WB_PBM_FORMAT_R_ACK_DEST_ADDR_MODE_LSB     10

#define GP_WB_PBM_FORMAT_R_ACK_FRAME_VERSION_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_FRAME_VERSION_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_FRAME_VERSION_MASK    0x3000
#define GP_WB_PBM_FORMAT_R_ACK_FRAME_VERSION_LSB     12

#define GP_WB_PBM_FORMAT_R_ACK_SOURCE_ADDR_MODE_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_R_ACK_SOURCE_ADDR_MODE_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_SOURCE_ADDR_MODE_MASK    0xC000
#define GP_WB_PBM_FORMAT_R_ACK_SOURCE_ADDR_MODE_LSB     14

#define GP_WB_PBM_FORMAT_R_ACK_KEYID_ADDRESS 0x016
#define GP_WB_PBM_FORMAT_R_ACK_KEYID_LEN     1
#define GP_WB_PBM_FORMAT_R_ACK_KEYID_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_ACK_KEYID_LSB     0

#define GP_WB_PBM_FORMAT_R_MISC_DATA_ADDRESS 0x01b
#define GP_WB_PBM_FORMAT_R_MISC_DATA_LEN     1
#define GP_WB_PBM_FORMAT_R_MISC_DATA_MASK    0xFF
#define GP_WB_PBM_FORMAT_R_MISC_DATA_LSB     0

#define GP_WB_PBM_FORMAT_R_ACK_FRAMECOUNTER_ADDRESS 0x01c
#define GP_WB_PBM_FORMAT_R_ACK_FRAMECOUNTER_LEN     4
#define GP_WB_PBM_FORMAT_R_ACK_FRAMECOUNTER_MASK    0xFFFFFFFF
#define GP_WB_PBM_FORMAT_R_ACK_FRAMECOUNTER_LSB     0

/***************************
 * layout: pbm_format_t
 ***************************/
#define GP_WB_PBM_FORMAT_T_SIZE  0x0020
#define GP_WB_PBM_FORMAT_T_MAX_MEMBER_SIZE  4

#define GP_WB_PBM_FORMAT_T_RETURN_CODE_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_T_RETURN_CODE_LEN     1
#define GP_WB_PBM_FORMAT_T_RETURN_CODE_MASK    0x07
#define GP_WB_PBM_FORMAT_T_RETURN_CODE_LSB     0

#define GP_WB_PBM_FORMAT_T_ED_CS_DETECT_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_T_ED_CS_DETECT_LEN     1
#define GP_WB_PBM_FORMAT_T_ED_CS_DETECT_MASK    0x08
#define GP_WB_PBM_FORMAT_T_ED_CS_DETECT_LSB     3

#define GP_WB_PBM_FORMAT_T_ACK_ANTENNA_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_T_ACK_ANTENNA_LEN     1
#define GP_WB_PBM_FORMAT_T_ACK_ANTENNA_MASK    0x10
#define GP_WB_PBM_FORMAT_T_ACK_ANTENNA_LSB     4

#define GP_WB_PBM_FORMAT_T_ACK_ATTENUATED_ADDRESS 0x000
#define GP_WB_PBM_FORMAT_T_ACK_ATTENUATED_LEN     1
#define GP_WB_PBM_FORMAT_T_ACK_ATTENUATED_MASK    0x20
#define GP_WB_PBM_FORMAT_T_ACK_ATTENUATED_LSB     5

#define GP_WB_PBM_FORMAT_T_TX_RETRY_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_T_TX_RETRY_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_RETRY_MASK    0x07
#define GP_WB_PBM_FORMAT_T_TX_RETRY_LSB     0

#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_MASK    0x08
#define GP_WB_PBM_FORMAT_T_TX_FRM_PENDING_LSB     3

#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_ADDRESS 0x001
#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_MASK    0x70
#define GP_WB_PBM_FORMAT_T_TX_CCA_CNT_LSB     4

#define GP_WB_PBM_FORMAT_T_ED_RESULT_ADDRESS 0x002
#define GP_WB_PBM_FORMAT_T_ED_RESULT_LEN     1
#define GP_WB_PBM_FORMAT_T_ED_RESULT_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_ED_RESULT_LSB     0

#define GP_WB_PBM_FORMAT_T_ACK_RSSI_ADDRESS 0x003
#define GP_WB_PBM_FORMAT_T_ACK_RSSI_LEN     1
#define GP_WB_PBM_FORMAT_T_ACK_RSSI_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_ACK_RSSI_LSB     0

#define GP_WB_PBM_FORMAT_T_TIMESTAMP_ADDRESS 0x004
#define GP_WB_PBM_FORMAT_T_TIMESTAMP_LEN     4
#define GP_WB_PBM_FORMAT_T_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PBM_FORMAT_T_TIMESTAMP_LSB     0

#define GP_WB_PBM_FORMAT_T_FRAME_PTR_ADDRESS 0x008
#define GP_WB_PBM_FORMAT_T_FRAME_PTR_LEN     1
#define GP_WB_PBM_FORMAT_T_FRAME_PTR_MASK    0x7F
#define GP_WB_PBM_FORMAT_T_FRAME_PTR_LSB     0

#define GP_WB_PBM_FORMAT_T_FRAME_LEN_ADDRESS 0x00a
#define GP_WB_PBM_FORMAT_T_FRAME_LEN_LEN     1
#define GP_WB_PBM_FORMAT_T_FRAME_LEN_MASK    0x7F
#define GP_WB_PBM_FORMAT_T_FRAME_LEN_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_MASK    0x01
#define GP_WB_PBM_FORMAT_T_GP_FIRST_BOFF_IS_0_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_MASK    0x02
#define GP_WB_PBM_FORMAT_T_GP_CSMA_CA_ENABLE_LSB     1

#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_MASK    0x04
#define GP_WB_PBM_FORMAT_T_GP_TREAT_CSMA_FAIL_AS_NO_ACK_LSB     2

#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_MASK    0x38
#define GP_WB_PBM_FORMAT_T_GP_VQ_SEL_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_SKIP_CAL_TX_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_USE_TX_ANTENNA_FOR_ED_AND_CCA_ADDRESS 0x00c
#define GP_WB_PBM_FORMAT_T_GP_USE_TX_ANTENNA_FOR_ED_AND_CCA_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_USE_TX_ANTENNA_FOR_ED_AND_CCA_MASK    0x80
#define GP_WB_PBM_FORMAT_T_GP_USE_TX_ANTENNA_FOR_ED_AND_CCA_LSB     7

#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_MASK    0x03
#define GP_WB_PBM_FORMAT_T_GP_CONFIRM_QUEUE_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_MASK    0x04
#define GP_WB_PBM_FORMAT_T_GP_ACKED_MODE_LSB     2

#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_MASK    0x08
#define GP_WB_PBM_FORMAT_T_GP_ANTENNA_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_MASK    0x10
#define GP_WB_PBM_FORMAT_T_GP_FCS_INSERT_DIS_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_MASK    0x20
#define GP_WB_PBM_FORMAT_T_GP_STOP_RX_WINDOW_ON_PBM_FULL_LSB     5

#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_ED_SCAN_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_ADDRESS 0x00d
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_MASK    0x80
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_VALID_LSB     7

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_MASK    0x07
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_IDX_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_MASK    0x08
#define GP_WB_PBM_FORMAT_T_GP_START_RX_ONLY_IF_PENDING_BIT_SET_LSB     3

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_MASK    0x10
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_EN_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_MASK    0x20
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_EN_LSB     5

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_MASK    0x40
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_EN_LSB     6

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_ADDRESS 0x00e
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_MASK    0x80
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_EN_LSB     7

#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_ADDRESS 0x00f
#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_LEN     1
#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_MASK    0x07
#define GP_WB_PBM_FORMAT_T_MAX_CSMA_BACKOFFS_LSB     0

#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_ADDRESS 0x00f
#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_LEN     1
#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_MASK    0x38
#define GP_WB_PBM_FORMAT_T_MAX_FRAME_RETRIES_LSB     3

#define GP_WB_PBM_FORMAT_T_NUM_CHANNEL_SLOTS_ADDRESS 0x00f
#define GP_WB_PBM_FORMAT_T_NUM_CHANNEL_SLOTS_LEN     1
#define GP_WB_PBM_FORMAT_T_NUM_CHANNEL_SLOTS_MASK    0xC0
#define GP_WB_PBM_FORMAT_T_NUM_CHANNEL_SLOTS_LSB     6

#define GP_WB_PBM_FORMAT_T_TX_POWER_ADDRESS 0x011
#define GP_WB_PBM_FORMAT_T_TX_POWER_LEN     1
#define GP_WB_PBM_FORMAT_T_TX_POWER_MASK    0x3F
#define GP_WB_PBM_FORMAT_T_TX_POWER_LSB     0

#define GP_WB_PBM_FORMAT_T_PA_LOW_ADDRESS 0x011
#define GP_WB_PBM_FORMAT_T_PA_LOW_LEN     1
#define GP_WB_PBM_FORMAT_T_PA_LOW_MASK    0x40
#define GP_WB_PBM_FORMAT_T_PA_LOW_LSB     6

#define GP_WB_PBM_FORMAT_T_PA_ULTRA_LOW_ADDRESS 0x011
#define GP_WB_PBM_FORMAT_T_PA_ULTRA_LOW_LEN     1
#define GP_WB_PBM_FORMAT_T_PA_ULTRA_LOW_MASK    0x80
#define GP_WB_PBM_FORMAT_T_PA_ULTRA_LOW_LSB     7

#define GP_WB_PBM_FORMAT_T_ATTENUATOR_SEL_ADDRESS 0x012
#define GP_WB_PBM_FORMAT_T_ATTENUATOR_SEL_LEN     1
#define GP_WB_PBM_FORMAT_T_ATTENUATOR_SEL_MASK    0x03
#define GP_WB_PBM_FORMAT_T_ATTENUATOR_SEL_LSB     0

#define GP_WB_PBM_FORMAT_T_MIN_BE_ADDRESS 0x013
#define GP_WB_PBM_FORMAT_T_MIN_BE_LEN     1
#define GP_WB_PBM_FORMAT_T_MIN_BE_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_MIN_BE_LSB     0

#define GP_WB_PBM_FORMAT_T_MAX_BE_ADDRESS 0x013
#define GP_WB_PBM_FORMAT_T_MAX_BE_LEN     1
#define GP_WB_PBM_FORMAT_T_MAX_BE_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_MAX_BE_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_GP_MODE_CTRL_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_EXT_ANTENNA_ADDRESS 0x014
#define GP_WB_PBM_FORMAT_T_GP_EXT_ANTENNA_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_EXT_ANTENNA_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_GP_EXT_ANTENNA_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_ADDRESS 0x015
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0A_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_ADDRESS 0x015
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0B_LSB     4

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_ADDRESS 0x016
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_MASK    0x0F
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH0C_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_ADDRESS 0x016
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_LEN     1
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_MASK    0xF0
#define GP_WB_PBM_FORMAT_T_GP_CHANNEL_CH1_LSB     4

#define GP_WB_PBM_FORMAT_T_CSL_IE_OFFSET_ADDRESS 0x017
#define GP_WB_PBM_FORMAT_T_CSL_IE_OFFSET_LEN     1
#define GP_WB_PBM_FORMAT_T_CSL_IE_OFFSET_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_CSL_IE_OFFSET_LSB     0

#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_ADDRESS 0x018
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_LEN     3
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_MASK    0xFFFFFF
#define GP_WB_PBM_FORMAT_T_GP_RX_DURATION_LSB     0

#define GP_WB_PBM_FORMAT_T_MISC_DATA_ADDRESS 0x01b
#define GP_WB_PBM_FORMAT_T_MISC_DATA_LEN     1
#define GP_WB_PBM_FORMAT_T_MISC_DATA_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_MISC_DATA_LSB     0

#define GP_WB_PBM_FORMAT_T_PA_POWER_TABLE_INDEX_ADDRESS 0x01c
#define GP_WB_PBM_FORMAT_T_PA_POWER_TABLE_INDEX_LEN     1
#define GP_WB_PBM_FORMAT_T_PA_POWER_TABLE_INDEX_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_PA_POWER_TABLE_INDEX_LSB     0

#define GP_WB_PBM_FORMAT_T_ENC_ENABLE_ADDRESS 0x01d
#define GP_WB_PBM_FORMAT_T_ENC_ENABLE_LEN     1
#define GP_WB_PBM_FORMAT_T_ENC_ENABLE_MASK    0x01
#define GP_WB_PBM_FORMAT_T_ENC_ENABLE_LSB     0

#define GP_WB_PBM_FORMAT_T_ENC_KEEP_FRAMECOUNTER_ADDRESS 0x01d
#define GP_WB_PBM_FORMAT_T_ENC_KEEP_FRAMECOUNTER_LEN     1
#define GP_WB_PBM_FORMAT_T_ENC_KEEP_FRAMECOUNTER_MASK    0x02
#define GP_WB_PBM_FORMAT_T_ENC_KEEP_FRAMECOUNTER_LSB     1

#define GP_WB_PBM_FORMAT_T_ENC_DONE_ADDRESS 0x01d
#define GP_WB_PBM_FORMAT_T_ENC_DONE_LEN     1
#define GP_WB_PBM_FORMAT_T_ENC_DONE_MASK    0x04
#define GP_WB_PBM_FORMAT_T_ENC_DONE_LSB     2

#define GP_WB_PBM_FORMAT_T_ACK_SEC_ADDRESS 0x01d
#define GP_WB_PBM_FORMAT_T_ACK_SEC_LEN     1
#define GP_WB_PBM_FORMAT_T_ACK_SEC_MASK    0x08
#define GP_WB_PBM_FORMAT_T_ACK_SEC_LSB     3

#define GP_WB_PBM_FORMAT_T_ACK_FRAME_VERS_ADDRESS 0x01d
#define GP_WB_PBM_FORMAT_T_ACK_FRAME_VERS_LEN     1
#define GP_WB_PBM_FORMAT_T_ACK_FRAME_VERS_MASK    0x30
#define GP_WB_PBM_FORMAT_T_ACK_FRAME_VERS_LSB     4

#define GP_WB_PBM_FORMAT_T_AUX_OFFSET_ADDRESS 0x01e
#define GP_WB_PBM_FORMAT_T_AUX_OFFSET_LEN     1
#define GP_WB_PBM_FORMAT_T_AUX_OFFSET_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_AUX_OFFSET_LSB     0

#define GP_WB_PBM_FORMAT_T_ENCR_OFFSET_ADDRESS 0x01f
#define GP_WB_PBM_FORMAT_T_ENCR_OFFSET_LEN     1
#define GP_WB_PBM_FORMAT_T_ENCR_OFFSET_MASK    0xFF
#define GP_WB_PBM_FORMAT_T_ENCR_OFFSET_LSB     0

/***************************
 * layout: pbm_ble_format_r
 ***************************/
#define GP_WB_PBM_BLE_FORMAT_R_SIZE  0x0020
#define GP_WB_PBM_BLE_FORMAT_R_MAX_MEMBER_SIZE  4

#define GP_WB_PBM_BLE_FORMAT_R_RETURN_CODE_ADDRESS 0x000
#define GP_WB_PBM_BLE_FORMAT_R_RETURN_CODE_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_RETURN_CODE_MASK    0x07
#define GP_WB_PBM_BLE_FORMAT_R_RETURN_CODE_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_SLOT_IDX_ADDRESS 0x001
#define GP_WB_PBM_BLE_FORMAT_R_SLOT_IDX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_SLOT_IDX_MASK    0x07
#define GP_WB_PBM_BLE_FORMAT_R_SLOT_IDX_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_ANTENNA_ADDRESS 0x001
#define GP_WB_PBM_BLE_FORMAT_R_ANTENNA_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_ANTENNA_MASK    0x08
#define GP_WB_PBM_BLE_FORMAT_R_ANTENNA_LSB     3

#define GP_WB_PBM_BLE_FORMAT_R_ATTENUATED_ADDRESS 0x001
#define GP_WB_PBM_BLE_FORMAT_R_ATTENUATED_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_ATTENUATED_MASK    0x10
#define GP_WB_PBM_BLE_FORMAT_R_ATTENUATED_LSB     4

#define GP_WB_PBM_BLE_FORMAT_R_FCS_OK_ADDRESS 0x001
#define GP_WB_PBM_BLE_FORMAT_R_FCS_OK_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_FCS_OK_MASK    0x20
#define GP_WB_PBM_BLE_FORMAT_R_FCS_OK_LSB     5

#define GP_WB_PBM_BLE_FORMAT_R_ACCESS_ADDR_OK_ADDRESS 0x001
#define GP_WB_PBM_BLE_FORMAT_R_ACCESS_ADDR_OK_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_ACCESS_ADDR_OK_MASK    0x40
#define GP_WB_PBM_BLE_FORMAT_R_ACCESS_ADDR_OK_LSB     6

#define GP_WB_PBM_BLE_FORMAT_R_CTE_PRESENT_ADDRESS 0x001
#define GP_WB_PBM_BLE_FORMAT_R_CTE_PRESENT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_CTE_PRESENT_MASK    0x80
#define GP_WB_PBM_BLE_FORMAT_R_CTE_PRESENT_LSB     7

#define GP_WB_PBM_BLE_FORMAT_R_RELATED_EVENT_ADDRESS 0x003
#define GP_WB_PBM_BLE_FORMAT_R_RELATED_EVENT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_RELATED_EVENT_MASK    0x0F
#define GP_WB_PBM_BLE_FORMAT_R_RELATED_EVENT_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_TIMESTAMP_ADDRESS 0x004
#define GP_WB_PBM_BLE_FORMAT_R_TIMESTAMP_LEN     4
#define GP_WB_PBM_BLE_FORMAT_R_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PBM_BLE_FORMAT_R_TIMESTAMP_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_FRAME_PTR_ADDRESS 0x008
#define GP_WB_PBM_BLE_FORMAT_R_FRAME_PTR_LEN     2
#define GP_WB_PBM_BLE_FORMAT_R_FRAME_PTR_MASK    0x01FF
#define GP_WB_PBM_BLE_FORMAT_R_FRAME_PTR_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_FRAME_LEN_ADDRESS 0x00a
#define GP_WB_PBM_BLE_FORMAT_R_FRAME_LEN_LEN     2
#define GP_WB_PBM_BLE_FORMAT_R_FRAME_LEN_MASK    0x01FF
#define GP_WB_PBM_BLE_FORMAT_R_FRAME_LEN_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_LQI_ADDRESS 0x00c
#define GP_WB_PBM_BLE_FORMAT_R_LQI_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_LQI_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_R_LQI_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_RSSI_ADDRESS 0x00d
#define GP_WB_PBM_BLE_FORMAT_R_RSSI_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_RSSI_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_R_RSSI_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_FOFFSET_ADDRESS 0x00e
#define GP_WB_PBM_BLE_FORMAT_R_FOFFSET_LEN     2
#define GP_WB_PBM_BLE_FORMAT_R_FOFFSET_MASK    0xFFFF
#define GP_WB_PBM_BLE_FORMAT_R_FOFFSET_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_ADDRESS 0x010
#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_MASK    0x003F
#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_IDX_ADDRESS 0x010
#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_IDX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_IDX_MASK    0x0700
#define GP_WB_PBM_BLE_FORMAT_R_CHANNEL_IDX_LSB     8

#define GP_WB_PBM_BLE_FORMAT_R_MATCHING_CH_IDX_MASK_ADDRESS 0x012
#define GP_WB_PBM_BLE_FORMAT_R_MATCHING_CH_IDX_MASK_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_MATCHING_CH_IDX_MASK_MASK    0x3F
#define GP_WB_PBM_BLE_FORMAT_R_MATCHING_CH_IDX_MASK_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_PHY_MODE_ADDRESS 0x013
#define GP_WB_PBM_BLE_FORMAT_R_PHY_MODE_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_PHY_MODE_MASK    0x03
#define GP_WB_PBM_BLE_FORMAT_R_PHY_MODE_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_ADDRESS 0x014
#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_MASK    0x00FF
#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_IS_VALID_ADDRESS 0x014
#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_IS_VALID_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_IS_VALID_MASK    0x0100
#define GP_WB_PBM_BLE_FORMAT_R_IRK_IDX_IS_VALID_LSB     8

#define GP_WB_PBM_BLE_FORMAT_R_SRC_IS_RESOLVED_ADDRESS 0x014
#define GP_WB_PBM_BLE_FORMAT_R_SRC_IS_RESOLVED_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_SRC_IS_RESOLVED_MASK    0x0200
#define GP_WB_PBM_BLE_FORMAT_R_SRC_IS_RESOLVED_LSB     9

#define GP_WB_PBM_BLE_FORMAT_R_TARGET_RESOLVED_ADDRESS 0x014
#define GP_WB_PBM_BLE_FORMAT_R_TARGET_RESOLVED_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_TARGET_RESOLVED_MASK    0x0400
#define GP_WB_PBM_BLE_FORMAT_R_TARGET_RESOLVED_LSB     10

#define GP_WB_PBM_BLE_FORMAT_R_EVENT_CONTEXT_ADDRESS 0x016
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_CONTEXT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_CONTEXT_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_CONTEXT_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_EVENT_SUBTYPE_ADDRESS 0x017
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_SUBTYPE_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_SUBTYPE_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_SUBTYPE_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_RAW_PHASE_SAMPLE_PTR_ADDRESS 0x018
#define GP_WB_PBM_BLE_FORMAT_R_RAW_PHASE_SAMPLE_PTR_LEN     3
#define GP_WB_PBM_BLE_FORMAT_R_RAW_PHASE_SAMPLE_PTR_MASK    0x07FFFF
#define GP_WB_PBM_BLE_FORMAT_R_RAW_PHASE_SAMPLE_PTR_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_MISC_DATA_ADDRESS 0x01b
#define GP_WB_PBM_BLE_FORMAT_R_MISC_DATA_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_MISC_DATA_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_R_MISC_DATA_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_0_ACCEPT_ADDRESS 0x01c
#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_0_ACCEPT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_0_ACCEPT_MASK    0x01
#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_0_ACCEPT_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_1_ACCEPT_ADDRESS 0x01c
#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_1_ACCEPT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_1_ACCEPT_MASK    0x02
#define GP_WB_PBM_BLE_FORMAT_R_SUBFILT_1_ACCEPT_LSB     1

#define GP_WB_PBM_BLE_FORMAT_R_WL_IDX_ADDRESS 0x01d
#define GP_WB_PBM_BLE_FORMAT_R_WL_IDX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_R_WL_IDX_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_R_WL_IDX_LSB     0

#define GP_WB_PBM_BLE_FORMAT_R_EVENT_COUNTER_ADDRESS 0x01e
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_COUNTER_LEN     2
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_COUNTER_MASK    0xFFFF
#define GP_WB_PBM_BLE_FORMAT_R_EVENT_COUNTER_LSB     0

/***************************
 * layout: pbm_ble_format_t
 ***************************/
#define GP_WB_PBM_BLE_FORMAT_T_SIZE  0x001D
#define GP_WB_PBM_BLE_FORMAT_T_MAX_MEMBER_SIZE  4

#define GP_WB_PBM_BLE_FORMAT_T_RETURN_CODE_ADDRESS 0x000
#define GP_WB_PBM_BLE_FORMAT_T_RETURN_CODE_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_RETURN_CODE_MASK    0x0F
#define GP_WB_PBM_BLE_FORMAT_T_RETURN_CODE_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_RELATED_EVENT_ADDRESS 0x003
#define GP_WB_PBM_BLE_FORMAT_T_RELATED_EVENT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_RELATED_EVENT_MASK    0x0F
#define GP_WB_PBM_BLE_FORMAT_T_RELATED_EVENT_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_TIMESTAMP_ADDRESS 0x004
#define GP_WB_PBM_BLE_FORMAT_T_TIMESTAMP_LEN     4
#define GP_WB_PBM_BLE_FORMAT_T_TIMESTAMP_MASK    0xFFFFFFFF
#define GP_WB_PBM_BLE_FORMAT_T_TIMESTAMP_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_FRAME_PTR_ADDRESS 0x008
#define GP_WB_PBM_BLE_FORMAT_T_FRAME_PTR_LEN     2
#define GP_WB_PBM_BLE_FORMAT_T_FRAME_PTR_MASK    0x01FF
#define GP_WB_PBM_BLE_FORMAT_T_FRAME_PTR_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_FRAME_LEN_ADDRESS 0x00a
#define GP_WB_PBM_BLE_FORMAT_T_FRAME_LEN_LEN     2
#define GP_WB_PBM_BLE_FORMAT_T_FRAME_LEN_MASK    0x01FF
#define GP_WB_PBM_BLE_FORMAT_T_FRAME_LEN_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_IDX_ADDRESS 0x00c
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_IDX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_IDX_MASK    0x000007
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_IDX_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_ADDRESS 0x00c
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_MASK    0x003F00
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_LSB     8

#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_ADDRESS 0x00c
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_MASK    0x3F0000
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_LSB     16

#define GP_WB_PBM_BLE_FORMAT_T_SKIP_CAL_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_SKIP_CAL_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_SKIP_CAL_MASK    0x01
#define GP_WB_PBM_BLE_FORMAT_T_SKIP_CAL_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_EN_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_EN_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_EN_MASK    0x02
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH0_EN_LSB     1

#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_EN_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_EN_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_EN_MASK    0x04
#define GP_WB_PBM_BLE_FORMAT_T_CHANNEL_CH1_EN_LSB     2

#define GP_WB_PBM_BLE_FORMAT_T_TX_INTERRUPT_RX_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_TX_INTERRUPT_RX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_TX_INTERRUPT_RX_MASK    0x08
#define GP_WB_PBM_BLE_FORMAT_T_TX_INTERRUPT_RX_LSB     3

#define GP_WB_PBM_BLE_FORMAT_T_TX_IF_TOO_LATE_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_TX_IF_TOO_LATE_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_TX_IF_TOO_LATE_MASK    0x10
#define GP_WB_PBM_BLE_FORMAT_T_TX_IF_TOO_LATE_LSB     4

#define GP_WB_PBM_BLE_FORMAT_T_TX_ON_TIMESTAMP_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_TX_ON_TIMESTAMP_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_TX_ON_TIMESTAMP_MASK    0x20
#define GP_WB_PBM_BLE_FORMAT_T_TX_ON_TIMESTAMP_LSB     5

#define GP_WB_PBM_BLE_FORMAT_T_FCS_INSERT_DIS_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_FCS_INSERT_DIS_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_FCS_INSERT_DIS_MASK    0x40
#define GP_WB_PBM_BLE_FORMAT_T_FCS_INSERT_DIS_LSB     6

#define GP_WB_PBM_BLE_FORMAT_T_WHITENING_ENABLE_ADDRESS 0x00f
#define GP_WB_PBM_BLE_FORMAT_T_WHITENING_ENABLE_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_WHITENING_ENABLE_MASK    0x80
#define GP_WB_PBM_BLE_FORMAT_T_WHITENING_ENABLE_LSB     7

#define GP_WB_PBM_BLE_FORMAT_T_MODE_CTRL_ADDRESS 0x010
#define GP_WB_PBM_BLE_FORMAT_T_MODE_CTRL_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_MODE_CTRL_MASK    0x0F
#define GP_WB_PBM_BLE_FORMAT_T_MODE_CTRL_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_TX_POWER_ADDRESS 0x011
#define GP_WB_PBM_BLE_FORMAT_T_TX_POWER_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_TX_POWER_MASK    0x3F
#define GP_WB_PBM_BLE_FORMAT_T_TX_POWER_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_PA_LOW_ADDRESS 0x011
#define GP_WB_PBM_BLE_FORMAT_T_PA_LOW_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_PA_LOW_MASK    0x40
#define GP_WB_PBM_BLE_FORMAT_T_PA_LOW_LSB     6

#define GP_WB_PBM_BLE_FORMAT_T_PA_ULTRA_LOW_ADDRESS 0x011
#define GP_WB_PBM_BLE_FORMAT_T_PA_ULTRA_LOW_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_PA_ULTRA_LOW_MASK    0x80
#define GP_WB_PBM_BLE_FORMAT_T_PA_ULTRA_LOW_LSB     7

#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_LEN_ADDRESS 0x012
#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_LEN_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_LEN_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_LEN_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_INVERT_ADDRESS 0x013
#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_INVERT_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_INVERT_MASK    0x01
#define GP_WB_PBM_BLE_FORMAT_T_SUPPLEMENTAL_INVERT_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_MISC_DATA_ADDRESS 0x014
#define GP_WB_PBM_BLE_FORMAT_T_MISC_DATA_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_MISC_DATA_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_T_MISC_DATA_LSB     0

#define GP_WB_PBM_BLE_FORMAT_T_PA_POWER_TABLE_INDEX_ADDRESS 0x01c
#define GP_WB_PBM_BLE_FORMAT_T_PA_POWER_TABLE_INDEX_LEN     1
#define GP_WB_PBM_BLE_FORMAT_T_PA_POWER_TABLE_INDEX_MASK    0xFF
#define GP_WB_PBM_BLE_FORMAT_T_PA_POWER_TABLE_INDEX_LSB     0

/***************************
 * layout: short_src_entry
 ***************************/
#define GP_WB_SHORT_SRC_ENTRY_SIZE  0x0006
#define GP_WB_SHORT_SRC_ENTRY_MAX_MEMBER_SIZE  2

#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_0_VALID_ADDRESS 0x000
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_0_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_0_VALID_MASK    0x01
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_0_VALID_LSB     0

#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_1_VALID_ADDRESS 0x000
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_1_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_1_VALID_MASK    0x02
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_1_VALID_LSB     1

#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_2_VALID_ADDRESS 0x000
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_2_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_2_VALID_MASK    0x04
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_2_VALID_LSB     2

#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_3_VALID_ADDRESS 0x000
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_3_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_3_VALID_MASK    0x08
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_3_VALID_LSB     3

#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_4_VALID_ADDRESS 0x000
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_4_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_4_VALID_MASK    0x10
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_4_VALID_LSB     4

#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_5_VALID_ADDRESS 0x000
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_5_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_5_VALID_MASK    0x20
#define GP_WB_SHORT_SRC_ENTRY_CHANNEL_IDX_5_VALID_LSB     5

#define GP_WB_SHORT_SRC_ENTRY_VALID_ADDRESS 0x001
#define GP_WB_SHORT_SRC_ENTRY_VALID_LEN     1
#define GP_WB_SHORT_SRC_ENTRY_VALID_MASK    0x01
#define GP_WB_SHORT_SRC_ENTRY_VALID_LSB     0

#define GP_WB_SHORT_SRC_ENTRY_PAN_ID_ADDRESS 0x002
#define GP_WB_SHORT_SRC_ENTRY_PAN_ID_LEN     2
#define GP_WB_SHORT_SRC_ENTRY_PAN_ID_MASK    0xFFFF
#define GP_WB_SHORT_SRC_ENTRY_PAN_ID_LSB     0

#define GP_WB_SHORT_SRC_ENTRY_ADDRESS_ADDRESS 0x004
#define GP_WB_SHORT_SRC_ENTRY_ADDRESS_LEN     2
#define GP_WB_SHORT_SRC_ENTRY_ADDRESS_MASK    0xFFFF
#define GP_WB_SHORT_SRC_ENTRY_ADDRESS_LSB     0

/***************************
 * layout: long_src_entry
 ***************************/
#define GP_WB_LONG_SRC_ENTRY_SIZE  0x000C
#define GP_WB_LONG_SRC_ENTRY_MAX_MEMBER_SIZE  8

#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_0_VALID_ADDRESS 0x000
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_0_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_0_VALID_MASK    0x01
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_0_VALID_LSB     0

#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_1_VALID_ADDRESS 0x000
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_1_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_1_VALID_MASK    0x02
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_1_VALID_LSB     1

#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_2_VALID_ADDRESS 0x000
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_2_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_2_VALID_MASK    0x04
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_2_VALID_LSB     2

#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_3_VALID_ADDRESS 0x000
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_3_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_3_VALID_MASK    0x08
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_3_VALID_LSB     3

#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_4_VALID_ADDRESS 0x000
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_4_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_4_VALID_MASK    0x10
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_4_VALID_LSB     4

#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_5_VALID_ADDRESS 0x000
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_5_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_5_VALID_MASK    0x20
#define GP_WB_LONG_SRC_ENTRY_CHANNEL_IDX_5_VALID_LSB     5

#define GP_WB_LONG_SRC_ENTRY_VALID_ADDRESS 0x001
#define GP_WB_LONG_SRC_ENTRY_VALID_LEN     1
#define GP_WB_LONG_SRC_ENTRY_VALID_MASK    0x01
#define GP_WB_LONG_SRC_ENTRY_VALID_LSB     0

#define GP_WB_LONG_SRC_ENTRY_PAN_ID_ADDRESS 0x002
#define GP_WB_LONG_SRC_ENTRY_PAN_ID_LEN     2
#define GP_WB_LONG_SRC_ENTRY_PAN_ID_MASK    0xFFFF
#define GP_WB_LONG_SRC_ENTRY_PAN_ID_LSB     0

#define GP_WB_LONG_SRC_ENTRY_ADDRESS_ADDRESS 0x004
#define GP_WB_LONG_SRC_ENTRY_ADDRESS_LEN     8
#define GP_WB_LONG_SRC_ENTRY_ADDRESS_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_LONG_SRC_ENTRY_ADDRESS_LSB     0

/***************************
 * layout: zb_rawmode_nonce
 ***************************/
#define GP_WB_ZB_RAWMODE_NONCE_SIZE  0x000D
#define GP_WB_ZB_RAWMODE_NONCE_MAX_MEMBER_SIZE  8

#define GP_WB_ZB_RAWMODE_NONCE_MACADDRESS_ADDRESS 0x000
#define GP_WB_ZB_RAWMODE_NONCE_MACADDRESS_LEN     8
#define GP_WB_ZB_RAWMODE_NONCE_MACADDRESS_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_ZB_RAWMODE_NONCE_MACADDRESS_LSB     0

#define GP_WB_ZB_RAWMODE_NONCE_FRAMECOUNTER_ADDRESS 0x008
#define GP_WB_ZB_RAWMODE_NONCE_FRAMECOUNTER_LEN     4
#define GP_WB_ZB_RAWMODE_NONCE_FRAMECOUNTER_MASK    0xFFFFFFFF
#define GP_WB_ZB_RAWMODE_NONCE_FRAMECOUNTER_LSB     0

#define GP_WB_ZB_RAWMODE_NONCE_SECLEVEL_ADDRESS 0x00c
#define GP_WB_ZB_RAWMODE_NONCE_SECLEVEL_LEN     1
#define GP_WB_ZB_RAWMODE_NONCE_SECLEVEL_MASK    0xFF
#define GP_WB_ZB_RAWMODE_NONCE_SECLEVEL_LSB     0

/***************************
 * layout: zb_rawmode_key_info
 ***************************/
#define GP_WB_ZB_RAWMODE_KEY_INFO_SIZE  0x0011
#define GP_WB_ZB_RAWMODE_KEY_INFO_MAX_MEMBER_SIZE  16

#define GP_WB_ZB_RAWMODE_KEY_INFO_CURRKEY_ADDRESS 0x000
#define GP_WB_ZB_RAWMODE_KEY_INFO_CURRKEY_LEN     16
#define GP_WB_ZB_RAWMODE_KEY_INFO_CURRKEY_MASK    0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
#define GP_WB_ZB_RAWMODE_KEY_INFO_CURRKEY_LSB     0

#define GP_WB_ZB_RAWMODE_KEY_INFO_KEYID_ADDRESS 0x010
#define GP_WB_ZB_RAWMODE_KEY_INFO_KEYID_LEN     1
#define GP_WB_ZB_RAWMODE_KEY_INFO_KEYID_MASK    0xFF
#define GP_WB_ZB_RAWMODE_KEY_INFO_KEYID_LSB     0

/***************************
 * layout: zb_rawmode_vsie
 ***************************/
#define GP_WB_ZB_RAWMODE_VSIE_SIZE  0x0009
#define GP_WB_ZB_RAWMODE_VSIE_MAX_MEMBER_SIZE  8

#define GP_WB_ZB_RAWMODE_VSIE_VSIEDATA_ADDRESS 0x000
#define GP_WB_ZB_RAWMODE_VSIE_VSIEDATA_LEN     8
#define GP_WB_ZB_RAWMODE_VSIE_VSIEDATA_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_ZB_RAWMODE_VSIE_VSIEDATA_LSB     0

#define GP_WB_ZB_RAWMODE_VSIE_VSIELEN_ADDRESS 0x008
#define GP_WB_ZB_RAWMODE_VSIE_VSIELEN_LEN     1
#define GP_WB_ZB_RAWMODE_VSIE_VSIELEN_MASK    0xFF
#define GP_WB_ZB_RAWMODE_VSIE_VSIELEN_LSB     0

/***************************
 * layout: ble_whitelist_entry
 ***************************/
#define GP_WB_BLE_WHITELIST_ENTRY_SIZE  0x0008
#define GP_WB_BLE_WHITELIST_ENTRY_MAX_MEMBER_SIZE  6

#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_IND_VALID_MASK    0x01
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_IND_VALID_LSB     0

#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_DIRECT_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_DIRECT_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_DIRECT_IND_VALID_MASK    0x02
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_DIRECT_IND_VALID_LSB     1

#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_NONCONN_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_NONCONN_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_NONCONN_IND_VALID_MASK    0x04
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_NONCONN_IND_VALID_LSB     2

#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_REQ_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_REQ_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_REQ_VALID_MASK    0x08
#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_REQ_VALID_LSB     3

#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_REQ_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_REQ_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_REQ_VALID_MASK    0x08
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_REQ_VALID_LSB     3

#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_RSP_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_RSP_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_RSP_VALID_MASK    0x10
#define GP_WB_BLE_WHITELIST_ENTRY_FT_SCAN_RSP_VALID_LSB     4

#define GP_WB_BLE_WHITELIST_ENTRY_FT_CONNECT_REQ_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_CONNECT_REQ_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_CONNECT_REQ_VALID_MASK    0x20
#define GP_WB_BLE_WHITELIST_ENTRY_FT_CONNECT_REQ_VALID_LSB     5

#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CONNECT_REQ_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CONNECT_REQ_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CONNECT_REQ_VALID_MASK    0x20
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CONNECT_REQ_VALID_LSB     5

#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_SCAN_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_SCAN_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_SCAN_IND_VALID_MASK    0x40
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_SCAN_IND_VALID_LSB     6

#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_EXT_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_EXT_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_EXT_IND_VALID_MASK    0x80
#define GP_WB_BLE_WHITELIST_ENTRY_FT_ADV_EXT_IND_VALID_LSB     7

#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_ADV_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_ADV_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_ADV_IND_VALID_MASK    0x80
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_ADV_IND_VALID_LSB     7

#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_RSP_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_RSP_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_RSP_VALID_MASK    0x80
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SCAN_RSP_VALID_LSB     7

#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SYNC_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SYNC_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SYNC_IND_VALID_MASK    0x80
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_SYNC_IND_VALID_LSB     7

#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CHAIN_IND_VALID_ADDRESS 0x000
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CHAIN_IND_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CHAIN_IND_VALID_MASK    0x80
#define GP_WB_BLE_WHITELIST_ENTRY_FT_AUX_CHAIN_IND_VALID_LSB     7

#define GP_WB_BLE_WHITELIST_ENTRY_S_ENTRY_TYPE_ADDRESS 0x001
#define GP_WB_BLE_WHITELIST_ENTRY_S_ENTRY_TYPE_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_S_ENTRY_TYPE_MASK    0x01
#define GP_WB_BLE_WHITELIST_ENTRY_S_ENTRY_TYPE_LSB     0

#define GP_WB_BLE_WHITELIST_ENTRY_S_ADVERTISING_VALID_ADDRESS 0x001
#define GP_WB_BLE_WHITELIST_ENTRY_S_ADVERTISING_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_S_ADVERTISING_VALID_MASK    0x02
#define GP_WB_BLE_WHITELIST_ENTRY_S_ADVERTISING_VALID_LSB     1

#define GP_WB_BLE_WHITELIST_ENTRY_S_SCANNING_VALID_ADDRESS 0x001
#define GP_WB_BLE_WHITELIST_ENTRY_S_SCANNING_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_S_SCANNING_VALID_MASK    0x04
#define GP_WB_BLE_WHITELIST_ENTRY_S_SCANNING_VALID_LSB     2

#define GP_WB_BLE_WHITELIST_ENTRY_S_INTIATING_VALID_ADDRESS 0x001
#define GP_WB_BLE_WHITELIST_ENTRY_S_INTIATING_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_S_INTIATING_VALID_MASK    0x08
#define GP_WB_BLE_WHITELIST_ENTRY_S_INTIATING_VALID_LSB     3

#define GP_WB_BLE_WHITELIST_ENTRY_S_PERSYNC_VALID_ADDRESS 0x001
#define GP_WB_BLE_WHITELIST_ENTRY_S_PERSYNC_VALID_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_S_PERSYNC_VALID_MASK    0x10
#define GP_WB_BLE_WHITELIST_ENTRY_S_PERSYNC_VALID_LSB     4

#define GP_WB_BLE_WHITELIST_ENTRY_ADDRESS_TYPE_ADDRESS 0x001
#define GP_WB_BLE_WHITELIST_ENTRY_ADDRESS_TYPE_LEN     1
#define GP_WB_BLE_WHITELIST_ENTRY_ADDRESS_TYPE_MASK    0xC0
#define GP_WB_BLE_WHITELIST_ENTRY_ADDRESS_TYPE_LSB     6

#define GP_WB_BLE_WHITELIST_ENTRY_DEVICE_ADDRESS_ADDRESS 0x002
#define GP_WB_BLE_WHITELIST_ENTRY_DEVICE_ADDRESS_LEN     6
#define GP_WB_BLE_WHITELIST_ENTRY_DEVICE_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_BLE_WHITELIST_ENTRY_DEVICE_ADDRESS_LSB     0

/***************************
 * layout: ble_res_pr_identity_entry
 ***************************/
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_SIZE  0x0008
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_MAX_MEMBER_SIZE  6

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_PUBLIC_PEER_ADDRESS_ADDRESS 0x000
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_PUBLIC_PEER_ADDRESS_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_PUBLIC_PEER_ADDRESS_MASK    0x01
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_PUBLIC_PEER_ADDRESS_LSB     0

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_RANDOM_PEER_ADDRESS_ADDRESS 0x000
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_RANDOM_PEER_ADDRESS_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_RANDOM_PEER_ADDRESS_MASK    0x02
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_IS_RANDOM_PEER_ADDRESS_LSB     1

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PRIVACY_MODE_ADDRESS 0x000
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PRIVACY_MODE_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PRIVACY_MODE_MASK    0x04
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PRIVACY_MODE_LSB     2

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_LOCAL_IRK_ADDRESS 0x000
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_LOCAL_IRK_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_LOCAL_IRK_MASK    0x08
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_LOCAL_IRK_LSB     3

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_PEER_IRK_ADDRESS 0x000
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_PEER_IRK_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_PEER_IRK_MASK    0x10
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_ALL_ZEROS_PEER_IRK_LSB     4

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_VALID_ADDRESS 0x000
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_VALID_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_VALID_MASK    0x20
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_VALID_LSB     5

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_ADDRESS 0x001
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_LEN     1
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_MASK    0xFF
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_WL_IDX_LSB     0

#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PEER_IDENTITY_ADDRESS_ADDRESS 0x002
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PEER_IDENTITY_ADDRESS_LEN     6
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PEER_IDENTITY_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_BLE_RES_PR_IDENTITY_ENTRY_PEER_IDENTITY_ADDRESS_LSB     0

/***************************
 * layout: dsfix_ch
 ***************************/
#define GP_WB_DSFIX_CH_SIZE  0x000E
#define GP_WB_DSFIX_CH_MAX_MEMBER_SIZE  5

#define GP_WB_DSFIX_CH_CHANNEL_ADDRESS 0x000
#define GP_WB_DSFIX_CH_CHANNEL_LEN     1
#define GP_WB_DSFIX_CH_CHANNEL_MASK    0x00000000FF
#define GP_WB_DSFIX_CH_CHANNEL_LSB     0

#define GP_WB_DSFIX_CH_LOWEST_RSSI_ADDRESS 0x000
#define GP_WB_DSFIX_CH_LOWEST_RSSI_LEN     1
#define GP_WB_DSFIX_CH_LOWEST_RSSI_MASK    0x000000FF00
#define GP_WB_DSFIX_CH_LOWEST_RSSI_LSB     8

#define GP_WB_DSFIX_CH_RSSI_AGEING_CNT_ADDRESS 0x000
#define GP_WB_DSFIX_CH_RSSI_AGEING_CNT_LEN     1
#define GP_WB_DSFIX_CH_RSSI_AGEING_CNT_MASK    0x0000FF0000
#define GP_WB_DSFIX_CH_RSSI_AGEING_CNT_LSB     16

#define GP_WB_DSFIX_CH_BEST_POLL_CNT_ADDRESS 0x000
#define GP_WB_DSFIX_CH_BEST_POLL_CNT_LEN     1
#define GP_WB_DSFIX_CH_BEST_POLL_CNT_MASK    0x00FF000000
#define GP_WB_DSFIX_CH_BEST_POLL_CNT_LSB     24

#define GP_WB_DSFIX_CH_PARAM_SWEEP_CNT_ADDRESS 0x000
#define GP_WB_DSFIX_CH_PARAM_SWEEP_CNT_LEN     1
#define GP_WB_DSFIX_CH_PARAM_SWEEP_CNT_MASK    0xFF00000000
#define GP_WB_DSFIX_CH_PARAM_SWEEP_CNT_LSB     32

#define GP_WB_DSFIX_CH_CUR_PARAM0_ADDRESS 0x006
#define GP_WB_DSFIX_CH_CUR_PARAM0_LEN     1
#define GP_WB_DSFIX_CH_CUR_PARAM0_MASK    0x000000FF
#define GP_WB_DSFIX_CH_CUR_PARAM0_LSB     0

#define GP_WB_DSFIX_CH_CUR_PARAM1_ADDRESS 0x006
#define GP_WB_DSFIX_CH_CUR_PARAM1_LEN     1
#define GP_WB_DSFIX_CH_CUR_PARAM1_MASK    0x0000FF00
#define GP_WB_DSFIX_CH_CUR_PARAM1_LSB     8

#define GP_WB_DSFIX_CH_CUR_PARAM2_ADDRESS 0x006
#define GP_WB_DSFIX_CH_CUR_PARAM2_LEN     1
#define GP_WB_DSFIX_CH_CUR_PARAM2_MASK    0x00FF0000
#define GP_WB_DSFIX_CH_CUR_PARAM2_LSB     16

#define GP_WB_DSFIX_CH_CUR_PARAM3_ADDRESS 0x006
#define GP_WB_DSFIX_CH_CUR_PARAM3_LEN     1
#define GP_WB_DSFIX_CH_CUR_PARAM3_MASK    0xFF000000
#define GP_WB_DSFIX_CH_CUR_PARAM3_LSB     24

#define GP_WB_DSFIX_CH_BEST_PARAM0_ADDRESS 0x00a
#define GP_WB_DSFIX_CH_BEST_PARAM0_LEN     1
#define GP_WB_DSFIX_CH_BEST_PARAM0_MASK    0x000000FF
#define GP_WB_DSFIX_CH_BEST_PARAM0_LSB     0

#define GP_WB_DSFIX_CH_BEST_PARAM1_ADDRESS 0x00a
#define GP_WB_DSFIX_CH_BEST_PARAM1_LEN     1
#define GP_WB_DSFIX_CH_BEST_PARAM1_MASK    0x0000FF00
#define GP_WB_DSFIX_CH_BEST_PARAM1_LSB     8

#define GP_WB_DSFIX_CH_BEST_PARAM2_ADDRESS 0x00a
#define GP_WB_DSFIX_CH_BEST_PARAM2_LEN     1
#define GP_WB_DSFIX_CH_BEST_PARAM2_MASK    0x00FF0000
#define GP_WB_DSFIX_CH_BEST_PARAM2_LSB     16

#define GP_WB_DSFIX_CH_BEST_PARAM3_ADDRESS 0x00a
#define GP_WB_DSFIX_CH_BEST_PARAM3_LEN     1
#define GP_WB_DSFIX_CH_BEST_PARAM3_MASK    0xFF000000
#define GP_WB_DSFIX_CH_BEST_PARAM3_LSB     24

/***************************
 * layout: dsfix_param
 ***************************/
#define GP_WB_DSFIX_PARAM_SIZE  0x0006
#define GP_WB_DSFIX_PARAM_MAX_MEMBER_SIZE  6

#define GP_WB_DSFIX_PARAM_LSB_ADDRESS 0x000
#define GP_WB_DSFIX_PARAM_LSB_LEN     1
#define GP_WB_DSFIX_PARAM_LSB_MASK    0x0000000000FF
#define GP_WB_DSFIX_PARAM_LSB_LSB     0

#define GP_WB_DSFIX_PARAM_MASK_ADDRESS 0x000
#define GP_WB_DSFIX_PARAM_MASK_LEN     1
#define GP_WB_DSFIX_PARAM_MASK_MASK    0x00000000FF00
#define GP_WB_DSFIX_PARAM_MASK_LSB     8

#define GP_WB_DSFIX_PARAM_ADDRESS_ADDRESS 0x000
#define GP_WB_DSFIX_PARAM_ADDRESS_LEN     2
#define GP_WB_DSFIX_PARAM_ADDRESS_MASK    0x0000FFFF0000
#define GP_WB_DSFIX_PARAM_ADDRESS_LSB     16

#define GP_WB_DSFIX_PARAM_MIN_ADDRESS 0x000
#define GP_WB_DSFIX_PARAM_MIN_LEN     1
#define GP_WB_DSFIX_PARAM_MIN_MASK    0x00FF00000000
#define GP_WB_DSFIX_PARAM_MIN_LSB     32

#define GP_WB_DSFIX_PARAM_MAX_ADDRESS 0x000
#define GP_WB_DSFIX_PARAM_MAX_LEN     1
#define GP_WB_DSFIX_PARAM_MAX_MASK    0xFF0000000000
#define GP_WB_DSFIX_PARAM_MAX_LSB     40

/***************************
 * layout: adv_ev_info
 ***************************/
#define GP_WB_ADV_EV_INFO_SIZE  0x001E
#define GP_WB_ADV_EV_INFO_MAX_MEMBER_SIZE  3

#define GP_WB_ADV_EV_INFO_PRIORITY_ADDRESS 0x000
#define GP_WB_ADV_EV_INFO_PRIORITY_LEN     1
#define GP_WB_ADV_EV_INFO_PRIORITY_MASK    0xFF
#define GP_WB_ADV_EV_INFO_PRIORITY_LSB     0

#define GP_WB_ADV_EV_INFO_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_ADV_EV_INFO_SUSPEND_EVENT_LEN     1
#define GP_WB_ADV_EV_INFO_SUSPEND_EVENT_MASK    0x01
#define GP_WB_ADV_EV_INFO_SUSPEND_EVENT_LSB     0

#define GP_WB_ADV_EV_INFO_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_ADV_EV_INFO_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_ADV_EV_INFO_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_ADV_EV_INFO_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_ADV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_ADV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_ADV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_ADV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_ADV_EV_INFO_GUARD_TIME_ADDRESS 0x004
#define GP_WB_ADV_EV_INFO_GUARD_TIME_LEN     3
#define GP_WB_ADV_EV_INFO_GUARD_TIME_MASK    0xFFFFFF
#define GP_WB_ADV_EV_INFO_GUARD_TIME_LSB     0

#define GP_WB_ADV_EV_INFO_INTERVAL_ADDRESS 0x008
#define GP_WB_ADV_EV_INFO_INTERVAL_LEN     3
#define GP_WB_ADV_EV_INFO_INTERVAL_MASK    0xFFFFFF
#define GP_WB_ADV_EV_INFO_INTERVAL_LSB     0

#define GP_WB_ADV_EV_INFO_INTRA_EV_TX_SPACING_ADDRESS 0x00c
#define GP_WB_ADV_EV_INFO_INTRA_EV_TX_SPACING_LEN     2
#define GP_WB_ADV_EV_INFO_INTRA_EV_TX_SPACING_MASK    0xFFFF
#define GP_WB_ADV_EV_INFO_INTRA_EV_TX_SPACING_LSB     0

#define GP_WB_ADV_EV_INFO_ADV_DELAY_MASK_ADDRESS 0x00e
#define GP_WB_ADV_EV_INFO_ADV_DELAY_MASK_LEN     1
#define GP_WB_ADV_EV_INFO_ADV_DELAY_MASK_MASK    0xFF
#define GP_WB_ADV_EV_INFO_ADV_DELAY_MASK_LSB     0

#define GP_WB_ADV_EV_INFO_ADV_PBM_ADDRESS 0x00f
#define GP_WB_ADV_EV_INFO_ADV_PBM_LEN     1
#define GP_WB_ADV_EV_INFO_ADV_PBM_MASK    0xFF
#define GP_WB_ADV_EV_INFO_ADV_PBM_LSB     0

#define GP_WB_ADV_EV_INFO_SCAN_RSP_PBM_ADDRESS 0x010
#define GP_WB_ADV_EV_INFO_SCAN_RSP_PBM_LEN     1
#define GP_WB_ADV_EV_INFO_SCAN_RSP_PBM_MASK    0xFF
#define GP_WB_ADV_EV_INFO_SCAN_RSP_PBM_LSB     0

#define GP_WB_ADV_EV_INFO_ADV_CH0_ADDRESS 0x014
#define GP_WB_ADV_EV_INFO_ADV_CH0_LEN     1
#define GP_WB_ADV_EV_INFO_ADV_CH0_MASK    0x0000FF
#define GP_WB_ADV_EV_INFO_ADV_CH0_LSB     0

#define GP_WB_ADV_EV_INFO_ADV_CH1_ADDRESS 0x014
#define GP_WB_ADV_EV_INFO_ADV_CH1_LEN     1
#define GP_WB_ADV_EV_INFO_ADV_CH1_MASK    0x00FF00
#define GP_WB_ADV_EV_INFO_ADV_CH1_LSB     8

#define GP_WB_ADV_EV_INFO_ADV_CH2_ADDRESS 0x014
#define GP_WB_ADV_EV_INFO_ADV_CH2_LEN     1
#define GP_WB_ADV_EV_INFO_ADV_CH2_MASK    0xFF0000
#define GP_WB_ADV_EV_INFO_ADV_CH2_LSB     16

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_IND_MASK    0x01
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_IND_LSB     0

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_MASK    0x02
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_MASK    0x04
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_REQ_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_REQ_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_REQ_MASK    0x08
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_REQ_LSB     3

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_MASK    0x08
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_RSP_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_RSP_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_RSP_MASK    0x10
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_SCAN_RSP_LSB     4

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_CONNECT_REQ_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_CONNECT_REQ_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_CONNECT_REQ_MASK    0x20
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_CONNECT_REQ_LSB     5

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_MASK    0x20
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_MASK    0x40
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_EXT_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_EXT_IND_MASK    0x80
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_ADV_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_ADV_IND_MASK    0x80
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_MASK    0x80
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_MASK    0x80
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_ADDRESS 0x017
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_MASK    0x80
#define GP_WB_ADV_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_ADV_EV_INFO_FT_ADV_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_ADV_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_ADV_IND_WL_EN_MASK    0x01
#define GP_WB_ADV_EV_INFO_FT_ADV_IND_WL_EN_LSB     0

#define GP_WB_ADV_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_MASK    0x02
#define GP_WB_ADV_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_LSB     1

#define GP_WB_ADV_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_MASK    0x04
#define GP_WB_ADV_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_LSB     2

#define GP_WB_ADV_EV_INFO_FT_SCAN_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_SCAN_REQ_WL_EN_MASK    0x08
#define GP_WB_ADV_EV_INFO_FT_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_MASK    0x08
#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_ADV_EV_INFO_FT_SCAN_RSP_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_SCAN_RSP_WL_EN_MASK    0x10
#define GP_WB_ADV_EV_INFO_FT_SCAN_RSP_WL_EN_LSB     4

#define GP_WB_ADV_EV_INFO_FT_CONNECT_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_CONNECT_REQ_WL_EN_MASK    0x20
#define GP_WB_ADV_EV_INFO_FT_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_ADV_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_MASK    0x20
#define GP_WB_ADV_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_ADV_EV_INFO_FT_ADV_SCAN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_ADV_SCAN_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_ADV_SCAN_IND_WL_EN_MASK    0x40
#define GP_WB_ADV_EV_INFO_FT_ADV_SCAN_IND_WL_EN_LSB     6

#define GP_WB_ADV_EV_INFO_FT_ADV_EXT_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_ADV_EXT_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_ADV_EXT_IND_WL_EN_MASK    0x80
#define GP_WB_ADV_EV_INFO_FT_ADV_EXT_IND_WL_EN_LSB     7

#define GP_WB_ADV_EV_INFO_FT_AUX_ADV_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_AUX_ADV_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_AUX_ADV_IND_WL_EN_MASK    0x80
#define GP_WB_ADV_EV_INFO_FT_AUX_ADV_IND_WL_EN_LSB     7

#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_MASK    0x80
#define GP_WB_ADV_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_LSB     7

#define GP_WB_ADV_EV_INFO_FT_AUX_SYNC_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_AUX_SYNC_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_AUX_SYNC_IND_WL_EN_MASK    0x80
#define GP_WB_ADV_EV_INFO_FT_AUX_SYNC_IND_WL_EN_LSB     7

#define GP_WB_ADV_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_ADV_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_LEN     1
#define GP_WB_ADV_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_MASK    0x80
#define GP_WB_ADV_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_LSB     7

#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_SRC_ADDRESS 0x019
#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_SRC_LEN     1
#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_SRC_MASK    0x01
#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_SRC_LSB     0

#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_DST_ADDRESS 0x019
#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_DST_LEN     1
#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_DST_MASK    0x02
#define GP_WB_ADV_EV_INFO_RT0_FORWARD_RES_PR_DST_LSB     1

#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_ADDRESS 0x019
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_MASK    0x04
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_LSB     2

#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_ADDRESS 0x019
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_MASK    0x08
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_LSB     3

#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_ADDRESS 0x019
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_LEN     1
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_MASK    0x10
#define GP_WB_ADV_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_LSB     4

#define GP_WB_ADV_EV_INFO_EN_ANT_SWITCHING_ADDRESS 0x01a
#define GP_WB_ADV_EV_INFO_EN_ANT_SWITCHING_LEN     1
#define GP_WB_ADV_EV_INFO_EN_ANT_SWITCHING_MASK    0xFF
#define GP_WB_ADV_EV_INFO_EN_ANT_SWITCHING_LSB     0

#define GP_WB_ADV_EV_INFO_CURR_ANTENNA_ADDRESS 0x01b
#define GP_WB_ADV_EV_INFO_CURR_ANTENNA_LEN     1
#define GP_WB_ADV_EV_INFO_CURR_ANTENNA_MASK    0xFF
#define GP_WB_ADV_EV_INFO_CURR_ANTENNA_LSB     0

#define GP_WB_ADV_EV_INFO_RX_LIST_PTR_ADDRESS 0x01c
#define GP_WB_ADV_EV_INFO_RX_LIST_PTR_LEN     2
#define GP_WB_ADV_EV_INFO_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_ADV_EV_INFO_RX_LIST_PTR_LSB     0

/***************************
 * layout: scan_ev_info
 ***************************/
#define GP_WB_SCAN_EV_INFO_SIZE  0x002D
#define GP_WB_SCAN_EV_INFO_MAX_MEMBER_SIZE  6

#define GP_WB_SCAN_EV_INFO_PRIORITY_ADDRESS 0x000
#define GP_WB_SCAN_EV_INFO_PRIORITY_LEN     1
#define GP_WB_SCAN_EV_INFO_PRIORITY_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_PRIORITY_LSB     0

#define GP_WB_SCAN_EV_INFO_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_SCAN_EV_INFO_SUSPEND_EVENT_LEN     1
#define GP_WB_SCAN_EV_INFO_SUSPEND_EVENT_MASK    0x01
#define GP_WB_SCAN_EV_INFO_SUSPEND_EVENT_LSB     0

#define GP_WB_SCAN_EV_INFO_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_SCAN_EV_INFO_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_SCAN_EV_INFO_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_SCAN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_SCAN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_SCAN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_SCAN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_SCAN_EV_INFO_GUARD_TIME_ADDRESS 0x004
#define GP_WB_SCAN_EV_INFO_GUARD_TIME_LEN     3
#define GP_WB_SCAN_EV_INFO_GUARD_TIME_MASK    0xFFFFFF
#define GP_WB_SCAN_EV_INFO_GUARD_TIME_LSB     0

#define GP_WB_SCAN_EV_INFO_INTERVAL_ADDRESS 0x008
#define GP_WB_SCAN_EV_INFO_INTERVAL_LEN     3
#define GP_WB_SCAN_EV_INFO_INTERVAL_MASK    0xFFFFFF
#define GP_WB_SCAN_EV_INFO_INTERVAL_LSB     0

#define GP_WB_SCAN_EV_INFO_SCAN_WINDOW_DURATION_ADDRESS 0x00c
#define GP_WB_SCAN_EV_INFO_SCAN_WINDOW_DURATION_LEN     3
#define GP_WB_SCAN_EV_INFO_SCAN_WINDOW_DURATION_MASK    0xFFFFFF
#define GP_WB_SCAN_EV_INFO_SCAN_WINDOW_DURATION_LSB     0

#define GP_WB_SCAN_EV_INFO_SCAN_REQ_PBM_ADDRESS 0x00f
#define GP_WB_SCAN_EV_INFO_SCAN_REQ_PBM_LEN     1
#define GP_WB_SCAN_EV_INFO_SCAN_REQ_PBM_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_SCAN_REQ_PBM_LSB     0

#define GP_WB_SCAN_EV_INFO_CURRENT_CH_MAP_IDX_ADDRESS 0x010
#define GP_WB_SCAN_EV_INFO_CURRENT_CH_MAP_IDX_LEN     1
#define GP_WB_SCAN_EV_INFO_CURRENT_CH_MAP_IDX_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_CURRENT_CH_MAP_IDX_LSB     0

#define GP_WB_SCAN_EV_INFO_SCAN_CH0_ADDRESS 0x014
#define GP_WB_SCAN_EV_INFO_SCAN_CH0_LEN     1
#define GP_WB_SCAN_EV_INFO_SCAN_CH0_MASK    0x0000FF
#define GP_WB_SCAN_EV_INFO_SCAN_CH0_LSB     0

#define GP_WB_SCAN_EV_INFO_SCAN_CH1_ADDRESS 0x014
#define GP_WB_SCAN_EV_INFO_SCAN_CH1_LEN     1
#define GP_WB_SCAN_EV_INFO_SCAN_CH1_MASK    0x00FF00
#define GP_WB_SCAN_EV_INFO_SCAN_CH1_LSB     8

#define GP_WB_SCAN_EV_INFO_SCAN_CH2_ADDRESS 0x014
#define GP_WB_SCAN_EV_INFO_SCAN_CH2_LEN     1
#define GP_WB_SCAN_EV_INFO_SCAN_CH2_MASK    0xFF0000
#define GP_WB_SCAN_EV_INFO_SCAN_CH2_LSB     16

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_IND_MASK    0x01
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_IND_LSB     0

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_MASK    0x02
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_MASK    0x04
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_REQ_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_REQ_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_REQ_MASK    0x08
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_REQ_LSB     3

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_MASK    0x08
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_RSP_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_RSP_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_RSP_MASK    0x10
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_SCAN_RSP_LSB     4

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_CONNECT_REQ_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_CONNECT_REQ_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_CONNECT_REQ_MASK    0x20
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_CONNECT_REQ_LSB     5

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_MASK    0x20
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_MASK    0x40
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_EXT_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_EXT_IND_MASK    0x80
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_ADV_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_ADV_IND_MASK    0x80
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_MASK    0x80
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_MASK    0x80
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_ADDRESS 0x017
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_MASK    0x80
#define GP_WB_SCAN_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_SCAN_EV_INFO_FT_ADV_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_ADV_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_ADV_IND_WL_EN_MASK    0x01
#define GP_WB_SCAN_EV_INFO_FT_ADV_IND_WL_EN_LSB     0

#define GP_WB_SCAN_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_MASK    0x02
#define GP_WB_SCAN_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_LSB     1

#define GP_WB_SCAN_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_MASK    0x04
#define GP_WB_SCAN_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_LSB     2

#define GP_WB_SCAN_EV_INFO_FT_SCAN_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_SCAN_REQ_WL_EN_MASK    0x08
#define GP_WB_SCAN_EV_INFO_FT_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_MASK    0x08
#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_SCAN_EV_INFO_FT_SCAN_RSP_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_SCAN_RSP_WL_EN_MASK    0x10
#define GP_WB_SCAN_EV_INFO_FT_SCAN_RSP_WL_EN_LSB     4

#define GP_WB_SCAN_EV_INFO_FT_CONNECT_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_CONNECT_REQ_WL_EN_MASK    0x20
#define GP_WB_SCAN_EV_INFO_FT_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_SCAN_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_MASK    0x20
#define GP_WB_SCAN_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_SCAN_EV_INFO_FT_ADV_SCAN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_ADV_SCAN_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_ADV_SCAN_IND_WL_EN_MASK    0x40
#define GP_WB_SCAN_EV_INFO_FT_ADV_SCAN_IND_WL_EN_LSB     6

#define GP_WB_SCAN_EV_INFO_FT_ADV_EXT_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_ADV_EXT_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_ADV_EXT_IND_WL_EN_MASK    0x80
#define GP_WB_SCAN_EV_INFO_FT_ADV_EXT_IND_WL_EN_LSB     7

#define GP_WB_SCAN_EV_INFO_FT_AUX_ADV_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_AUX_ADV_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_AUX_ADV_IND_WL_EN_MASK    0x80
#define GP_WB_SCAN_EV_INFO_FT_AUX_ADV_IND_WL_EN_LSB     7

#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_MASK    0x80
#define GP_WB_SCAN_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_LSB     7

#define GP_WB_SCAN_EV_INFO_FT_AUX_SYNC_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_AUX_SYNC_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_AUX_SYNC_IND_WL_EN_MASK    0x80
#define GP_WB_SCAN_EV_INFO_FT_AUX_SYNC_IND_WL_EN_LSB     7

#define GP_WB_SCAN_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_SCAN_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_LEN     1
#define GP_WB_SCAN_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_MASK    0x80
#define GP_WB_SCAN_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_LSB     7

#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_ADDRESS 0x01c
#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_LEN     6
#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_LSB     0

#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_ADDRESS 0x022
#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_LEN     1
#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_MASK    0x01
#define GP_WB_SCAN_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_LSB     0

#define GP_WB_SCAN_EV_INFO_GENERATE_RES_PR_ADDRESS 0x022
#define GP_WB_SCAN_EV_INFO_GENERATE_RES_PR_LEN     1
#define GP_WB_SCAN_EV_INFO_GENERATE_RES_PR_MASK    0x02
#define GP_WB_SCAN_EV_INFO_GENERATE_RES_PR_LSB     1

#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_SRC_ADDRESS 0x023
#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_SRC_LEN     1
#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_SRC_MASK    0x01
#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_SRC_LSB     0

#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_DST_ADDRESS 0x023
#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_DST_LEN     1
#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_DST_MASK    0x02
#define GP_WB_SCAN_EV_INFO_RT0_FORWARD_RES_PR_DST_LSB     1

#define GP_WB_SCAN_EV_INFO_ACTIVE_SCANNING_ADDRESS 0x023
#define GP_WB_SCAN_EV_INFO_ACTIVE_SCANNING_LEN     1
#define GP_WB_SCAN_EV_INFO_ACTIVE_SCANNING_MASK    0x04
#define GP_WB_SCAN_EV_INFO_ACTIVE_SCANNING_LSB     2

#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_ADDRESS 0x023
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_MASK    0x08
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_LSB     3

#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_ADDRESS 0x023
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_MASK    0x10
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_RPA_DST_LSB     4

#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_ADDRESS 0x023
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_LEN     1
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_MASK    0x20
#define GP_WB_SCAN_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_LSB     5

#define GP_WB_SCAN_EV_INFO_BACKOFF_CNT_ADDRESS 0x024
#define GP_WB_SCAN_EV_INFO_BACKOFF_CNT_LEN     1
#define GP_WB_SCAN_EV_INFO_BACKOFF_CNT_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_BACKOFF_CNT_LSB     0

#define GP_WB_SCAN_EV_INFO_UPPER_LIMIT_MASK_ADDRESS 0x025
#define GP_WB_SCAN_EV_INFO_UPPER_LIMIT_MASK_LEN     1
#define GP_WB_SCAN_EV_INFO_UPPER_LIMIT_MASK_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_UPPER_LIMIT_MASK_LSB     0

#define GP_WB_SCAN_EV_INFO_SUCCESS_CNT_ADDRESS 0x026
#define GP_WB_SCAN_EV_INFO_SUCCESS_CNT_LEN     1
#define GP_WB_SCAN_EV_INFO_SUCCESS_CNT_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_SUCCESS_CNT_LSB     0

#define GP_WB_SCAN_EV_INFO_FAILURE_CNT_ADDRESS 0x027
#define GP_WB_SCAN_EV_INFO_FAILURE_CNT_LEN     1
#define GP_WB_SCAN_EV_INFO_FAILURE_CNT_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_FAILURE_CNT_LSB     0

#define GP_WB_SCAN_EV_INFO_EN_ANT_SWITCHING_ADDRESS 0x028
#define GP_WB_SCAN_EV_INFO_EN_ANT_SWITCHING_LEN     1
#define GP_WB_SCAN_EV_INFO_EN_ANT_SWITCHING_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_EN_ANT_SWITCHING_LSB     0

#define GP_WB_SCAN_EV_INFO_CURR_ANTENNA_ADDRESS 0x029
#define GP_WB_SCAN_EV_INFO_CURR_ANTENNA_LEN     1
#define GP_WB_SCAN_EV_INFO_CURR_ANTENNA_MASK    0xFF
#define GP_WB_SCAN_EV_INFO_CURR_ANTENNA_LSB     0

#define GP_WB_SCAN_EV_INFO_RX_LIST_PTR_ADDRESS 0x02a
#define GP_WB_SCAN_EV_INFO_RX_LIST_PTR_LEN     2
#define GP_WB_SCAN_EV_INFO_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_SCAN_EV_INFO_RX_LIST_PTR_LSB     0

#define GP_WB_SCAN_EV_INFO_MS_ALLOWED_ADDRESS 0x02c
#define GP_WB_SCAN_EV_INFO_MS_ALLOWED_LEN     1
#define GP_WB_SCAN_EV_INFO_MS_ALLOWED_MASK    0x01
#define GP_WB_SCAN_EV_INFO_MS_ALLOWED_LSB     0

/***************************
 * layout: init_ev_info
 ***************************/
#define GP_WB_INIT_EV_INFO_SIZE  0x0033
#define GP_WB_INIT_EV_INFO_MAX_MEMBER_SIZE  6

#define GP_WB_INIT_EV_INFO_PRIORITY_ADDRESS 0x000
#define GP_WB_INIT_EV_INFO_PRIORITY_LEN     1
#define GP_WB_INIT_EV_INFO_PRIORITY_MASK    0xFF
#define GP_WB_INIT_EV_INFO_PRIORITY_LSB     0

#define GP_WB_INIT_EV_INFO_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_INIT_EV_INFO_SUSPEND_EVENT_LEN     1
#define GP_WB_INIT_EV_INFO_SUSPEND_EVENT_MASK    0x01
#define GP_WB_INIT_EV_INFO_SUSPEND_EVENT_LSB     0

#define GP_WB_INIT_EV_INFO_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_INIT_EV_INFO_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_INIT_EV_INFO_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_INIT_EV_INFO_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_INIT_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_INIT_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_INIT_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_INIT_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_INIT_EV_INFO_GUARD_TIME_ADDRESS 0x004
#define GP_WB_INIT_EV_INFO_GUARD_TIME_LEN     3
#define GP_WB_INIT_EV_INFO_GUARD_TIME_MASK    0xFFFFFF
#define GP_WB_INIT_EV_INFO_GUARD_TIME_LSB     0

#define GP_WB_INIT_EV_INFO_INTERVAL_ADDRESS 0x008
#define GP_WB_INIT_EV_INFO_INTERVAL_LEN     3
#define GP_WB_INIT_EV_INFO_INTERVAL_MASK    0xFFFFFF
#define GP_WB_INIT_EV_INFO_INTERVAL_LSB     0

#define GP_WB_INIT_EV_INFO_INIT_WINDOW_DURATION_ADDRESS 0x00c
#define GP_WB_INIT_EV_INFO_INIT_WINDOW_DURATION_LEN     3
#define GP_WB_INIT_EV_INFO_INIT_WINDOW_DURATION_MASK    0xFFFFFF
#define GP_WB_INIT_EV_INFO_INIT_WINDOW_DURATION_LSB     0

#define GP_WB_INIT_EV_INFO_CONN_REQ_PBM_ADDRESS 0x00f
#define GP_WB_INIT_EV_INFO_CONN_REQ_PBM_LEN     1
#define GP_WB_INIT_EV_INFO_CONN_REQ_PBM_MASK    0xFF
#define GP_WB_INIT_EV_INFO_CONN_REQ_PBM_LSB     0

#define GP_WB_INIT_EV_INFO_CURRENT_CH_MAP_IDX_ADDRESS 0x010
#define GP_WB_INIT_EV_INFO_CURRENT_CH_MAP_IDX_LEN     1
#define GP_WB_INIT_EV_INFO_CURRENT_CH_MAP_IDX_MASK    0xFF
#define GP_WB_INIT_EV_INFO_CURRENT_CH_MAP_IDX_LSB     0

#define GP_WB_INIT_EV_INFO_INIT_CH0_ADDRESS 0x014
#define GP_WB_INIT_EV_INFO_INIT_CH0_LEN     1
#define GP_WB_INIT_EV_INFO_INIT_CH0_MASK    0x0000FF
#define GP_WB_INIT_EV_INFO_INIT_CH0_LSB     0

#define GP_WB_INIT_EV_INFO_INIT_CH1_ADDRESS 0x014
#define GP_WB_INIT_EV_INFO_INIT_CH1_LEN     1
#define GP_WB_INIT_EV_INFO_INIT_CH1_MASK    0x00FF00
#define GP_WB_INIT_EV_INFO_INIT_CH1_LSB     8

#define GP_WB_INIT_EV_INFO_INIT_CH2_ADDRESS 0x014
#define GP_WB_INIT_EV_INFO_INIT_CH2_LEN     1
#define GP_WB_INIT_EV_INFO_INIT_CH2_MASK    0xFF0000
#define GP_WB_INIT_EV_INFO_INIT_CH2_LSB     16

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_IND_MASK    0x01
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_IND_LSB     0

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_MASK    0x02
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_MASK    0x04
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_REQ_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_REQ_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_REQ_MASK    0x08
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_REQ_LSB     3

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_MASK    0x08
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_RSP_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_RSP_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_RSP_MASK    0x10
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_SCAN_RSP_LSB     4

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_CONNECT_REQ_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_CONNECT_REQ_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_CONNECT_REQ_MASK    0x20
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_CONNECT_REQ_LSB     5

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_MASK    0x20
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_MASK    0x40
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_EXT_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_EXT_IND_MASK    0x80
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_ADV_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_ADV_IND_MASK    0x80
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_MASK    0x80
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_MASK    0x80
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_ADDRESS 0x017
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_MASK    0x80
#define GP_WB_INIT_EV_INFO_ACCEPT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_INIT_EV_INFO_FT_ADV_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_ADV_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_ADV_IND_WL_EN_MASK    0x01
#define GP_WB_INIT_EV_INFO_FT_ADV_IND_WL_EN_LSB     0

#define GP_WB_INIT_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_MASK    0x02
#define GP_WB_INIT_EV_INFO_FT_ADV_DIRECT_IND_WL_EN_LSB     1

#define GP_WB_INIT_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_MASK    0x04
#define GP_WB_INIT_EV_INFO_FT_ADV_NONCONN_IND_WL_EN_LSB     2

#define GP_WB_INIT_EV_INFO_FT_SCAN_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_SCAN_REQ_WL_EN_MASK    0x08
#define GP_WB_INIT_EV_INFO_FT_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_MASK    0x08
#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_REQ_WL_EN_LSB     3

#define GP_WB_INIT_EV_INFO_FT_SCAN_RSP_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_SCAN_RSP_WL_EN_MASK    0x10
#define GP_WB_INIT_EV_INFO_FT_SCAN_RSP_WL_EN_LSB     4

#define GP_WB_INIT_EV_INFO_FT_CONNECT_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_CONNECT_REQ_WL_EN_MASK    0x20
#define GP_WB_INIT_EV_INFO_FT_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_INIT_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_MASK    0x20
#define GP_WB_INIT_EV_INFO_FT_AUX_CONNECT_REQ_WL_EN_LSB     5

#define GP_WB_INIT_EV_INFO_FT_ADV_SCAN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_ADV_SCAN_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_ADV_SCAN_IND_WL_EN_MASK    0x40
#define GP_WB_INIT_EV_INFO_FT_ADV_SCAN_IND_WL_EN_LSB     6

#define GP_WB_INIT_EV_INFO_FT_ADV_EXT_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_ADV_EXT_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_ADV_EXT_IND_WL_EN_MASK    0x80
#define GP_WB_INIT_EV_INFO_FT_ADV_EXT_IND_WL_EN_LSB     7

#define GP_WB_INIT_EV_INFO_FT_AUX_ADV_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_AUX_ADV_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_AUX_ADV_IND_WL_EN_MASK    0x80
#define GP_WB_INIT_EV_INFO_FT_AUX_ADV_IND_WL_EN_LSB     7

#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_MASK    0x80
#define GP_WB_INIT_EV_INFO_FT_AUX_SCAN_RSP_WL_EN_LSB     7

#define GP_WB_INIT_EV_INFO_FT_AUX_SYNC_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_AUX_SYNC_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_AUX_SYNC_IND_WL_EN_MASK    0x80
#define GP_WB_INIT_EV_INFO_FT_AUX_SYNC_IND_WL_EN_LSB     7

#define GP_WB_INIT_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_ADDRESS 0x018
#define GP_WB_INIT_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_LEN     1
#define GP_WB_INIT_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_MASK    0x80
#define GP_WB_INIT_EV_INFO_FT_AUX_CHAIN_IND_WL_EN_LSB     7

#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_ADDRESS 0x01c
#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_LEN     6
#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_LSB     0

#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_ADDRESS 0x022
#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_LEN     1
#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_MASK    0x01
#define GP_WB_INIT_EV_INFO_OWN_DEVICE_ADDRESS_TYPE_LSB     0

#define GP_WB_INIT_EV_INFO_GENERATE_RES_PR_ADDRESS 0x022
#define GP_WB_INIT_EV_INFO_GENERATE_RES_PR_LEN     1
#define GP_WB_INIT_EV_INFO_GENERATE_RES_PR_MASK    0x02
#define GP_WB_INIT_EV_INFO_GENERATE_RES_PR_LSB     1

#define GP_WB_INIT_EV_INFO_CHAN_SEL_BIT_SET_BY_ADVERTISER_ADDRESS 0x022
#define GP_WB_INIT_EV_INFO_CHAN_SEL_BIT_SET_BY_ADVERTISER_LEN     1
#define GP_WB_INIT_EV_INFO_CHAN_SEL_BIT_SET_BY_ADVERTISER_MASK    0x04
#define GP_WB_INIT_EV_INFO_CHAN_SEL_BIT_SET_BY_ADVERTISER_LSB     2

#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_ADDRESS 0x022
#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_MASK    0x08
#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_RPA_SRC_LSB     3

#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_ADDRESS 0x022
#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_LEN     1
#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_MASK    0x10
#define GP_WB_INIT_EV_INFO_ACCEPT_UNRESOLVED_ID_SRC_LSB     4

#define GP_WB_INIT_EV_INFO_VIRT_EV_NR_ADDRESS 0x023
#define GP_WB_INIT_EV_INFO_VIRT_EV_NR_LEN     1
#define GP_WB_INIT_EV_INFO_VIRT_EV_NR_MASK    0xFF
#define GP_WB_INIT_EV_INFO_VIRT_EV_NR_LSB     0

#define GP_WB_INIT_EV_INFO_CONN_DST_ADDRESS_ADDRESS 0x024
#define GP_WB_INIT_EV_INFO_CONN_DST_ADDRESS_LEN     6
#define GP_WB_INIT_EV_INFO_CONN_DST_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_INIT_EV_INFO_CONN_DST_ADDRESS_LSB     0

#define GP_WB_INIT_EV_INFO_COEX_TX_PRIO_ADDRESS 0x02a
#define GP_WB_INIT_EV_INFO_COEX_TX_PRIO_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_TX_PRIO_MASK    0x03
#define GP_WB_INIT_EV_INFO_COEX_TX_PRIO_LSB     0

#define GP_WB_INIT_EV_INFO_COEX_TX_REQ_EN_ADDRESS 0x02a
#define GP_WB_INIT_EV_INFO_COEX_TX_REQ_EN_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_TX_REQ_EN_MASK    0x04
#define GP_WB_INIT_EV_INFO_COEX_TX_REQ_EN_LSB     2

#define GP_WB_INIT_EV_INFO_COEX_TX_GRANT_AWARE_ADDRESS 0x02a
#define GP_WB_INIT_EV_INFO_COEX_TX_GRANT_AWARE_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_TX_GRANT_AWARE_MASK    0x08
#define GP_WB_INIT_EV_INFO_COEX_TX_GRANT_AWARE_LSB     3

#define GP_WB_INIT_EV_INFO_COEX_RX_PRIO_ADDRESS 0x02b
#define GP_WB_INIT_EV_INFO_COEX_RX_PRIO_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_RX_PRIO_MASK    0x03
#define GP_WB_INIT_EV_INFO_COEX_RX_PRIO_LSB     0

#define GP_WB_INIT_EV_INFO_COEX_RX_REQ_EN_ADDRESS 0x02b
#define GP_WB_INIT_EV_INFO_COEX_RX_REQ_EN_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_RX_REQ_EN_MASK    0x04
#define GP_WB_INIT_EV_INFO_COEX_RX_REQ_EN_LSB     2

#define GP_WB_INIT_EV_INFO_COEX_RX_GRANT_AWARE_ADDRESS 0x02b
#define GP_WB_INIT_EV_INFO_COEX_RX_GRANT_AWARE_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_RX_GRANT_AWARE_MASK    0x08
#define GP_WB_INIT_EV_INFO_COEX_RX_GRANT_AWARE_LSB     3

#define GP_WB_INIT_EV_INFO_COEX_RX_WD_PRIO_ADDRESS 0x02c
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_PRIO_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_PRIO_MASK    0x03
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_PRIO_LSB     0

#define GP_WB_INIT_EV_INFO_COEX_RX_WD_REQ_EN_ADDRESS 0x02c
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_REQ_EN_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_REQ_EN_MASK    0x04
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_REQ_EN_LSB     2

#define GP_WB_INIT_EV_INFO_COEX_RX_WD_GRANT_AWARE_ADDRESS 0x02c
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_GRANT_AWARE_LEN     1
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_GRANT_AWARE_MASK    0x08
#define GP_WB_INIT_EV_INFO_COEX_RX_WD_GRANT_AWARE_LSB     3

#define GP_WB_INIT_EV_INFO_EN_ANT_SWITCHING_ADDRESS 0x02d
#define GP_WB_INIT_EV_INFO_EN_ANT_SWITCHING_LEN     1
#define GP_WB_INIT_EV_INFO_EN_ANT_SWITCHING_MASK    0xFF
#define GP_WB_INIT_EV_INFO_EN_ANT_SWITCHING_LSB     0

#define GP_WB_INIT_EV_INFO_CURR_ANTENNA_ADDRESS 0x02e
#define GP_WB_INIT_EV_INFO_CURR_ANTENNA_LEN     1
#define GP_WB_INIT_EV_INFO_CURR_ANTENNA_MASK    0xFF
#define GP_WB_INIT_EV_INFO_CURR_ANTENNA_LSB     0

#define GP_WB_INIT_EV_INFO_RX_LIST_PTR_ADDRESS 0x030
#define GP_WB_INIT_EV_INFO_RX_LIST_PTR_LEN     2
#define GP_WB_INIT_EV_INFO_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_INIT_EV_INFO_RX_LIST_PTR_LSB     0

#define GP_WB_INIT_EV_INFO_MS_ALLOWED_ADDRESS 0x032
#define GP_WB_INIT_EV_INFO_MS_ALLOWED_LEN     1
#define GP_WB_INIT_EV_INFO_MS_ALLOWED_MASK    0x01
#define GP_WB_INIT_EV_INFO_MS_ALLOWED_LSB     0

/***************************
 * layout: init_ext_info
 ***************************/
#define GP_WB_INIT_EXT_INFO_SIZE  0x000E
#define GP_WB_INIT_EXT_INFO_MAX_MEMBER_SIZE  4

#define GP_WB_INIT_EXT_INFO_BLE_HDR_VIRT_EV_NR_ADDRESS 0x000
#define GP_WB_INIT_EXT_INFO_BLE_HDR_VIRT_EV_NR_LEN     1
#define GP_WB_INIT_EXT_INFO_BLE_HDR_VIRT_EV_NR_MASK    0xFF
#define GP_WB_INIT_EXT_INFO_BLE_HDR_VIRT_EV_NR_LSB     0

#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_LATENCY_ADDRESS 0x002
#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_LATENCY_LEN     2
#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_LATENCY_MASK    0x0000FFFF
#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_LATENCY_LSB     0

#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_TIMEOUT_ADDRESS 0x002
#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_TIMEOUT_LEN     2
#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_TIMEOUT_MASK    0xFFFF0000
#define GP_WB_INIT_EXT_INFO_BLE_HDR_LLDATA_TIMEOUT_LSB     16

#define GP_WB_INIT_EXT_INFO_BLE_LR_VIRT_EV_NR_ADDRESS 0x006
#define GP_WB_INIT_EXT_INFO_BLE_LR_VIRT_EV_NR_LEN     1
#define GP_WB_INIT_EXT_INFO_BLE_LR_VIRT_EV_NR_MASK    0xFF
#define GP_WB_INIT_EXT_INFO_BLE_LR_VIRT_EV_NR_LSB     0

#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_LATENCY_ADDRESS 0x008
#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_LATENCY_LEN     2
#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_LATENCY_MASK    0x0000FFFF
#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_LATENCY_LSB     0

#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_TIMEOUT_ADDRESS 0x008
#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_TIMEOUT_LEN     2
#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_TIMEOUT_MASK    0xFFFF0000
#define GP_WB_INIT_EXT_INFO_BLE_LR_LLDATA_TIMEOUT_LSB     16

#define GP_WB_INIT_EXT_INFO_PRI_ONE_ADDRESS 0x00c
#define GP_WB_INIT_EXT_INFO_PRI_ONE_LEN     1
#define GP_WB_INIT_EXT_INFO_PRI_ONE_MASK    0x01
#define GP_WB_INIT_EXT_INFO_PRI_ONE_LSB     0

#define GP_WB_INIT_EXT_INFO_PRI_RFU_ADDRESS 0x00c
#define GP_WB_INIT_EXT_INFO_PRI_RFU_LEN     1
#define GP_WB_INIT_EXT_INFO_PRI_RFU_MASK    0x02
#define GP_WB_INIT_EXT_INFO_PRI_RFU_LSB     1

#define GP_WB_INIT_EXT_INFO_PRI_LR_ADDRESS 0x00c
#define GP_WB_INIT_EXT_INFO_PRI_LR_LEN     1
#define GP_WB_INIT_EXT_INFO_PRI_LR_MASK    0x04
#define GP_WB_INIT_EXT_INFO_PRI_LR_LSB     2

#define GP_WB_INIT_EXT_INFO_SEC_ONE_ADDRESS 0x00d
#define GP_WB_INIT_EXT_INFO_SEC_ONE_LEN     1
#define GP_WB_INIT_EXT_INFO_SEC_ONE_MASK    0x01
#define GP_WB_INIT_EXT_INFO_SEC_ONE_LSB     0

#define GP_WB_INIT_EXT_INFO_SEC_TWO_ADDRESS 0x00d
#define GP_WB_INIT_EXT_INFO_SEC_TWO_LEN     1
#define GP_WB_INIT_EXT_INFO_SEC_TWO_MASK    0x02
#define GP_WB_INIT_EXT_INFO_SEC_TWO_LSB     1

#define GP_WB_INIT_EXT_INFO_SEC_LR_ADDRESS 0x00d
#define GP_WB_INIT_EXT_INFO_SEC_LR_LEN     1
#define GP_WB_INIT_EXT_INFO_SEC_LR_MASK    0x04
#define GP_WB_INIT_EXT_INFO_SEC_LR_LSB     2

/***************************
 * layout: init_ext_virt_conn_info
 ***************************/
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_SIZE  0x0006
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_MAX_MEMBER_SIZE  4

#define GP_WB_INIT_EXT_VIRT_CONN_INFO_VIRT_EV_NR_ADDRESS 0x000
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_VIRT_EV_NR_LEN     1
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_VIRT_EV_NR_MASK    0xFF
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_VIRT_EV_NR_LSB     0

#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_LATENCY_ADDRESS 0x002
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_LATENCY_LEN     2
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_LATENCY_MASK    0x0000FFFF
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_LATENCY_LSB     0

#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_TIMEOUT_ADDRESS 0x002
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_TIMEOUT_LEN     2
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_TIMEOUT_MASK    0xFFFF0000
#define GP_WB_INIT_EXT_VIRT_CONN_INFO_LLDATA_TIMEOUT_LSB     16

/***************************
 * layout: init_common_ext_info_depr
 ***************************/
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SIZE  0x0002
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_MAX_MEMBER_SIZE  1

#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_ONE_ADDRESS 0x000
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_ONE_LEN     1
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_ONE_MASK    0x01
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_ONE_LSB     0

#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_RFU_ADDRESS 0x000
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_RFU_LEN     1
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_RFU_MASK    0x02
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_RFU_LSB     1

#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_LR_ADDRESS 0x000
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_LR_LEN     1
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_LR_MASK    0x04
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_PRI_LR_LSB     2

#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_ONE_ADDRESS 0x001
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_ONE_LEN     1
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_ONE_MASK    0x01
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_ONE_LSB     0

#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_TWO_ADDRESS 0x001
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_TWO_LEN     1
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_TWO_MASK    0x02
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_TWO_LSB     1

#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_LR_ADDRESS 0x001
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_LR_LEN     1
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_LR_MASK    0x04
#define GP_WB_INIT_COMMON_EXT_INFO_DEPR_SEC_LR_LSB     2

/***************************
 * layout: scan_ext_info
 ***************************/
#define GP_WB_SCAN_EXT_INFO_SIZE  0x0002
#define GP_WB_SCAN_EXT_INFO_MAX_MEMBER_SIZE  1

#define GP_WB_SCAN_EXT_INFO_PRI_ONE_ADDRESS 0x000
#define GP_WB_SCAN_EXT_INFO_PRI_ONE_LEN     1
#define GP_WB_SCAN_EXT_INFO_PRI_ONE_MASK    0x01
#define GP_WB_SCAN_EXT_INFO_PRI_ONE_LSB     0

#define GP_WB_SCAN_EXT_INFO_PRI_RFU_ADDRESS 0x000
#define GP_WB_SCAN_EXT_INFO_PRI_RFU_LEN     1
#define GP_WB_SCAN_EXT_INFO_PRI_RFU_MASK    0x02
#define GP_WB_SCAN_EXT_INFO_PRI_RFU_LSB     1

#define GP_WB_SCAN_EXT_INFO_PRI_LR_ADDRESS 0x000
#define GP_WB_SCAN_EXT_INFO_PRI_LR_LEN     1
#define GP_WB_SCAN_EXT_INFO_PRI_LR_MASK    0x04
#define GP_WB_SCAN_EXT_INFO_PRI_LR_LSB     2

#define GP_WB_SCAN_EXT_INFO_SEC_ONE_ADDRESS 0x001
#define GP_WB_SCAN_EXT_INFO_SEC_ONE_LEN     1
#define GP_WB_SCAN_EXT_INFO_SEC_ONE_MASK    0x01
#define GP_WB_SCAN_EXT_INFO_SEC_ONE_LSB     0

#define GP_WB_SCAN_EXT_INFO_SEC_TWO_ADDRESS 0x001
#define GP_WB_SCAN_EXT_INFO_SEC_TWO_LEN     1
#define GP_WB_SCAN_EXT_INFO_SEC_TWO_MASK    0x02
#define GP_WB_SCAN_EXT_INFO_SEC_TWO_LSB     1

#define GP_WB_SCAN_EXT_INFO_SEC_LR_ADDRESS 0x001
#define GP_WB_SCAN_EXT_INFO_SEC_LR_LEN     1
#define GP_WB_SCAN_EXT_INFO_SEC_LR_MASK    0x04
#define GP_WB_SCAN_EXT_INFO_SEC_LR_LSB     2

/***************************
 * layout: conn_ev_info
 ***************************/
#define GP_WB_CONN_EV_INFO_SIZE  0x0090
#define GP_WB_CONN_EV_INFO_MAX_MEMBER_SIZE  8

#define GP_WB_CONN_EV_INFO_PRIORITY_ADDRESS 0x000
#define GP_WB_CONN_EV_INFO_PRIORITY_LEN     1
#define GP_WB_CONN_EV_INFO_PRIORITY_MASK    0xFF
#define GP_WB_CONN_EV_INFO_PRIORITY_LSB     0

#define GP_WB_CONN_EV_INFO_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_CONN_EV_INFO_SUSPEND_EVENT_LEN     1
#define GP_WB_CONN_EV_INFO_SUSPEND_EVENT_MASK    0x01
#define GP_WB_CONN_EV_INFO_SUSPEND_EVENT_LSB     0

#define GP_WB_CONN_EV_INFO_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_CONN_EV_INFO_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_CONN_EV_INFO_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_CONN_EV_INFO_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_CONN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_CONN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_CONN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_CONN_EV_INFO_GUARD_TIME_ADDRESS 0x004
#define GP_WB_CONN_EV_INFO_GUARD_TIME_LEN     3
#define GP_WB_CONN_EV_INFO_GUARD_TIME_MASK    0xFFFFFF
#define GP_WB_CONN_EV_INFO_GUARD_TIME_LSB     0

#define GP_WB_CONN_EV_INFO_INTERVAL_ADDRESS 0x008
#define GP_WB_CONN_EV_INFO_INTERVAL_LEN     3
#define GP_WB_CONN_EV_INFO_INTERVAL_MASK    0xFFFFFF
#define GP_WB_CONN_EV_INFO_INTERVAL_LSB     0

#define GP_WB_CONN_EV_INFO_HOP_INCREMENT_ADDRESS 0x00b
#define GP_WB_CONN_EV_INFO_HOP_INCREMENT_LEN     1
#define GP_WB_CONN_EV_INFO_HOP_INCREMENT_MASK    0xFF
#define GP_WB_CONN_EV_INFO_HOP_INCREMENT_LSB     0

#define GP_WB_CONN_EV_INFO_CH_MAP_PTR_ADDRESS 0x00c
#define GP_WB_CONN_EV_INFO_CH_MAP_PTR_LEN     2
#define GP_WB_CONN_EV_INFO_CH_MAP_PTR_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_CH_MAP_PTR_LSB     0

#define GP_WB_CONN_EV_INFO_PREAMBLE_ADDRESS 0x00e
#define GP_WB_CONN_EV_INFO_PREAMBLE_LEN     1
#define GP_WB_CONN_EV_INFO_PREAMBLE_MASK    0xFF
#define GP_WB_CONN_EV_INFO_PREAMBLE_LSB     0

#define GP_WB_CONN_EV_INFO_TX_PHY_MODE_ADDRESS 0x00f
#define GP_WB_CONN_EV_INFO_TX_PHY_MODE_LEN     1
#define GP_WB_CONN_EV_INFO_TX_PHY_MODE_MASK    0x03
#define GP_WB_CONN_EV_INFO_TX_PHY_MODE_LSB     0

#define GP_WB_CONN_EV_INFO_RX_PHY_MODE_ADDRESS 0x00f
#define GP_WB_CONN_EV_INFO_RX_PHY_MODE_LEN     1
#define GP_WB_CONN_EV_INFO_RX_PHY_MODE_MASK    0x0C
#define GP_WB_CONN_EV_INFO_RX_PHY_MODE_LSB     2

#define GP_WB_CONN_EV_INFO_ACCESS_ADDRESS_ADDRESS 0x010
#define GP_WB_CONN_EV_INFO_ACCESS_ADDRESS_LEN     4
#define GP_WB_CONN_EV_INFO_ACCESS_ADDRESS_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_ACCESS_ADDRESS_LSB     0

#define GP_WB_CONN_EV_INFO_PREAMBLE_THRESH_ADDRESS 0x014
#define GP_WB_CONN_EV_INFO_PREAMBLE_THRESH_LEN     2
#define GP_WB_CONN_EV_INFO_PREAMBLE_THRESH_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_PREAMBLE_THRESH_LSB     0

#define GP_WB_CONN_EV_INFO_COMBINED_SCA_WORST_ADDRESS 0x016
#define GP_WB_CONN_EV_INFO_COMBINED_SCA_WORST_LEN     2
#define GP_WB_CONN_EV_INFO_COMBINED_SCA_WORST_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_COMBINED_SCA_WORST_LSB     0

#define GP_WB_CONN_EV_INFO_VALIDATION_THRESH_ADDRESS 0x018
#define GP_WB_CONN_EV_INFO_VALIDATION_THRESH_LEN     2
#define GP_WB_CONN_EV_INFO_VALIDATION_THRESH_MASK    0x0000FFFF
#define GP_WB_CONN_EV_INFO_VALIDATION_THRESH_LSB     0

#define GP_WB_CONN_EV_INFO_VALIDATION_START_IDX_ADDRESS 0x018
#define GP_WB_CONN_EV_INFO_VALIDATION_START_IDX_LEN     1
#define GP_WB_CONN_EV_INFO_VALIDATION_START_IDX_MASK    0x001F0000
#define GP_WB_CONN_EV_INFO_VALIDATION_START_IDX_LSB     16

#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_START_IDX_ADDRESS 0x018
#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_START_IDX_LEN     1
#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_START_IDX_MASK    0x1F000000
#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_START_IDX_LSB     24

#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_PRESENT_ADDRESS 0x018
#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_PRESENT_LEN     1
#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_PRESENT_MASK    0x80000000
#define GP_WB_CONN_EV_INFO_FAKE_PREAMBLE_PRESENT_LSB     31

#define GP_WB_CONN_EV_INFO_CRC_INIT_ADDRESS 0x01c
#define GP_WB_CONN_EV_INFO_CRC_INIT_LEN     3
#define GP_WB_CONN_EV_INFO_CRC_INIT_MASK    0xFFFFFF
#define GP_WB_CONN_EV_INFO_CRC_INIT_LSB     0

#define GP_WB_CONN_EV_INFO_WINDOW_DURATION_ADDRESS 0x020
#define GP_WB_CONN_EV_INFO_WINDOW_DURATION_LEN     4
#define GP_WB_CONN_EV_INFO_WINDOW_DURATION_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_WINDOW_DURATION_LSB     0

#define GP_WB_CONN_EV_INFO_COMBINED_SCA_ADDRESS 0x024
#define GP_WB_CONN_EV_INFO_COMBINED_SCA_LEN     2
#define GP_WB_CONN_EV_INFO_COMBINED_SCA_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_COMBINED_SCA_LSB     0

#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ADDRESS 0x026
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_LEN     2
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_LSB     0

#define GP_WB_CONN_EV_INFO_FIXED_WD_DUR_ADDRESS 0x028
#define GP_WB_CONN_EV_INFO_FIXED_WD_DUR_LEN     4
#define GP_WB_CONN_EV_INFO_FIXED_WD_DUR_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_FIXED_WD_DUR_LSB     0

#define GP_WB_CONN_EV_INFO_EVENT_CNT_ADDRESS 0x02c
#define GP_WB_CONN_EV_INFO_EVENT_CNT_LEN     2
#define GP_WB_CONN_EV_INFO_EVENT_CNT_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_EVENT_CNT_LSB     0

#define GP_WB_CONN_EV_INFO_UNMAPPED_CH_PTR_ADDRESS 0x02e
#define GP_WB_CONN_EV_INFO_UNMAPPED_CH_PTR_LEN     1
#define GP_WB_CONN_EV_INFO_UNMAPPED_CH_PTR_MASK    0xFF
#define GP_WB_CONN_EV_INFO_UNMAPPED_CH_PTR_LSB     0

#define GP_WB_CONN_EV_INFO_TX_SN_ADDRESS 0x02f
#define GP_WB_CONN_EV_INFO_TX_SN_LEN     1
#define GP_WB_CONN_EV_INFO_TX_SN_MASK    0xFF
#define GP_WB_CONN_EV_INFO_TX_SN_LSB     0

#define GP_WB_CONN_EV_INFO_TX_NESN_ADDRESS 0x030
#define GP_WB_CONN_EV_INFO_TX_NESN_LEN     1
#define GP_WB_CONN_EV_INFO_TX_NESN_MASK    0xFF
#define GP_WB_CONN_EV_INFO_TX_NESN_LSB     0

#define GP_WB_CONN_EV_INFO_RX_SN_ADDRESS 0x031
#define GP_WB_CONN_EV_INFO_RX_SN_LEN     1
#define GP_WB_CONN_EV_INFO_RX_SN_MASK    0xFF
#define GP_WB_CONN_EV_INFO_RX_SN_LSB     0

#define GP_WB_CONN_EV_INFO_RX_NESN_ADDRESS 0x032
#define GP_WB_CONN_EV_INFO_RX_NESN_LEN     1
#define GP_WB_CONN_EV_INFO_RX_NESN_MASK    0xFF
#define GP_WB_CONN_EV_INFO_RX_NESN_LSB     0

#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_EN_ADDRESS 0x033
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_EN_LEN     1
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_EN_MASK    0x01
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_EN_LSB     0

#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_WD_TOO_LARGE_ADDRESS 0x033
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_WD_TOO_LARGE_LEN     1
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_WD_TOO_LARGE_MASK    0x02
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_WD_TOO_LARGE_LSB     1

#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_SLEEP_ENABLE_ADDRESS 0x033
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_SLEEP_ENABLE_LEN     1
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_SLEEP_ENABLE_MASK    0x04
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_SLEEP_ENABLE_LSB     2

#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ACTIVE_ADDRESS 0x033
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ACTIVE_LEN     1
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ACTIVE_MASK    0x08
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ACTIVE_LSB     3

#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ASLEEP_ADDRESS 0x033
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ASLEEP_LEN     1
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ASLEEP_MASK    0x10
#define GP_WB_CONN_EV_INFO_SLAVE_LATENCY_ASLEEP_LSB     4

#define GP_WB_CONN_EV_INFO_CURRENT_TX_PBM_ADDRESS 0x034
#define GP_WB_CONN_EV_INFO_CURRENT_TX_PBM_LEN     1
#define GP_WB_CONN_EV_INFO_CURRENT_TX_PBM_MASK    0xFF
#define GP_WB_CONN_EV_INFO_CURRENT_TX_PBM_LSB     0

#define GP_WB_CONN_EV_INFO_NR_NO_RX_EVENTS_ADDRESS 0x036
#define GP_WB_CONN_EV_INFO_NR_NO_RX_EVENTS_LEN     2
#define GP_WB_CONN_EV_INFO_NR_NO_RX_EVENTS_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_NR_NO_RX_EVENTS_LSB     0

#define GP_WB_CONN_EV_INFO_NR_MISSED_RX_EVENTS_ADDRESS 0x038
#define GP_WB_CONN_EV_INFO_NR_MISSED_RX_EVENTS_LEN     2
#define GP_WB_CONN_EV_INFO_NR_MISSED_RX_EVENTS_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_NR_MISSED_RX_EVENTS_LSB     0

#define GP_WB_CONN_EV_INFO_USE_FIXED_WD_ADDRESS 0x03a
#define GP_WB_CONN_EV_INFO_USE_FIXED_WD_LEN     1
#define GP_WB_CONN_EV_INFO_USE_FIXED_WD_MASK    0x01
#define GP_WB_CONN_EV_INFO_USE_FIXED_WD_LSB     0

#define GP_WB_CONN_EV_INFO_FIXED_WD_THRESHOLD_ADDRESS 0x03c
#define GP_WB_CONN_EV_INFO_FIXED_WD_THRESHOLD_LEN     2
#define GP_WB_CONN_EV_INFO_FIXED_WD_THRESHOLD_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_FIXED_WD_THRESHOLD_LSB     0

#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_ADDRESS 0x03e
#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_LEN     2
#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_LSB     0

#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_VALID_ADDRESS 0x040
#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_VALID_LEN     1
#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_VALID_MASK    0x01
#define GP_WB_CONN_EV_INFO_LAST_SCH_EVENT_CNT_VALID_LSB     0

#define GP_WB_CONN_EV_INFO_RX_FLOW_CTRL_FLAG_ADDRESS 0x041
#define GP_WB_CONN_EV_INFO_RX_FLOW_CTRL_FLAG_LEN     1
#define GP_WB_CONN_EV_INFO_RX_FLOW_CTRL_FLAG_MASK    0x01
#define GP_WB_CONN_EV_INFO_RX_FLOW_CTRL_FLAG_LSB     0

#define GP_WB_CONN_EV_INFO_TX_QUEUE_WR_PTR_ADDRESS 0x042
#define GP_WB_CONN_EV_INFO_TX_QUEUE_WR_PTR_LEN     1
#define GP_WB_CONN_EV_INFO_TX_QUEUE_WR_PTR_MASK    0xFF
#define GP_WB_CONN_EV_INFO_TX_QUEUE_WR_PTR_LSB     0

#define GP_WB_CONN_EV_INFO_TX_QUEUE_RD_PTR_ADDRESS 0x043
#define GP_WB_CONN_EV_INFO_TX_QUEUE_RD_PTR_LEN     1
#define GP_WB_CONN_EV_INFO_TX_QUEUE_RD_PTR_MASK    0xFF
#define GP_WB_CONN_EV_INFO_TX_QUEUE_RD_PTR_LSB     0

#define GP_WB_CONN_EV_INFO_TX_QUEUE_ADDRESS 0x044
#define GP_WB_CONN_EV_INFO_TX_QUEUE_LEN     8
#define GP_WB_CONN_EV_INFO_TX_QUEUE_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_CONN_EV_INFO_TX_QUEUE_LSB     0

#define GP_WB_CONN_EV_INFO_COEX_PRIO_ADDRESS 0x04c
#define GP_WB_CONN_EV_INFO_COEX_PRIO_LEN     1
#define GP_WB_CONN_EV_INFO_COEX_PRIO_MASK    0x03
#define GP_WB_CONN_EV_INFO_COEX_PRIO_LSB     0

#define GP_WB_CONN_EV_INFO_COEX_REQ_EN_ADDRESS 0x04c
#define GP_WB_CONN_EV_INFO_COEX_REQ_EN_LEN     1
#define GP_WB_CONN_EV_INFO_COEX_REQ_EN_MASK    0x04
#define GP_WB_CONN_EV_INFO_COEX_REQ_EN_LSB     2

#define GP_WB_CONN_EV_INFO_COEX_GRANT_AWARE_ADDRESS 0x04c
#define GP_WB_CONN_EV_INFO_COEX_GRANT_AWARE_LEN     1
#define GP_WB_CONN_EV_INFO_COEX_GRANT_AWARE_MASK    0x08
#define GP_WB_CONN_EV_INFO_COEX_GRANT_AWARE_LSB     3

#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_BUSY_ADDRESS 0x04d
#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_BUSY_LEN     1
#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_BUSY_MASK    0x01
#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_BUSY_LSB     0

#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_CHANGE_ADDRESS 0x04d
#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_CHANGE_LEN     1
#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_CHANGE_MASK    0x02
#define GP_WB_CONN_EV_INFO_METRICS_UPDATE_CHANGE_LSB     1

#define GP_WB_CONN_EV_INFO_T_NEXT_EXP_ANCHOR_POINT_ADDRESS 0x050
#define GP_WB_CONN_EV_INFO_T_NEXT_EXP_ANCHOR_POINT_LEN     4
#define GP_WB_CONN_EV_INFO_T_NEXT_EXP_ANCHOR_POINT_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_T_NEXT_EXP_ANCHOR_POINT_LSB     0

#define GP_WB_CONN_EV_INFO_T_LAST_CORRELATION_ADDRESS 0x054
#define GP_WB_CONN_EV_INFO_T_LAST_CORRELATION_LEN     4
#define GP_WB_CONN_EV_INFO_T_LAST_CORRELATION_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_T_LAST_CORRELATION_LSB     0

#define GP_WB_CONN_EV_INFO_T_LAST_PEER_PACKET_ADDRESS 0x058
#define GP_WB_CONN_EV_INFO_T_LAST_PEER_PACKET_LEN     4
#define GP_WB_CONN_EV_INFO_T_LAST_PEER_PACKET_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_T_LAST_PEER_PACKET_LSB     0

#define GP_WB_CONN_EV_INFO_EN_ANT_SWITCHING_ADDRESS 0x05c
#define GP_WB_CONN_EV_INFO_EN_ANT_SWITCHING_LEN     1
#define GP_WB_CONN_EV_INFO_EN_ANT_SWITCHING_MASK    0xFF
#define GP_WB_CONN_EV_INFO_EN_ANT_SWITCHING_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SW_USE_CRC_ADDRESS 0x05d
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_CRC_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_CRC_MASK    0xFF
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_CRC_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SW_USE_NACK_ADDRESS 0x05e
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_NACK_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_NACK_MASK    0xFF
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_NACK_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SW_USE_MISSED_ADDRESS 0x05f
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_MISSED_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_MISSED_MASK    0xFF
#define GP_WB_CONN_EV_INFO_ANT_SW_USE_MISSED_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SW_THRESHOLD_ADDRESS 0x060
#define GP_WB_CONN_EV_INFO_ANT_SW_THRESHOLD_LEN     2
#define GP_WB_CONN_EV_INFO_ANT_SW_THRESHOLD_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_ANT_SW_THRESHOLD_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SW_IIR_FACTOR_ADDRESS 0x062
#define GP_WB_CONN_EV_INFO_ANT_SW_IIR_FACTOR_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SW_IIR_FACTOR_MASK    0xFF
#define GP_WB_CONN_EV_INFO_ANT_SW_IIR_FACTOR_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SW_NR_BACKOFF_ADDRESS 0x063
#define GP_WB_CONN_EV_INFO_ANT_SW_NR_BACKOFF_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SW_NR_BACKOFF_MASK    0xFF
#define GP_WB_CONN_EV_INFO_ANT_SW_NR_BACKOFF_LSB     0

#define GP_WB_CONN_EV_INFO_CURR_ANTENNA_ADDRESS 0x064
#define GP_WB_CONN_EV_INFO_CURR_ANTENNA_LEN     1
#define GP_WB_CONN_EV_INFO_CURR_ANTENNA_MASK    0x01
#define GP_WB_CONN_EV_INFO_CURR_ANTENNA_LSB     0

#define GP_WB_CONN_EV_INFO_PER_CURR_ANT_ADDRESS 0x066
#define GP_WB_CONN_EV_INFO_PER_CURR_ANT_LEN     2
#define GP_WB_CONN_EV_INFO_PER_CURR_ANT_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_PER_CURR_ANT_LSB     0

#define GP_WB_CONN_EV_INFO_PER_OTHER_ANT_ADDRESS 0x068
#define GP_WB_CONN_EV_INFO_PER_OTHER_ANT_LEN     2
#define GP_WB_CONN_EV_INFO_PER_OTHER_ANT_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_PER_OTHER_ANT_LSB     0

#define GP_WB_CONN_EV_INFO_CURR_BACKOFF_CNT_ADDRESS 0x06a
#define GP_WB_CONN_EV_INFO_CURR_BACKOFF_CNT_LEN     1
#define GP_WB_CONN_EV_INFO_CURR_BACKOFF_CNT_MASK    0xFF
#define GP_WB_CONN_EV_INFO_CURR_BACKOFF_CNT_LSB     0

#define GP_WB_CONN_EV_INFO_LIMIT_TO_1_CYCLE_ADDRESS 0x06b
#define GP_WB_CONN_EV_INFO_LIMIT_TO_1_CYCLE_LEN     1
#define GP_WB_CONN_EV_INFO_LIMIT_TO_1_CYCLE_MASK    0x01
#define GP_WB_CONN_EV_INFO_LIMIT_TO_1_CYCLE_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_RX_ADDRESS 0x06c
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_RX_LEN     3
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_RX_MASK    0x0007FFFF
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_RX_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_RX_ADDRESS 0x06c
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_RX_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_RX_MASK    0xFF000000
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_RX_LSB     24

#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_TX_ADDRESS 0x070
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_TX_LEN     3
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_TX_MASK    0x0007FFFF
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_SEQ_PTR_TX_LSB     0

#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_TX_ADDRESS 0x070
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_TX_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_TX_MASK    0xFF000000
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_LENGTH_TX_LSB     24

#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_RX_ADDRESS 0x074
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_RX_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_RX_MASK    0x01
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_RX_LSB     0

#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_RX_ADDRESS 0x074
#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_RX_LEN     1
#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_RX_MASK    0x02
#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_RX_LSB     1

#define GP_WB_CONN_EV_INFO_SLOT_TIME_RX_ADDRESS 0x074
#define GP_WB_CONN_EV_INFO_SLOT_TIME_RX_LEN     1
#define GP_WB_CONN_EV_INFO_SLOT_TIME_RX_MASK    0x0C
#define GP_WB_CONN_EV_INFO_SLOT_TIME_RX_LSB     2

#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_TX_ADDRESS 0x075
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_TX_LEN     1
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_TX_MASK    0x01
#define GP_WB_CONN_EV_INFO_ANT_SWITCH_ENA_TX_LSB     0

#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_TX_ADDRESS 0x075
#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_TX_LEN     1
#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_TX_MASK    0x02
#define GP_WB_CONN_EV_INFO_AFIFO_ENABLED_TX_LSB     1

#define GP_WB_CONN_EV_INFO_SLOT_TIME_TX_ADDRESS 0x075
#define GP_WB_CONN_EV_INFO_SLOT_TIME_TX_LEN     1
#define GP_WB_CONN_EV_INFO_SLOT_TIME_TX_MASK    0x0C
#define GP_WB_CONN_EV_INFO_SLOT_TIME_TX_LSB     2

#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_ADDRESS 0x076
#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_LEN     2
#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_LSB     0

#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_PTR_ADDRESS 0x078
#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_PTR_LEN     3
#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_PTR_MASK    0x07FFFF
#define GP_WB_CONN_EV_INFO_RAW_PHASE_SAMPLE_PTR_LSB     0

#define GP_WB_CONN_EV_INFO_RAW_PHASE_MEASUREMENT_ARMED_ADDRESS 0x07b
#define GP_WB_CONN_EV_INFO_RAW_PHASE_MEASUREMENT_ARMED_LEN     1
#define GP_WB_CONN_EV_INFO_RAW_PHASE_MEASUREMENT_ARMED_MASK    0x01
#define GP_WB_CONN_EV_INFO_RAW_PHASE_MEASUREMENT_ARMED_LSB     0

#define GP_WB_CONN_EV_INFO_USE_CHAN_SEL_ALGO2_ADDRESS 0x07f
#define GP_WB_CONN_EV_INFO_USE_CHAN_SEL_ALGO2_LEN     1
#define GP_WB_CONN_EV_INFO_USE_CHAN_SEL_ALGO2_MASK    0x01
#define GP_WB_CONN_EV_INFO_USE_CHAN_SEL_ALGO2_LSB     0

#define GP_WB_CONN_EV_INFO_EVENT_CNT_LAST_RX_ADDRESS 0x080
#define GP_WB_CONN_EV_INFO_EVENT_CNT_LAST_RX_LEN     2
#define GP_WB_CONN_EV_INFO_EVENT_CNT_LAST_RX_MASK    0x0000FFFF
#define GP_WB_CONN_EV_INFO_EVENT_CNT_LAST_RX_LSB     0

#define GP_WB_CONN_EV_INFO_EVENT_CNT_PREV_RX_DIFF_ADDRESS 0x080
#define GP_WB_CONN_EV_INFO_EVENT_CNT_PREV_RX_DIFF_LEN     2
#define GP_WB_CONN_EV_INFO_EVENT_CNT_PREV_RX_DIFF_MASK    0xFFFF0000
#define GP_WB_CONN_EV_INFO_EVENT_CNT_PREV_RX_DIFF_LSB     16

#define GP_WB_CONN_EV_INFO_T_ANCHOR_OFFSET_ADDRESS 0x084
#define GP_WB_CONN_EV_INFO_T_ANCHOR_OFFSET_LEN     2
#define GP_WB_CONN_EV_INFO_T_ANCHOR_OFFSET_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_T_ANCHOR_OFFSET_LSB     0

#define GP_WB_CONN_EV_INFO_RX_LIST_PTR_ADDRESS 0x086
#define GP_WB_CONN_EV_INFO_RX_LIST_PTR_LEN     2
#define GP_WB_CONN_EV_INFO_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_RX_LIST_PTR_LSB     0

#define GP_WB_CONN_EV_INFO_RX_WINDOW_SHIFT_PPM_ADDRESS 0x088
#define GP_WB_CONN_EV_INFO_RX_WINDOW_SHIFT_PPM_LEN     2
#define GP_WB_CONN_EV_INFO_RX_WINDOW_SHIFT_PPM_MASK    0xFFFF
#define GP_WB_CONN_EV_INFO_RX_WINDOW_SHIFT_PPM_LSB     0

#define GP_WB_CONN_EV_INFO_T_ANCHOR_POINT_LAST_RX_EVENT_ADDRESS 0x08c
#define GP_WB_CONN_EV_INFO_T_ANCHOR_POINT_LAST_RX_EVENT_LEN     4
#define GP_WB_CONN_EV_INFO_T_ANCHOR_POINT_LAST_RX_EVENT_MASK    0xFFFFFFFF
#define GP_WB_CONN_EV_INFO_T_ANCHOR_POINT_LAST_RX_EVENT_LSB     0

/***************************
 * layout: conn_ch_map
 ***************************/
#define GP_WB_CONN_CH_MAP_SIZE  0x002E
#define GP_WB_CONN_CH_MAP_MAX_MEMBER_SIZE  8

#define GP_WB_CONN_CH_MAP_USED_CH_IDXS_ADDRESS 0x000
#define GP_WB_CONN_CH_MAP_USED_CH_IDXS_LEN     5
#define GP_WB_CONN_CH_MAP_USED_CH_IDXS_MASK    0x1FFFFFFFFF
#define GP_WB_CONN_CH_MAP_USED_CH_IDXS_LSB     0

#define GP_WB_CONN_CH_MAP_HOP_REMAP_0_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_0_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_0_MASK    0x00000000000000FF
#define GP_WB_CONN_CH_MAP_HOP_REMAP_0_LSB     0

#define GP_WB_CONN_CH_MAP_HOP_REMAP_1_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_1_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_1_MASK    0x000000000000FF00
#define GP_WB_CONN_CH_MAP_HOP_REMAP_1_LSB     8

#define GP_WB_CONN_CH_MAP_HOP_REMAP_2_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_2_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_2_MASK    0x0000000000FF0000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_2_LSB     16

#define GP_WB_CONN_CH_MAP_HOP_REMAP_3_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_3_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_3_MASK    0x00000000FF000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_3_LSB     24

#define GP_WB_CONN_CH_MAP_HOP_REMAP_4_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_4_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_4_MASK    0x000000FF00000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_4_LSB     32

#define GP_WB_CONN_CH_MAP_HOP_REMAP_5_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_5_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_5_MASK    0x0000FF0000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_5_LSB     40

#define GP_WB_CONN_CH_MAP_HOP_REMAP_6_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_6_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_6_MASK    0x00FF000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_6_LSB     48

#define GP_WB_CONN_CH_MAP_HOP_REMAP_7_ADDRESS 0x008
#define GP_WB_CONN_CH_MAP_HOP_REMAP_7_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_7_MASK    0xFF00000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_7_LSB     56

#define GP_WB_CONN_CH_MAP_HOP_REMAP_8_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_8_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_8_MASK    0x00000000000000FF
#define GP_WB_CONN_CH_MAP_HOP_REMAP_8_LSB     0

#define GP_WB_CONN_CH_MAP_HOP_REMAP_9_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_9_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_9_MASK    0x000000000000FF00
#define GP_WB_CONN_CH_MAP_HOP_REMAP_9_LSB     8

#define GP_WB_CONN_CH_MAP_HOP_REMAP_10_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_10_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_10_MASK    0x0000000000FF0000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_10_LSB     16

#define GP_WB_CONN_CH_MAP_HOP_REMAP_11_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_11_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_11_MASK    0x00000000FF000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_11_LSB     24

#define GP_WB_CONN_CH_MAP_HOP_REMAP_12_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_12_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_12_MASK    0x000000FF00000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_12_LSB     32

#define GP_WB_CONN_CH_MAP_HOP_REMAP_13_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_13_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_13_MASK    0x0000FF0000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_13_LSB     40

#define GP_WB_CONN_CH_MAP_HOP_REMAP_14_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_14_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_14_MASK    0x00FF000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_14_LSB     48

#define GP_WB_CONN_CH_MAP_HOP_REMAP_15_ADDRESS 0x010
#define GP_WB_CONN_CH_MAP_HOP_REMAP_15_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_15_MASK    0xFF00000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_15_LSB     56

#define GP_WB_CONN_CH_MAP_HOP_REMAP_16_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_16_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_16_MASK    0x00000000000000FF
#define GP_WB_CONN_CH_MAP_HOP_REMAP_16_LSB     0

#define GP_WB_CONN_CH_MAP_HOP_REMAP_17_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_17_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_17_MASK    0x000000000000FF00
#define GP_WB_CONN_CH_MAP_HOP_REMAP_17_LSB     8

#define GP_WB_CONN_CH_MAP_HOP_REMAP_18_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_18_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_18_MASK    0x0000000000FF0000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_18_LSB     16

#define GP_WB_CONN_CH_MAP_HOP_REMAP_19_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_19_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_19_MASK    0x00000000FF000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_19_LSB     24

#define GP_WB_CONN_CH_MAP_HOP_REMAP_20_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_20_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_20_MASK    0x000000FF00000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_20_LSB     32

#define GP_WB_CONN_CH_MAP_HOP_REMAP_21_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_21_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_21_MASK    0x0000FF0000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_21_LSB     40

#define GP_WB_CONN_CH_MAP_HOP_REMAP_22_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_22_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_22_MASK    0x00FF000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_22_LSB     48

#define GP_WB_CONN_CH_MAP_HOP_REMAP_23_ADDRESS 0x018
#define GP_WB_CONN_CH_MAP_HOP_REMAP_23_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_23_MASK    0xFF00000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_23_LSB     56

#define GP_WB_CONN_CH_MAP_HOP_REMAP_24_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_24_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_24_MASK    0x00000000000000FF
#define GP_WB_CONN_CH_MAP_HOP_REMAP_24_LSB     0

#define GP_WB_CONN_CH_MAP_HOP_REMAP_25_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_25_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_25_MASK    0x000000000000FF00
#define GP_WB_CONN_CH_MAP_HOP_REMAP_25_LSB     8

#define GP_WB_CONN_CH_MAP_HOP_REMAP_26_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_26_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_26_MASK    0x0000000000FF0000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_26_LSB     16

#define GP_WB_CONN_CH_MAP_HOP_REMAP_27_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_27_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_27_MASK    0x00000000FF000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_27_LSB     24

#define GP_WB_CONN_CH_MAP_HOP_REMAP_28_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_28_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_28_MASK    0x000000FF00000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_28_LSB     32

#define GP_WB_CONN_CH_MAP_HOP_REMAP_29_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_29_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_29_MASK    0x0000FF0000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_29_LSB     40

#define GP_WB_CONN_CH_MAP_HOP_REMAP_30_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_30_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_30_MASK    0x00FF000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_30_LSB     48

#define GP_WB_CONN_CH_MAP_HOP_REMAP_31_ADDRESS 0x020
#define GP_WB_CONN_CH_MAP_HOP_REMAP_31_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_31_MASK    0xFF00000000000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_31_LSB     56

#define GP_WB_CONN_CH_MAP_HOP_REMAP_32_ADDRESS 0x028
#define GP_WB_CONN_CH_MAP_HOP_REMAP_32_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_32_MASK    0x00000000FF
#define GP_WB_CONN_CH_MAP_HOP_REMAP_32_LSB     0

#define GP_WB_CONN_CH_MAP_HOP_REMAP_33_ADDRESS 0x028
#define GP_WB_CONN_CH_MAP_HOP_REMAP_33_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_33_MASK    0x000000FF00
#define GP_WB_CONN_CH_MAP_HOP_REMAP_33_LSB     8

#define GP_WB_CONN_CH_MAP_HOP_REMAP_34_ADDRESS 0x028
#define GP_WB_CONN_CH_MAP_HOP_REMAP_34_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_34_MASK    0x0000FF0000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_34_LSB     16

#define GP_WB_CONN_CH_MAP_HOP_REMAP_35_ADDRESS 0x028
#define GP_WB_CONN_CH_MAP_HOP_REMAP_35_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_35_MASK    0x00FF000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_35_LSB     24

#define GP_WB_CONN_CH_MAP_HOP_REMAP_36_ADDRESS 0x028
#define GP_WB_CONN_CH_MAP_HOP_REMAP_36_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_36_MASK    0xFF00000000
#define GP_WB_CONN_CH_MAP_HOP_REMAP_36_LSB     32

#define GP_WB_CONN_CH_MAP_HOP_REMAP_TABLE_LEN_ADDRESS 0x02d
#define GP_WB_CONN_CH_MAP_HOP_REMAP_TABLE_LEN_LEN     1
#define GP_WB_CONN_CH_MAP_HOP_REMAP_TABLE_LEN_MASK    0xFF
#define GP_WB_CONN_CH_MAP_HOP_REMAP_TABLE_LEN_LSB     0

/***************************
 * layout: ble_test_info
 ***************************/
#define GP_WB_BLE_TEST_INFO_SIZE  0x0031
#define GP_WB_BLE_TEST_INFO_MAX_MEMBER_SIZE  4

#define GP_WB_BLE_TEST_INFO_TX_PHY_MODE_ADDRESS 0x000
#define GP_WB_BLE_TEST_INFO_TX_PHY_MODE_LEN     1
#define GP_WB_BLE_TEST_INFO_TX_PHY_MODE_MASK    0x03
#define GP_WB_BLE_TEST_INFO_TX_PHY_MODE_LSB     0

#define GP_WB_BLE_TEST_INFO_RX_PHY_MODE_ADDRESS 0x000
#define GP_WB_BLE_TEST_INFO_RX_PHY_MODE_LEN     1
#define GP_WB_BLE_TEST_INFO_RX_PHY_MODE_MASK    0x03
#define GP_WB_BLE_TEST_INFO_RX_PHY_MODE_LSB     0

#define GP_WB_BLE_TEST_INFO_RX_NOT_TX_ADDRESS 0x000
#define GP_WB_BLE_TEST_INFO_RX_NOT_TX_LEN     1
#define GP_WB_BLE_TEST_INFO_RX_NOT_TX_MASK    0x04
#define GP_WB_BLE_TEST_INFO_RX_NOT_TX_LSB     2

#define GP_WB_BLE_TEST_INFO_ANTENNA_ADDRESS 0x000
#define GP_WB_BLE_TEST_INFO_ANTENNA_LEN     1
#define GP_WB_BLE_TEST_INFO_ANTENNA_MASK    0x08
#define GP_WB_BLE_TEST_INFO_ANTENNA_LSB     3

#define GP_WB_BLE_TEST_INFO_WHITENING_ENABLE_ADDRESS 0x000
#define GP_WB_BLE_TEST_INFO_WHITENING_ENABLE_LEN     1
#define GP_WB_BLE_TEST_INFO_WHITENING_ENABLE_MASK    0x10
#define GP_WB_BLE_TEST_INFO_WHITENING_ENABLE_LSB     4

#define GP_WB_BLE_TEST_INFO_FORWARD_RX_PDUS_ADDRESS 0x000
#define GP_WB_BLE_TEST_INFO_FORWARD_RX_PDUS_LEN     1
#define GP_WB_BLE_TEST_INFO_FORWARD_RX_PDUS_MASK    0x20
#define GP_WB_BLE_TEST_INFO_FORWARD_RX_PDUS_LSB     5

#define GP_WB_BLE_TEST_INFO_ACCESS_ADDRESS_ADDRESS 0x004
#define GP_WB_BLE_TEST_INFO_ACCESS_ADDRESS_LEN     4
#define GP_WB_BLE_TEST_INFO_ACCESS_ADDRESS_MASK    0xFFFFFFFF
#define GP_WB_BLE_TEST_INFO_ACCESS_ADDRESS_LSB     0

#define GP_WB_BLE_TEST_INFO_PREAMBLE_THRESH_ADDRESS 0x008
#define GP_WB_BLE_TEST_INFO_PREAMBLE_THRESH_LEN     2
#define GP_WB_BLE_TEST_INFO_PREAMBLE_THRESH_MASK    0xFFFF
#define GP_WB_BLE_TEST_INFO_PREAMBLE_THRESH_LSB     0

#define GP_WB_BLE_TEST_INFO_VALIDATION_THRESH_ADDRESS 0x00c
#define GP_WB_BLE_TEST_INFO_VALIDATION_THRESH_LEN     2
#define GP_WB_BLE_TEST_INFO_VALIDATION_THRESH_MASK    0x0000FFFF
#define GP_WB_BLE_TEST_INFO_VALIDATION_THRESH_LSB     0

#define GP_WB_BLE_TEST_INFO_VALIDATION_START_IDX_ADDRESS 0x00c
#define GP_WB_BLE_TEST_INFO_VALIDATION_START_IDX_LEN     1
#define GP_WB_BLE_TEST_INFO_VALIDATION_START_IDX_MASK    0x001F0000
#define GP_WB_BLE_TEST_INFO_VALIDATION_START_IDX_LSB     16

#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_START_IDX_ADDRESS 0x00c
#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_START_IDX_LEN     1
#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_START_IDX_MASK    0x1F000000
#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_START_IDX_LSB     24

#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_PRESENT_ADDRESS 0x00c
#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_PRESENT_LEN     1
#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_PRESENT_MASK    0x80000000
#define GP_WB_BLE_TEST_INFO_FAKE_PREAMBLE_PRESENT_LSB     31

#define GP_WB_BLE_TEST_INFO_PREAMBLE_ADDRESS 0x010
#define GP_WB_BLE_TEST_INFO_PREAMBLE_LEN     1
#define GP_WB_BLE_TEST_INFO_PREAMBLE_MASK    0xFF
#define GP_WB_BLE_TEST_INFO_PREAMBLE_LSB     0

#define GP_WB_BLE_TEST_INFO_CRC_INIT_ADDRESS 0x014
#define GP_WB_BLE_TEST_INFO_CRC_INIT_LEN     3
#define GP_WB_BLE_TEST_INFO_CRC_INIT_MASK    0xFFFFFF
#define GP_WB_BLE_TEST_INFO_CRC_INIT_LSB     0

#define GP_WB_BLE_TEST_INFO_WHITENING_INIT_REV_ADDRESS 0x017
#define GP_WB_BLE_TEST_INFO_WHITENING_INIT_REV_LEN     1
#define GP_WB_BLE_TEST_INFO_WHITENING_INIT_REV_MASK    0x7F
#define GP_WB_BLE_TEST_INFO_WHITENING_INIT_REV_LSB     0

#define GP_WB_BLE_TEST_INFO_CHANNEL_ADDRESS 0x018
#define GP_WB_BLE_TEST_INFO_CHANNEL_LEN     1
#define GP_WB_BLE_TEST_INFO_CHANNEL_MASK    0x3F
#define GP_WB_BLE_TEST_INFO_CHANNEL_LSB     0

#define GP_WB_BLE_TEST_INFO_TX_PACKET_INTERVAL_ADDRESS 0x01a
#define GP_WB_BLE_TEST_INFO_TX_PACKET_INTERVAL_LEN     2
#define GP_WB_BLE_TEST_INFO_TX_PACKET_INTERVAL_MASK    0xFFFF
#define GP_WB_BLE_TEST_INFO_TX_PACKET_INTERVAL_LSB     0

#define GP_WB_BLE_TEST_INFO_TX_PACKET_COUNT_ADDRESS 0x01c
#define GP_WB_BLE_TEST_INFO_TX_PACKET_COUNT_LEN     2
#define GP_WB_BLE_TEST_INFO_TX_PACKET_COUNT_MASK    0xFFFF
#define GP_WB_BLE_TEST_INFO_TX_PACKET_COUNT_LSB     0

#define GP_WB_BLE_TEST_INFO_TX_PBM_ADDRESS 0x01e
#define GP_WB_BLE_TEST_INFO_TX_PBM_LEN     1
#define GP_WB_BLE_TEST_INFO_TX_PBM_MASK    0xFF
#define GP_WB_BLE_TEST_INFO_TX_PBM_LSB     0

#define GP_WB_BLE_TEST_INFO_RX_PACKET_COUNT_ADDRESS 0x020
#define GP_WB_BLE_TEST_INFO_RX_PACKET_COUNT_LEN     2
#define GP_WB_BLE_TEST_INFO_RX_PACKET_COUNT_MASK    0xFFFF
#define GP_WB_BLE_TEST_INFO_RX_PACKET_COUNT_LSB     0

#define GP_WB_BLE_TEST_INFO_RAW_PHASE_MEASUREMENT_ARMED_ADDRESS 0x022
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_MEASUREMENT_ARMED_LEN     1
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_MEASUREMENT_ARMED_MASK    0x01
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_MEASUREMENT_ARMED_LSB     0

#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_ENA_ADDRESS 0x023
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_ENA_LEN     1
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_ENA_MASK    0x01
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_ENA_LSB     0

#define GP_WB_BLE_TEST_INFO_AFIFO_ENABLED_ADDRESS 0x023
#define GP_WB_BLE_TEST_INFO_AFIFO_ENABLED_LEN     1
#define GP_WB_BLE_TEST_INFO_AFIFO_ENABLED_MASK    0x02
#define GP_WB_BLE_TEST_INFO_AFIFO_ENABLED_LSB     1

#define GP_WB_BLE_TEST_INFO_SLOT_TIME_ADDRESS 0x023
#define GP_WB_BLE_TEST_INFO_SLOT_TIME_LEN     1
#define GP_WB_BLE_TEST_INFO_SLOT_TIME_MASK    0x0C
#define GP_WB_BLE_TEST_INFO_SLOT_TIME_LSB     2

#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_SEQ_PTR_ADDRESS 0x024
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_SEQ_PTR_LEN     3
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_SEQ_PTR_MASK    0x0007FFFF
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_SEQ_PTR_LSB     0

#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_LENGTH_ADDRESS 0x024
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_LENGTH_LEN     1
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_LENGTH_MASK    0xFF000000
#define GP_WB_BLE_TEST_INFO_ANT_SWITCH_LENGTH_LSB     24

#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_PTR_ADDRESS 0x028
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_PTR_LEN     3
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_PTR_MASK    0x07FFFF
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_PTR_LSB     0

#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_ADDRESS 0x02c
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_LEN     2
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_MASK    0xFFFF
#define GP_WB_BLE_TEST_INFO_RAW_PHASE_SAMPLE_MAX_WORDS_LSB     0

#define GP_WB_BLE_TEST_INFO_RX_LIST_PTR_ADDRESS 0x02e
#define GP_WB_BLE_TEST_INFO_RX_LIST_PTR_LEN     2
#define GP_WB_BLE_TEST_INFO_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_BLE_TEST_INFO_RX_LIST_PTR_LSB     0

#define GP_WB_BLE_TEST_INFO_RX_MODE_1MB_ADDRESS 0x030
#define GP_WB_BLE_TEST_INFO_RX_MODE_1MB_LEN     1
#define GP_WB_BLE_TEST_INFO_RX_MODE_1MB_MASK    0x01
#define GP_WB_BLE_TEST_INFO_RX_MODE_1MB_LSB     0

#define GP_WB_BLE_TEST_INFO_RX_MODE_2MB_ADDRESS 0x030
#define GP_WB_BLE_TEST_INFO_RX_MODE_2MB_LEN     1
#define GP_WB_BLE_TEST_INFO_RX_MODE_2MB_MASK    0x02
#define GP_WB_BLE_TEST_INFO_RX_MODE_2MB_LSB     1

/***************************
 * layout: subev_ev_info
 ***************************/
#define GP_WB_SUBEV_EV_INFO_SIZE  0x0004
#define GP_WB_SUBEV_EV_INFO_MAX_MEMBER_SIZE  2

#define GP_WB_SUBEV_EV_INFO_PRIORITY_ADDRESS 0x000
#define GP_WB_SUBEV_EV_INFO_PRIORITY_LEN     1
#define GP_WB_SUBEV_EV_INFO_PRIORITY_MASK    0xFF
#define GP_WB_SUBEV_EV_INFO_PRIORITY_LSB     0

#define GP_WB_SUBEV_EV_INFO_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_SUBEV_EV_INFO_SUSPEND_EVENT_LEN     1
#define GP_WB_SUBEV_EV_INFO_SUSPEND_EVENT_MASK    0x01
#define GP_WB_SUBEV_EV_INFO_SUSPEND_EVENT_LSB     0

#define GP_WB_SUBEV_EV_INFO_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_SUBEV_EV_INFO_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_SUBEV_EV_INFO_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_SUBEV_EV_INFO_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_SUBEV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_SUBEV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_SUBEV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_SUBEV_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LSB     0

/***************************
 * layout: subev_dsc
 ***************************/
#define GP_WB_SUBEV_DSC_SIZE  0x0018
#define GP_WB_SUBEV_DSC_MAX_MEMBER_SIZE  4

#define GP_WB_SUBEV_DSC_EVENT_TYPE_ADDRESS 0x000
#define GP_WB_SUBEV_DSC_EVENT_TYPE_LEN     1
#define GP_WB_SUBEV_DSC_EVENT_TYPE_MASK    0xFF
#define GP_WB_SUBEV_DSC_EVENT_TYPE_LSB     0

#define GP_WB_SUBEV_DSC_CHANNEL_ADDRESS 0x001
#define GP_WB_SUBEV_DSC_CHANNEL_LEN     1
#define GP_WB_SUBEV_DSC_CHANNEL_MASK    0xFF
#define GP_WB_SUBEV_DSC_CHANNEL_LSB     0

#define GP_WB_SUBEV_DSC_TX_PHY_ADDRESS 0x002
#define GP_WB_SUBEV_DSC_TX_PHY_LEN     1
#define GP_WB_SUBEV_DSC_TX_PHY_MASK    0x03
#define GP_WB_SUBEV_DSC_TX_PHY_LSB     0

#define GP_WB_SUBEV_DSC_RX_PHY_ADDRESS 0x002
#define GP_WB_SUBEV_DSC_RX_PHY_LEN     1
#define GP_WB_SUBEV_DSC_RX_PHY_MASK    0x0C
#define GP_WB_SUBEV_DSC_RX_PHY_LSB     2

#define GP_WB_SUBEV_DSC_CODING_FOLLOW_REMOTE_ADDRESS 0x002
#define GP_WB_SUBEV_DSC_CODING_FOLLOW_REMOTE_LEN     1
#define GP_WB_SUBEV_DSC_CODING_FOLLOW_REMOTE_MASK    0x10
#define GP_WB_SUBEV_DSC_CODING_FOLLOW_REMOTE_LSB     4

#define GP_WB_SUBEV_DSC_MS_ALLOWED_ADDRESS 0x002
#define GP_WB_SUBEV_DSC_MS_ALLOWED_LEN     1
#define GP_WB_SUBEV_DSC_MS_ALLOWED_MASK    0x20
#define GP_WB_SUBEV_DSC_MS_ALLOWED_LSB     5

#define GP_WB_SUBEV_DSC_EXECUTION_TIME_ADDRESS 0x004
#define GP_WB_SUBEV_DSC_EXECUTION_TIME_LEN     4
#define GP_WB_SUBEV_DSC_EXECUTION_TIME_MASK    0xFFFFFFFF
#define GP_WB_SUBEV_DSC_EXECUTION_TIME_LSB     0

#define GP_WB_SUBEV_DSC_RX_WD_SIZE_ADDRESS 0x008
#define GP_WB_SUBEV_DSC_RX_WD_SIZE_LEN     4
#define GP_WB_SUBEV_DSC_RX_WD_SIZE_MASK    0xFFFFFFFF
#define GP_WB_SUBEV_DSC_RX_WD_SIZE_LSB     0

#define GP_WB_SUBEV_DSC_TX_AUX_PTR_ADDRESS 0x008
#define GP_WB_SUBEV_DSC_TX_AUX_PTR_LEN     3
#define GP_WB_SUBEV_DSC_TX_AUX_PTR_MASK    0x00FFFFFF
#define GP_WB_SUBEV_DSC_TX_AUX_PTR_LSB     0

#define GP_WB_SUBEV_DSC_TX_PBM_NR_ADDRESS 0x008
#define GP_WB_SUBEV_DSC_TX_PBM_NR_LEN     1
#define GP_WB_SUBEV_DSC_TX_PBM_NR_MASK    0xFF000000
#define GP_WB_SUBEV_DSC_TX_PBM_NR_LSB     24

#define GP_WB_SUBEV_DSC_EVENT_COUNT_ADDRESS 0x00c
#define GP_WB_SUBEV_DSC_EVENT_COUNT_LEN     2
#define GP_WB_SUBEV_DSC_EVENT_COUNT_MASK    0xFFFF
#define GP_WB_SUBEV_DSC_EVENT_COUNT_LSB     0

#define GP_WB_SUBEV_DSC_DURATION_ADDRESS 0x010
#define GP_WB_SUBEV_DSC_DURATION_LEN     2
#define GP_WB_SUBEV_DSC_DURATION_MASK    0xFFFF
#define GP_WB_SUBEV_DSC_DURATION_LSB     0

#define GP_WB_SUBEV_DSC_CURRENT_ANTENNA_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_CURRENT_ANTENNA_LEN     1
#define GP_WB_SUBEV_DSC_CURRENT_ANTENNA_MASK    0x0001
#define GP_WB_SUBEV_DSC_CURRENT_ANTENNA_LSB     0

#define GP_WB_SUBEV_DSC_EVENT_VALID_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_EVENT_VALID_LEN     1
#define GP_WB_SUBEV_DSC_EVENT_VALID_MASK    0x0002
#define GP_WB_SUBEV_DSC_EVENT_VALID_LSB     1

#define GP_WB_SUBEV_DSC_EVENT_DONE_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_EVENT_DONE_LEN     1
#define GP_WB_SUBEV_DSC_EVENT_DONE_MASK    0x0004
#define GP_WB_SUBEV_DSC_EVENT_DONE_LSB     2

#define GP_WB_SUBEV_DSC_EVENT_DROPPED_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_EVENT_DROPPED_LEN     1
#define GP_WB_SUBEV_DSC_EVENT_DROPPED_MASK    0x0008
#define GP_WB_SUBEV_DSC_EVENT_DROPPED_LSB     3

#define GP_WB_SUBEV_DSC_SCAN_REQUESTED_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_SCAN_REQUESTED_LEN     1
#define GP_WB_SUBEV_DSC_SCAN_REQUESTED_MASK    0x0010
#define GP_WB_SUBEV_DSC_SCAN_REQUESTED_LSB     4

#define GP_WB_SUBEV_DSC_CONNECTION_REQUESTED_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_CONNECTION_REQUESTED_LEN     1
#define GP_WB_SUBEV_DSC_CONNECTION_REQUESTED_MASK    0x0020
#define GP_WB_SUBEV_DSC_CONNECTION_REQUESTED_LSB     5

#define GP_WB_SUBEV_DSC_EXEC_CONDITIONAL_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_EXEC_CONDITIONAL_LEN     1
#define GP_WB_SUBEV_DSC_EXEC_CONDITIONAL_MASK    0x0040
#define GP_WB_SUBEV_DSC_EXEC_CONDITIONAL_LSB     6

#define GP_WB_SUBEV_DSC_UNKNOWN_ADVA_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_UNKNOWN_ADVA_LEN     1
#define GP_WB_SUBEV_DSC_UNKNOWN_ADVA_MASK    0x0080
#define GP_WB_SUBEV_DSC_UNKNOWN_ADVA_LSB     7

#define GP_WB_SUBEV_DSC_UPDATE_AUX_PTR_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_UPDATE_AUX_PTR_LEN     1
#define GP_WB_SUBEV_DSC_UPDATE_AUX_PTR_MASK    0x0100
#define GP_WB_SUBEV_DSC_UPDATE_AUX_PTR_LSB     8

#define GP_WB_SUBEV_DSC_NOTHING_RECEIVED_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_NOTHING_RECEIVED_LEN     1
#define GP_WB_SUBEV_DSC_NOTHING_RECEIVED_MASK    0x0200
#define GP_WB_SUBEV_DSC_NOTHING_RECEIVED_LSB     9

#define GP_WB_SUBEV_DSC_PRIMARY_PHY_WAS_CODED_ADDRESS 0x012
#define GP_WB_SUBEV_DSC_PRIMARY_PHY_WAS_CODED_LEN     1
#define GP_WB_SUBEV_DSC_PRIMARY_PHY_WAS_CODED_MASK    0x0400
#define GP_WB_SUBEV_DSC_PRIMARY_PHY_WAS_CODED_LSB     10

#define GP_WB_SUBEV_DSC_DROP_REASON_ADDRESS 0x014
#define GP_WB_SUBEV_DSC_DROP_REASON_LEN     1
#define GP_WB_SUBEV_DSC_DROP_REASON_MASK    0xFF
#define GP_WB_SUBEV_DSC_DROP_REASON_LSB     0

#define GP_WB_SUBEV_DSC_CONTEXT_IDX_ADDRESS 0x015
#define GP_WB_SUBEV_DSC_CONTEXT_IDX_LEN     1
#define GP_WB_SUBEV_DSC_CONTEXT_IDX_MASK    0xFF
#define GP_WB_SUBEV_DSC_CONTEXT_IDX_LSB     0

#define GP_WB_SUBEV_DSC_RX_LIST_PTR_ADDRESS 0x016
#define GP_WB_SUBEV_DSC_RX_LIST_PTR_LEN     2
#define GP_WB_SUBEV_DSC_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_SUBEV_DSC_RX_LIST_PTR_LSB     0

/***************************
 * layout: pdl_entry
 ***************************/
#define GP_WB_PDL_ENTRY_SIZE  0x0003
#define GP_WB_PDL_ENTRY_MAX_MEMBER_SIZE  1

#define GP_WB_PDL_ENTRY_SUBEV_DSC_IDX_ADDRESS 0x000
#define GP_WB_PDL_ENTRY_SUBEV_DSC_IDX_LEN     1
#define GP_WB_PDL_ENTRY_SUBEV_DSC_IDX_MASK    0xFF
#define GP_WB_PDL_ENTRY_SUBEV_DSC_IDX_LSB     0

#define GP_WB_PDL_ENTRY_NEXT_FREE_IDX_ADDRESS 0x001
#define GP_WB_PDL_ENTRY_NEXT_FREE_IDX_LEN     1
#define GP_WB_PDL_ENTRY_NEXT_FREE_IDX_MASK    0xFF
#define GP_WB_PDL_ENTRY_NEXT_FREE_IDX_LSB     0

#define GP_WB_PDL_ENTRY_FORWARD_IDX_ADDRESS 0x002
#define GP_WB_PDL_ENTRY_FORWARD_IDX_LEN     1
#define GP_WB_PDL_ENTRY_FORWARD_IDX_MASK    0xFF
#define GP_WB_PDL_ENTRY_FORWARD_IDX_LSB     0

/***************************
 * layout: adv_asc
 ***************************/
#define GP_WB_ADV_ASC_SIZE  0x0027
#define GP_WB_ADV_ASC_MAX_MEMBER_SIZE  6

#define GP_WB_ADV_ASC_PRIORITY_ADDRESS 0x000
#define GP_WB_ADV_ASC_PRIORITY_LEN     1
#define GP_WB_ADV_ASC_PRIORITY_MASK    0xFF
#define GP_WB_ADV_ASC_PRIORITY_LSB     0

#define GP_WB_ADV_ASC_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_ADV_ASC_SUSPEND_EVENT_LEN     1
#define GP_WB_ADV_ASC_SUSPEND_EVENT_MASK    0x01
#define GP_WB_ADV_ASC_SUSPEND_EVENT_LSB     0

#define GP_WB_ADV_ASC_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_ADV_ASC_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_ADV_ASC_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_ADV_ASC_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_ADV_ASC_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_ADV_ASC_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_ADV_ASC_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_ADV_ASC_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_ADV_ASC_CHANNEL_MAP0_ADDRESS 0x004
#define GP_WB_ADV_ASC_CHANNEL_MAP0_LEN     1
#define GP_WB_ADV_ASC_CHANNEL_MAP0_MASK    0x00000000FF
#define GP_WB_ADV_ASC_CHANNEL_MAP0_LSB     0

#define GP_WB_ADV_ASC_CHANNEL_MAP1_ADDRESS 0x004
#define GP_WB_ADV_ASC_CHANNEL_MAP1_LEN     1
#define GP_WB_ADV_ASC_CHANNEL_MAP1_MASK    0x000000FF00
#define GP_WB_ADV_ASC_CHANNEL_MAP1_LSB     8

#define GP_WB_ADV_ASC_CHANNEL_MAP2_ADDRESS 0x004
#define GP_WB_ADV_ASC_CHANNEL_MAP2_LEN     1
#define GP_WB_ADV_ASC_CHANNEL_MAP2_MASK    0x0000FF0000
#define GP_WB_ADV_ASC_CHANNEL_MAP2_LSB     16

#define GP_WB_ADV_ASC_CHANNEL_MAP3_ADDRESS 0x004
#define GP_WB_ADV_ASC_CHANNEL_MAP3_LEN     1
#define GP_WB_ADV_ASC_CHANNEL_MAP3_MASK    0x00FF000000
#define GP_WB_ADV_ASC_CHANNEL_MAP3_LSB     24

#define GP_WB_ADV_ASC_CHANNEL_MAP4_ADDRESS 0x004
#define GP_WB_ADV_ASC_CHANNEL_MAP4_LEN     1
#define GP_WB_ADV_ASC_CHANNEL_MAP4_MASK    0xFF00000000
#define GP_WB_ADV_ASC_CHANNEL_MAP4_LSB     32

#define GP_WB_ADV_ASC_CHANNEL_MAP_SIZE_ADDRESS 0x009
#define GP_WB_ADV_ASC_CHANNEL_MAP_SIZE_LEN     1
#define GP_WB_ADV_ASC_CHANNEL_MAP_SIZE_MASK    0xFF
#define GP_WB_ADV_ASC_CHANNEL_MAP_SIZE_LSB     0

#define GP_WB_ADV_ASC_OWN_ADDRESS_ADDRESS 0x00c
#define GP_WB_ADV_ASC_OWN_ADDRESS_LEN     6
#define GP_WB_ADV_ASC_OWN_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_ADV_ASC_OWN_ADDRESS_LSB     0

#define GP_WB_ADV_ASC_OWN_ADDRESS_TYPE_ADDRESS 0x012
#define GP_WB_ADV_ASC_OWN_ADDRESS_TYPE_LEN     1
#define GP_WB_ADV_ASC_OWN_ADDRESS_TYPE_MASK    0x01
#define GP_WB_ADV_ASC_OWN_ADDRESS_TYPE_LSB     0

#define GP_WB_ADV_ASC_GENERATE_RPA_SOURCEADDR_ADDRESS 0x012
#define GP_WB_ADV_ASC_GENERATE_RPA_SOURCEADDR_LEN     1
#define GP_WB_ADV_ASC_GENERATE_RPA_SOURCEADDR_MASK    0x02
#define GP_WB_ADV_ASC_GENERATE_RPA_SOURCEADDR_LSB     1

#define GP_WB_ADV_ASC_PEER_ADDRESS_ADDRESS 0x014
#define GP_WB_ADV_ASC_PEER_ADDRESS_LEN     6
#define GP_WB_ADV_ASC_PEER_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_ADV_ASC_PEER_ADDRESS_LSB     0

#define GP_WB_ADV_ASC_PEER_ADDRESS_TYPE_ADDRESS 0x01a
#define GP_WB_ADV_ASC_PEER_ADDRESS_TYPE_LEN     1
#define GP_WB_ADV_ASC_PEER_ADDRESS_TYPE_MASK    0x01
#define GP_WB_ADV_ASC_PEER_ADDRESS_TYPE_LSB     0

#define GP_WB_ADV_ASC_PBM_ADDRESS 0x01b
#define GP_WB_ADV_ASC_PBM_LEN     1
#define GP_WB_ADV_ASC_PBM_MASK    0xFF
#define GP_WB_ADV_ASC_PBM_LSB     0

#define GP_WB_ADV_ASC_AUX_PTR_OFFSET_ADDRESS 0x01c
#define GP_WB_ADV_ASC_AUX_PTR_OFFSET_LEN     2
#define GP_WB_ADV_ASC_AUX_PTR_OFFSET_MASK    0xFFFF
#define GP_WB_ADV_ASC_AUX_PTR_OFFSET_LSB     0

#define GP_WB_ADV_ASC_ADVERTISING_HANDLE_ADDRESS 0x01e
#define GP_WB_ADV_ASC_ADVERTISING_HANDLE_LEN     1
#define GP_WB_ADV_ASC_ADVERTISING_HANDLE_MASK    0xFF
#define GP_WB_ADV_ASC_ADVERTISING_HANDLE_LSB     0

#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_IND_MASK    0x0001
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_IND_LSB     0

#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_DIRECT_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_DIRECT_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_DIRECT_IND_MASK    0x0002
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_DIRECT_IND_LSB     1

#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_NONCONN_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_NONCONN_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_NONCONN_IND_MASK    0x0004
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_NONCONN_IND_LSB     2

#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_REQ_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_REQ_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_REQ_MASK    0x0008
#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_REQ_LSB     3

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_REQ_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_REQ_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_REQ_MASK    0x0008
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_REQ_LSB     3

#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_RSP_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_RSP_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_RSP_MASK    0x0010
#define GP_WB_ADV_ASC_ACCEPT_FT_SCAN_RSP_LSB     4

#define GP_WB_ADV_ASC_ACCEPT_FT_CONNECT_REQ_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_CONNECT_REQ_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_CONNECT_REQ_MASK    0x0020
#define GP_WB_ADV_ASC_ACCEPT_FT_CONNECT_REQ_LSB     5

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_REQ_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_REQ_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_REQ_MASK    0x0020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_REQ_LSB     5

#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_SCAN_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_SCAN_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_SCAN_IND_MASK    0x0040
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_SCAN_IND_LSB     6

#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_EXT_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_EXT_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_EXT_IND_MASK    0x0080
#define GP_WB_ADV_ASC_ACCEPT_FT_ADV_EXT_IND_LSB     7

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_ADV_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_ADV_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_ADV_IND_MASK    0x0080
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_ADV_IND_LSB     7

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_RSP_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_RSP_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_RSP_MASK    0x0080
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SCAN_RSP_LSB     7

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SYNC_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SYNC_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SYNC_IND_MASK    0x0080
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_SYNC_IND_LSB     7

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CHAIN_IND_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CHAIN_IND_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CHAIN_IND_MASK    0x0080
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CHAIN_IND_LSB     7

#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_RSP_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_RSP_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_RSP_MASK    0x0100
#define GP_WB_ADV_ASC_ACCEPT_FT_AUX_CONNECT_RSP_LSB     8

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_9_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_9_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_9_MASK    0x0200
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_9_LSB     9

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_10_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_10_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_10_MASK    0x0400
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_10_LSB     10

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_11_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_11_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_11_MASK    0x0800
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_11_LSB     11

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_12_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_12_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_12_MASK    0x1000
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_12_LSB     12

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_13_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_13_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_13_MASK    0x2000
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_13_LSB     13

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_14_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_14_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_14_MASK    0x4000
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_14_LSB     14

#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_15_ADDRESS 0x020
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_15_LEN     1
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_15_MASK    0x8000
#define GP_WB_ADV_ASC_ACCEPT_FT_RESERVED_15_LSB     15

#define GP_WB_ADV_ASC_WL_EN_ADV_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_ADV_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_ADV_IND_MASK    0x0001
#define GP_WB_ADV_ASC_WL_EN_ADV_IND_LSB     0

#define GP_WB_ADV_ASC_WL_EN_ADV_DIRECT_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_ADV_DIRECT_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_ADV_DIRECT_IND_MASK    0x0002
#define GP_WB_ADV_ASC_WL_EN_ADV_DIRECT_IND_LSB     1

#define GP_WB_ADV_ASC_WL_EN_ADV_NONCONN_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_ADV_NONCONN_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_ADV_NONCONN_IND_MASK    0x0004
#define GP_WB_ADV_ASC_WL_EN_ADV_NONCONN_IND_LSB     2

#define GP_WB_ADV_ASC_WL_EN_SCAN_REQ_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_SCAN_REQ_LEN     1
#define GP_WB_ADV_ASC_WL_EN_SCAN_REQ_MASK    0x0008
#define GP_WB_ADV_ASC_WL_EN_SCAN_REQ_LSB     3

#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_REQ_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_REQ_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_REQ_MASK    0x0008
#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_REQ_LSB     3

#define GP_WB_ADV_ASC_WL_EN_SCAN_RSP_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_SCAN_RSP_LEN     1
#define GP_WB_ADV_ASC_WL_EN_SCAN_RSP_MASK    0x0010
#define GP_WB_ADV_ASC_WL_EN_SCAN_RSP_LSB     4

#define GP_WB_ADV_ASC_WL_EN_CONNECT_REQ_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_CONNECT_REQ_LEN     1
#define GP_WB_ADV_ASC_WL_EN_CONNECT_REQ_MASK    0x0020
#define GP_WB_ADV_ASC_WL_EN_CONNECT_REQ_LSB     5

#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_REQ_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_REQ_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_REQ_MASK    0x0020
#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_REQ_LSB     5

#define GP_WB_ADV_ASC_WL_EN_ADV_SCAN_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_ADV_SCAN_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_ADV_SCAN_IND_MASK    0x0040
#define GP_WB_ADV_ASC_WL_EN_ADV_SCAN_IND_LSB     6

#define GP_WB_ADV_ASC_WL_EN_ADV_EXT_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_ADV_EXT_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_ADV_EXT_IND_MASK    0x0080
#define GP_WB_ADV_ASC_WL_EN_ADV_EXT_IND_LSB     7

#define GP_WB_ADV_ASC_WL_EN_AUX_ADV_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_ADV_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_ADV_IND_MASK    0x0080
#define GP_WB_ADV_ASC_WL_EN_AUX_ADV_IND_LSB     7

#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_RSP_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_RSP_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_RSP_MASK    0x0080
#define GP_WB_ADV_ASC_WL_EN_AUX_SCAN_RSP_LSB     7

#define GP_WB_ADV_ASC_WL_EN_AUX_SYNC_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_SYNC_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_SYNC_IND_MASK    0x0080
#define GP_WB_ADV_ASC_WL_EN_AUX_SYNC_IND_LSB     7

#define GP_WB_ADV_ASC_WL_EN_AUX_CHAIN_IND_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_CHAIN_IND_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_CHAIN_IND_MASK    0x0080
#define GP_WB_ADV_ASC_WL_EN_AUX_CHAIN_IND_LSB     7

#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_RSP_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_RSP_LEN     1
#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_RSP_MASK    0x0100
#define GP_WB_ADV_ASC_WL_EN_AUX_CONNECT_RSP_LSB     8

#define GP_WB_ADV_ASC_WL_EN_RESERVED_9_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_9_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_9_MASK    0x0200
#define GP_WB_ADV_ASC_WL_EN_RESERVED_9_LSB     9

#define GP_WB_ADV_ASC_WL_EN_RESERVED_10_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_10_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_10_MASK    0x0400
#define GP_WB_ADV_ASC_WL_EN_RESERVED_10_LSB     10

#define GP_WB_ADV_ASC_WL_EN_RESERVED_11_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_11_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_11_MASK    0x0800
#define GP_WB_ADV_ASC_WL_EN_RESERVED_11_LSB     11

#define GP_WB_ADV_ASC_WL_EN_RESERVED_12_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_12_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_12_MASK    0x1000
#define GP_WB_ADV_ASC_WL_EN_RESERVED_12_LSB     12

#define GP_WB_ADV_ASC_WL_EN_RESERVED_13_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_13_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_13_MASK    0x2000
#define GP_WB_ADV_ASC_WL_EN_RESERVED_13_LSB     13

#define GP_WB_ADV_ASC_WL_EN_RESERVED_14_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_14_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_14_MASK    0x4000
#define GP_WB_ADV_ASC_WL_EN_RESERVED_14_LSB     14

#define GP_WB_ADV_ASC_WL_EN_RESERVED_15_ADDRESS 0x022
#define GP_WB_ADV_ASC_WL_EN_RESERVED_15_LEN     1
#define GP_WB_ADV_ASC_WL_EN_RESERVED_15_MASK    0x8000
#define GP_WB_ADV_ASC_WL_EN_RESERVED_15_LSB     15

#define GP_WB_ADV_ASC_INTRA_EVT_TX_SPACING_ADDRESS 0x024
#define GP_WB_ADV_ASC_INTRA_EVT_TX_SPACING_LEN     2
#define GP_WB_ADV_ASC_INTRA_EVT_TX_SPACING_MASK    0xFFFF
#define GP_WB_ADV_ASC_INTRA_EVT_TX_SPACING_LSB     0

#define GP_WB_ADV_ASC_QUEUE_SCAN_REQS_ADDRESS 0x026
#define GP_WB_ADV_ASC_QUEUE_SCAN_REQS_LEN     1
#define GP_WB_ADV_ASC_QUEUE_SCAN_REQS_MASK    0x01
#define GP_WB_ADV_ASC_QUEUE_SCAN_REQS_LSB     0

#define GP_WB_ADV_ASC_DIRECTED_ADV_ADDRESS 0x026
#define GP_WB_ADV_ASC_DIRECTED_ADV_LEN     1
#define GP_WB_ADV_ASC_DIRECTED_ADV_MASK    0x02
#define GP_WB_ADV_ASC_DIRECTED_ADV_LSB     1

#define GP_WB_ADV_ASC_SCAN_REQ_ADDRESS 0x026
#define GP_WB_ADV_ASC_SCAN_REQ_LEN     1
#define GP_WB_ADV_ASC_SCAN_REQ_MASK    0x04
#define GP_WB_ADV_ASC_SCAN_REQ_LSB     2

#define GP_WB_ADV_ASC_CONN_REQ_ADDRESS 0x026
#define GP_WB_ADV_ASC_CONN_REQ_LEN     1
#define GP_WB_ADV_ASC_CONN_REQ_MASK    0x08
#define GP_WB_ADV_ASC_CONN_REQ_LSB     3

#define GP_WB_ADV_ASC_RAND_ORDER_IN_CHANNEL_MAP_ADDRESS 0x026
#define GP_WB_ADV_ASC_RAND_ORDER_IN_CHANNEL_MAP_LEN     1
#define GP_WB_ADV_ASC_RAND_ORDER_IN_CHANNEL_MAP_MASK    0x10
#define GP_WB_ADV_ASC_RAND_ORDER_IN_CHANNEL_MAP_LSB     4

/***************************
 * layout: bgsc_ev_info
 ***************************/
#define GP_WB_BGSC_EV_INFO_SIZE  0x0030
#define GP_WB_BGSC_EV_INFO_MAX_MEMBER_SIZE  5

#define GP_WB_BGSC_EV_INFO_PRIORITY_ADDRESS 0x000
#define GP_WB_BGSC_EV_INFO_PRIORITY_LEN     1
#define GP_WB_BGSC_EV_INFO_PRIORITY_MASK    0xFF
#define GP_WB_BGSC_EV_INFO_PRIORITY_LSB     0

#define GP_WB_BGSC_EV_INFO_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_BGSC_EV_INFO_SUSPEND_EVENT_LEN     1
#define GP_WB_BGSC_EV_INFO_SUSPEND_EVENT_MASK    0x01
#define GP_WB_BGSC_EV_INFO_SUSPEND_EVENT_LSB     0

#define GP_WB_BGSC_EV_INFO_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_BGSC_EV_INFO_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_BGSC_EV_INFO_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_BGSC_EV_INFO_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_BGSC_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_BGSC_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_BGSC_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_BGSC_EV_INFO_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_BGSC_EV_INFO_GUARD_TIME_ADDRESS 0x004
#define GP_WB_BGSC_EV_INFO_GUARD_TIME_LEN     3
#define GP_WB_BGSC_EV_INFO_GUARD_TIME_MASK    0xFFFFFF
#define GP_WB_BGSC_EV_INFO_GUARD_TIME_LSB     0

#define GP_WB_BGSC_EV_INFO_INTERVAL_ADDRESS 0x008
#define GP_WB_BGSC_EV_INFO_INTERVAL_LEN     3
#define GP_WB_BGSC_EV_INFO_INTERVAL_MASK    0xFFFFFF
#define GP_WB_BGSC_EV_INFO_INTERVAL_LSB     0

#define GP_WB_BGSC_EV_INFO_WINDOW_DURATION_ADDRESS 0x00c
#define GP_WB_BGSC_EV_INFO_WINDOW_DURATION_LEN     3
#define GP_WB_BGSC_EV_INFO_WINDOW_DURATION_MASK    0xFFFFFF
#define GP_WB_BGSC_EV_INFO_WINDOW_DURATION_LSB     0

#define GP_WB_BGSC_EV_INFO_CURRENT_CH_MAP_IDX_ADDRESS 0x00f
#define GP_WB_BGSC_EV_INFO_CURRENT_CH_MAP_IDX_LEN     1
#define GP_WB_BGSC_EV_INFO_CURRENT_CH_MAP_IDX_MASK    0xFF
#define GP_WB_BGSC_EV_INFO_CURRENT_CH_MAP_IDX_LSB     0

#define GP_WB_BGSC_EV_INFO_SCAN_CH0_ADDRESS 0x010
#define GP_WB_BGSC_EV_INFO_SCAN_CH0_LEN     1
#define GP_WB_BGSC_EV_INFO_SCAN_CH0_MASK    0x00000000FF
#define GP_WB_BGSC_EV_INFO_SCAN_CH0_LSB     0

#define GP_WB_BGSC_EV_INFO_SCAN_CH1_ADDRESS 0x010
#define GP_WB_BGSC_EV_INFO_SCAN_CH1_LEN     1
#define GP_WB_BGSC_EV_INFO_SCAN_CH1_MASK    0x000000FF00
#define GP_WB_BGSC_EV_INFO_SCAN_CH1_LSB     8

#define GP_WB_BGSC_EV_INFO_SCAN_CH2_ADDRESS 0x010
#define GP_WB_BGSC_EV_INFO_SCAN_CH2_LEN     1
#define GP_WB_BGSC_EV_INFO_SCAN_CH2_MASK    0x0000FF0000
#define GP_WB_BGSC_EV_INFO_SCAN_CH2_LSB     16

#define GP_WB_BGSC_EV_INFO_SCAN_CH3_ADDRESS 0x010
#define GP_WB_BGSC_EV_INFO_SCAN_CH3_LEN     1
#define GP_WB_BGSC_EV_INFO_SCAN_CH3_MASK    0x00FF000000
#define GP_WB_BGSC_EV_INFO_SCAN_CH3_LSB     24

#define GP_WB_BGSC_EV_INFO_SCAN_CH4_ADDRESS 0x010
#define GP_WB_BGSC_EV_INFO_SCAN_CH4_LEN     1
#define GP_WB_BGSC_EV_INFO_SCAN_CH4_MASK    0xFF00000000
#define GP_WB_BGSC_EV_INFO_SCAN_CH4_LSB     32

#define GP_WB_BGSC_EV_INFO_ONE_ADDRESS 0x015
#define GP_WB_BGSC_EV_INFO_ONE_LEN     1
#define GP_WB_BGSC_EV_INFO_ONE_MASK    0x01
#define GP_WB_BGSC_EV_INFO_ONE_LSB     0

#define GP_WB_BGSC_EV_INFO_RESERVED_1_ADDRESS 0x015
#define GP_WB_BGSC_EV_INFO_RESERVED_1_LEN     1
#define GP_WB_BGSC_EV_INFO_RESERVED_1_MASK    0x02
#define GP_WB_BGSC_EV_INFO_RESERVED_1_LSB     1

#define GP_WB_BGSC_EV_INFO_LR_ADDRESS 0x015
#define GP_WB_BGSC_EV_INFO_LR_LEN     1
#define GP_WB_BGSC_EV_INFO_LR_MASK    0x04
#define GP_WB_BGSC_EV_INFO_LR_LSB     2

#define GP_WB_BGSC_EV_INFO_ENABLE_SCAN_ADDRESS 0x016
#define GP_WB_BGSC_EV_INFO_ENABLE_SCAN_LEN     1
#define GP_WB_BGSC_EV_INFO_ENABLE_SCAN_MASK    0x01
#define GP_WB_BGSC_EV_INFO_ENABLE_SCAN_LSB     0

#define GP_WB_BGSC_EV_INFO_ENABLE_INIT_ADDRESS 0x016
#define GP_WB_BGSC_EV_INFO_ENABLE_INIT_LEN     1
#define GP_WB_BGSC_EV_INFO_ENABLE_INIT_MASK    0x02
#define GP_WB_BGSC_EV_INFO_ENABLE_INIT_LSB     1

#define GP_WB_BGSC_EV_INFO_SCAN_EV_INFO_PTR_ADDRESS 0x018
#define GP_WB_BGSC_EV_INFO_SCAN_EV_INFO_PTR_LEN     2
#define GP_WB_BGSC_EV_INFO_SCAN_EV_INFO_PTR_MASK    0xFFFF
#define GP_WB_BGSC_EV_INFO_SCAN_EV_INFO_PTR_LSB     0

#define GP_WB_BGSC_EV_INFO_INIT_EV_INFO_PTR_ADDRESS 0x01a
#define GP_WB_BGSC_EV_INFO_INIT_EV_INFO_PTR_LEN     2
#define GP_WB_BGSC_EV_INFO_INIT_EV_INFO_PTR_MASK    0xFFFF
#define GP_WB_BGSC_EV_INFO_INIT_EV_INFO_PTR_LSB     0

#define GP_WB_BGSC_EV_INFO_EN_ANT_SWITCHING_ADDRESS 0x01c
#define GP_WB_BGSC_EV_INFO_EN_ANT_SWITCHING_LEN     1
#define GP_WB_BGSC_EV_INFO_EN_ANT_SWITCHING_MASK    0xFF
#define GP_WB_BGSC_EV_INFO_EN_ANT_SWITCHING_LSB     0

#define GP_WB_BGSC_EV_INFO_CURR_ANTENNA_ADDRESS 0x01d
#define GP_WB_BGSC_EV_INFO_CURR_ANTENNA_LEN     1
#define GP_WB_BGSC_EV_INFO_CURR_ANTENNA_MASK    0xFF
#define GP_WB_BGSC_EV_INFO_CURR_ANTENNA_LSB     0

#define GP_WB_BGSC_EV_INFO_RX_LIST_PTR_ADDRESS 0x01e
#define GP_WB_BGSC_EV_INFO_RX_LIST_PTR_LEN     2
#define GP_WB_BGSC_EV_INFO_RX_LIST_PTR_MASK    0xFFFF
#define GP_WB_BGSC_EV_INFO_RX_LIST_PTR_LSB     0

#define GP_WB_BGSC_EV_INFO_MS_ALLOWED_ADDRESS 0x020
#define GP_WB_BGSC_EV_INFO_MS_ALLOWED_LEN     1
#define GP_WB_BGSC_EV_INFO_MS_ALLOWED_MASK    0x01
#define GP_WB_BGSC_EV_INFO_MS_ALLOWED_LSB     0

#define GP_WB_BGSC_EV_INFO_ELAPSED_SCAN_TIME_ADDRESS 0x024
#define GP_WB_BGSC_EV_INFO_ELAPSED_SCAN_TIME_LEN     3
#define GP_WB_BGSC_EV_INFO_ELAPSED_SCAN_TIME_MASK    0xFFFFFF
#define GP_WB_BGSC_EV_INFO_ELAPSED_SCAN_TIME_LSB     0

#define GP_WB_BGSC_EV_INFO_LAST_SCAN_START_TIME_ADDRESS 0x028
#define GP_WB_BGSC_EV_INFO_LAST_SCAN_START_TIME_LEN     4
#define GP_WB_BGSC_EV_INFO_LAST_SCAN_START_TIME_MASK    0xFFFFFFFF
#define GP_WB_BGSC_EV_INFO_LAST_SCAN_START_TIME_LSB     0

#define GP_WB_BGSC_EV_INFO_INIT_COMMON_EXT_INFO_BASE_PTR_DEPR_ADDRESS 0x02c
#define GP_WB_BGSC_EV_INFO_INIT_COMMON_EXT_INFO_BASE_PTR_DEPR_LEN     2
#define GP_WB_BGSC_EV_INFO_INIT_COMMON_EXT_INFO_BASE_PTR_DEPR_MASK    0xFFFF
#define GP_WB_BGSC_EV_INFO_INIT_COMMON_EXT_INFO_BASE_PTR_DEPR_LSB     0

#define GP_WB_BGSC_EV_INFO_SCAN_COMMON_EXT_INFO_BASE_PTR_DEPR_ADDRESS 0x02e
#define GP_WB_BGSC_EV_INFO_SCAN_COMMON_EXT_INFO_BASE_PTR_DEPR_LEN     2
#define GP_WB_BGSC_EV_INFO_SCAN_COMMON_EXT_INFO_BASE_PTR_DEPR_MASK    0xFFFF
#define GP_WB_BGSC_EV_INFO_SCAN_COMMON_EXT_INFO_BASE_PTR_DEPR_LSB     0

/***************************
 * layout: scan_asc
 ***************************/
#define GP_WB_SCAN_ASC_SIZE  0x0008
#define GP_WB_SCAN_ASC_MAX_MEMBER_SIZE  2

#define GP_WB_SCAN_ASC_PRIORITY_ADDRESS 0x000
#define GP_WB_SCAN_ASC_PRIORITY_LEN     1
#define GP_WB_SCAN_ASC_PRIORITY_MASK    0xFF
#define GP_WB_SCAN_ASC_PRIORITY_LSB     0

#define GP_WB_SCAN_ASC_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_SCAN_ASC_SUSPEND_EVENT_LEN     1
#define GP_WB_SCAN_ASC_SUSPEND_EVENT_MASK    0x01
#define GP_WB_SCAN_ASC_SUSPEND_EVENT_LSB     0

#define GP_WB_SCAN_ASC_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_SCAN_ASC_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_SCAN_ASC_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_SCAN_ASC_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_SCAN_ASC_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_SCAN_ASC_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_SCAN_ASC_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_SCAN_ASC_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_SCAN_ASC_IN_USE_ADDRESS 0x004
#define GP_WB_SCAN_ASC_IN_USE_LEN     1
#define GP_WB_SCAN_ASC_IN_USE_MASK    0x01
#define GP_WB_SCAN_ASC_IN_USE_LSB     0

#define GP_WB_SCAN_ASC_HALTED_ADDRESS 0x004
#define GP_WB_SCAN_ASC_HALTED_LEN     1
#define GP_WB_SCAN_ASC_HALTED_MASK    0x02
#define GP_WB_SCAN_ASC_HALTED_LSB     1

#define GP_WB_SCAN_ASC_VALID_ADI_ADDRESS 0x004
#define GP_WB_SCAN_ASC_VALID_ADI_LEN     1
#define GP_WB_SCAN_ASC_VALID_ADI_MASK    0x04
#define GP_WB_SCAN_ASC_VALID_ADI_LSB     2

#define GP_WB_SCAN_ASC_PRIM_PHY_ACTIVE_SCAN_ADDRESS 0x004
#define GP_WB_SCAN_ASC_PRIM_PHY_ACTIVE_SCAN_LEN     1
#define GP_WB_SCAN_ASC_PRIM_PHY_ACTIVE_SCAN_MASK    0x08
#define GP_WB_SCAN_ASC_PRIM_PHY_ACTIVE_SCAN_LSB     3

#define GP_WB_SCAN_ASC_IRK_IDX_ADDRESS 0x005
#define GP_WB_SCAN_ASC_IRK_IDX_LEN     1
#define GP_WB_SCAN_ASC_IRK_IDX_MASK    0xFF
#define GP_WB_SCAN_ASC_IRK_IDX_LSB     0

#define GP_WB_SCAN_ASC_ADI_ADDRESS 0x006
#define GP_WB_SCAN_ASC_ADI_LEN     2
#define GP_WB_SCAN_ASC_ADI_MASK    0xFFFF
#define GP_WB_SCAN_ASC_ADI_LSB     0

/***************************
 * layout: per_asc
 ***************************/
#define GP_WB_PER_ASC_SIZE  0x000C
#define GP_WB_PER_ASC_MAX_MEMBER_SIZE  4

#define GP_WB_PER_ASC_PRIORITY_ADDRESS 0x000
#define GP_WB_PER_ASC_PRIORITY_LEN     1
#define GP_WB_PER_ASC_PRIORITY_MASK    0xFF
#define GP_WB_PER_ASC_PRIORITY_LSB     0

#define GP_WB_PER_ASC_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_PER_ASC_SUSPEND_EVENT_LEN     1
#define GP_WB_PER_ASC_SUSPEND_EVENT_MASK    0x01
#define GP_WB_PER_ASC_SUSPEND_EVENT_LSB     0

#define GP_WB_PER_ASC_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_PER_ASC_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_PER_ASC_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_PER_ASC_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_PER_ASC_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_PER_ASC_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_PER_ASC_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_PER_ASC_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_PER_ASC_ADV_ACCESS_ADDRESS_ADDRESS 0x004
#define GP_WB_PER_ASC_ADV_ACCESS_ADDRESS_LEN     4
#define GP_WB_PER_ASC_ADV_ACCESS_ADDRESS_MASK    0xFFFFFFFF
#define GP_WB_PER_ASC_ADV_ACCESS_ADDRESS_LSB     0

#define GP_WB_PER_ASC_ADV_CRC_INIT_ADDRESS 0x008
#define GP_WB_PER_ASC_ADV_CRC_INIT_LEN     3
#define GP_WB_PER_ASC_ADV_CRC_INIT_MASK    0xFFFFFF
#define GP_WB_PER_ASC_ADV_CRC_INIT_LSB     0

#define GP_WB_PER_ASC_CH_MAP_IDX_ADDRESS 0x00b
#define GP_WB_PER_ASC_CH_MAP_IDX_LEN     1
#define GP_WB_PER_ASC_CH_MAP_IDX_MASK    0xFF
#define GP_WB_PER_ASC_CH_MAP_IDX_LSB     0

/***************************
 * layout: sync_c
 ***************************/
#define GP_WB_SYNC_C_SIZE  0x0014
#define GP_WB_SYNC_C_MAX_MEMBER_SIZE  4

#define GP_WB_SYNC_C_PRIORITY_ADDRESS 0x000
#define GP_WB_SYNC_C_PRIORITY_LEN     1
#define GP_WB_SYNC_C_PRIORITY_MASK    0xFF
#define GP_WB_SYNC_C_PRIORITY_LSB     0

#define GP_WB_SYNC_C_SUSPEND_EVENT_ADDRESS 0x001
#define GP_WB_SYNC_C_SUSPEND_EVENT_LEN     1
#define GP_WB_SYNC_C_SUSPEND_EVENT_MASK    0x01
#define GP_WB_SYNC_C_SUSPEND_EVENT_LSB     0

#define GP_WB_SYNC_C_EXTENDED_PRIO_EN_ADDRESS 0x001
#define GP_WB_SYNC_C_EXTENDED_PRIO_EN_LEN     1
#define GP_WB_SYNC_C_EXTENDED_PRIO_EN_MASK    0x02
#define GP_WB_SYNC_C_EXTENDED_PRIO_EN_LSB     1

#define GP_WB_SYNC_C_NR_CONSEC_SKIPPED_EVENTS_ADDRESS 0x002
#define GP_WB_SYNC_C_NR_CONSEC_SKIPPED_EVENTS_LEN     2
#define GP_WB_SYNC_C_NR_CONSEC_SKIPPED_EVENTS_MASK    0xFFFF
#define GP_WB_SYNC_C_NR_CONSEC_SKIPPED_EVENTS_LSB     0

#define GP_WB_SYNC_C_CH_MAP_IDX_ADDRESS 0x004
#define GP_WB_SYNC_C_CH_MAP_IDX_LEN     1
#define GP_WB_SYNC_C_CH_MAP_IDX_MASK    0xFF
#define GP_WB_SYNC_C_CH_MAP_IDX_LSB     0

#define GP_WB_SYNC_C_ADV_ACCESS_ADDRESS_ADDRESS 0x008
#define GP_WB_SYNC_C_ADV_ACCESS_ADDRESS_LEN     4
#define GP_WB_SYNC_C_ADV_ACCESS_ADDRESS_MASK    0xFFFFFFFF
#define GP_WB_SYNC_C_ADV_ACCESS_ADDRESS_LSB     0

#define GP_WB_SYNC_C_ADV_CRC_INIT_ADDRESS 0x00c
#define GP_WB_SYNC_C_ADV_CRC_INIT_LEN     3
#define GP_WB_SYNC_C_ADV_CRC_INIT_MASK    0xFFFFFF
#define GP_WB_SYNC_C_ADV_CRC_INIT_LSB     0

#define GP_WB_SYNC_C_HALTED_ADDRESS 0x00f
#define GP_WB_SYNC_C_HALTED_LEN     1
#define GP_WB_SYNC_C_HALTED_MASK    0x01
#define GP_WB_SYNC_C_HALTED_LSB     0

#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_PRESENT_ADDRESS 0x00f
#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_PRESENT_LEN     1
#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_PRESENT_MASK    0x02
#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_PRESENT_LSB     1

#define GP_WB_SYNC_C_RX_BT_VALIDATION_THRESH_ADDRESS 0x010
#define GP_WB_SYNC_C_RX_BT_VALIDATION_THRESH_LEN     2
#define GP_WB_SYNC_C_RX_BT_VALIDATION_THRESH_MASK    0xFFFF
#define GP_WB_SYNC_C_RX_BT_VALIDATION_THRESH_LSB     0

#define GP_WB_SYNC_C_RX_BT_VALIDATION_N_ADDRESS 0x012
#define GP_WB_SYNC_C_RX_BT_VALIDATION_N_LEN     1
#define GP_WB_SYNC_C_RX_BT_VALIDATION_N_MASK    0xFF
#define GP_WB_SYNC_C_RX_BT_VALIDATION_N_LSB     0

#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_N_ADDRESS 0x013
#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_N_LEN     1
#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_N_MASK    0xFF
#define GP_WB_SYNC_C_RX_BT_FAKE_PREAMBLE_N_LSB     0

/***************************
 * layout: tx_power_config
 ***************************/
#define GP_WB_TX_POWER_CONFIG_SIZE  0x0010
#define GP_WB_TX_POWER_CONFIG_MAX_MEMBER_SIZE  8

#define GP_WB_TX_POWER_CONFIG_PA_POWER_SETTING_TABLE_PTR_ADDRESS 0x000
#define GP_WB_TX_POWER_CONFIG_PA_POWER_SETTING_TABLE_PTR_LEN     2
#define GP_WB_TX_POWER_CONFIG_PA_POWER_SETTING_TABLE_PTR_MASK    0xFFFF
#define GP_WB_TX_POWER_CONFIG_PA_POWER_SETTING_TABLE_PTR_LSB     0

#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_PTR_ADDRESS 0x002
#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_PTR_LEN     2
#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_PTR_MASK    0xFFFF
#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_PTR_LSB     0

#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_SIZE_ADDRESS 0x004
#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_SIZE_LEN     1
#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_SIZE_MASK    0xFF
#define GP_WB_TX_POWER_CONFIG_POWER_LIMITATION_TABLE_SIZE_LSB     0

#define GP_WB_TX_POWER_CONFIG_CLOSED_LOOP_ENABLED_ADDRESS 0x005
#define GP_WB_TX_POWER_CONFIG_CLOSED_LOOP_ENABLED_LEN     1
#define GP_WB_TX_POWER_CONFIG_CLOSED_LOOP_ENABLED_MASK    0x01
#define GP_WB_TX_POWER_CONFIG_CLOSED_LOOP_ENABLED_LSB     0

#define GP_WB_TX_POWER_CONFIG_ADC_BUFFER_ADDRESS 0x005
#define GP_WB_TX_POWER_CONFIG_ADC_BUFFER_LEN     1
#define GP_WB_TX_POWER_CONFIG_ADC_BUFFER_MASK    0x06
#define GP_WB_TX_POWER_CONFIG_ADC_BUFFER_LSB     1

#define GP_WB_TX_POWER_CONFIG_MEASUREMENT_DONE_MEM_PTR_ADDRESS 0x006
#define GP_WB_TX_POWER_CONFIG_MEASUREMENT_DONE_MEM_PTR_LEN     2
#define GP_WB_TX_POWER_CONFIG_MEASUREMENT_DONE_MEM_PTR_MASK    0xFFFF
#define GP_WB_TX_POWER_CONFIG_MEASUREMENT_DONE_MEM_PTR_LSB     0

#define GP_WB_TX_POWER_CONFIG_CHANNELS_TO_MEASURE_ADDRESS 0x008
#define GP_WB_TX_POWER_CONFIG_CHANNELS_TO_MEASURE_LEN     8
#define GP_WB_TX_POWER_CONFIG_CHANNELS_TO_MEASURE_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_TX_POWER_CONFIG_CHANNELS_TO_MEASURE_LSB     0

/***************************
 * layout: tx_power_limit
 ***************************/
#define GP_WB_TX_POWER_LIMIT_SIZE  0x0002
#define GP_WB_TX_POWER_LIMIT_MAX_MEMBER_SIZE  2

#define GP_WB_TX_POWER_LIMIT_FLL_CHANNEL_ADDRESS 0x000
#define GP_WB_TX_POWER_LIMIT_FLL_CHANNEL_LEN     1
#define GP_WB_TX_POWER_LIMIT_FLL_CHANNEL_MASK    0x00FF
#define GP_WB_TX_POWER_LIMIT_FLL_CHANNEL_LSB     0

#define GP_WB_TX_POWER_LIMIT_PA_POWER_TABLE_INDEX_ADDRESS 0x000
#define GP_WB_TX_POWER_LIMIT_PA_POWER_TABLE_INDEX_LEN     1
#define GP_WB_TX_POWER_LIMIT_PA_POWER_TABLE_INDEX_MASK    0xFF00
#define GP_WB_TX_POWER_LIMIT_PA_POWER_TABLE_INDEX_LSB     8

/***************************
 * layout: tx_power_measurement_done
 ***************************/
#define GP_WB_TX_POWER_MEASUREMENT_DONE_SIZE  0x0004
#define GP_WB_TX_POWER_MEASUREMENT_DONE_MAX_MEMBER_SIZE  4

#define GP_WB_TX_POWER_MEASUREMENT_DONE_PA_POWER_TABLE_INDEX_ADDRESS 0x000
#define GP_WB_TX_POWER_MEASUREMENT_DONE_PA_POWER_TABLE_INDEX_LEN     1
#define GP_WB_TX_POWER_MEASUREMENT_DONE_PA_POWER_TABLE_INDEX_MASK    0x000000FF
#define GP_WB_TX_POWER_MEASUREMENT_DONE_PA_POWER_TABLE_INDEX_LSB     0

#define GP_WB_TX_POWER_MEASUREMENT_DONE_USED_TX_POWER_SETTING_ADDRESS 0x000
#define GP_WB_TX_POWER_MEASUREMENT_DONE_USED_TX_POWER_SETTING_LEN     1
#define GP_WB_TX_POWER_MEASUREMENT_DONE_USED_TX_POWER_SETTING_MASK    0x0000FF00
#define GP_WB_TX_POWER_MEASUREMENT_DONE_USED_TX_POWER_SETTING_LSB     8

#define GP_WB_TX_POWER_MEASUREMENT_DONE_DETECTED_VOLTAGE_ADDRESS 0x000
#define GP_WB_TX_POWER_MEASUREMENT_DONE_DETECTED_VOLTAGE_LEN     2
#define GP_WB_TX_POWER_MEASUREMENT_DONE_DETECTED_VOLTAGE_MASK    0xFFFF0000
#define GP_WB_TX_POWER_MEASUREMENT_DONE_DETECTED_VOLTAGE_LSB     16

/***************************
 * layout: rx_list_entry
 ***************************/
#define GP_WB_RX_LIST_ENTRY_SIZE  0x0004
#define GP_WB_RX_LIST_ENTRY_MAX_MEMBER_SIZE  2

#define GP_WB_RX_LIST_ENTRY_ADDRESS_ADDRESS 0x000
#define GP_WB_RX_LIST_ENTRY_ADDRESS_LEN     2
#define GP_WB_RX_LIST_ENTRY_ADDRESS_MASK    0xFFFF
#define GP_WB_RX_LIST_ENTRY_ADDRESS_LSB     0

#define GP_WB_RX_LIST_ENTRY_VALUE_ADDRESS 0x002
#define GP_WB_RX_LIST_ENTRY_VALUE_LEN     1
#define GP_WB_RX_LIST_ENTRY_VALUE_MASK    0x00FF
#define GP_WB_RX_LIST_ENTRY_VALUE_LSB     0

#define GP_WB_RX_LIST_ENTRY_MASK_ADDRESS 0x002
#define GP_WB_RX_LIST_ENTRY_MASK_LEN     1
#define GP_WB_RX_LIST_ENTRY_MASK_MASK    0xFF00
#define GP_WB_RX_LIST_ENTRY_MASK_LSB     8

/***************************
 * layout: ant_switch_config
 ***************************/
#define GP_WB_ANT_SWITCH_CONFIG_SIZE  0x0029
#define GP_WB_ANT_SWITCH_CONFIG_MAX_MEMBER_SIZE  8

#define GP_WB_ANT_SWITCH_CONFIG_SEQUENCE_LENGTH_ADDRESS 0x000
#define GP_WB_ANT_SWITCH_CONFIG_SEQUENCE_LENGTH_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SEQUENCE_LENGTH_MASK    0x00FF
#define GP_WB_ANT_SWITCH_CONFIG_SEQUENCE_LENGTH_LSB     0

#define GP_WB_ANT_SWITCH_CONFIG_SLOT_DURATION_ADDRESS 0x000
#define GP_WB_ANT_SWITCH_CONFIG_SLOT_DURATION_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOT_DURATION_MASK    0xFF00
#define GP_WB_ANT_SWITCH_CONFIG_SLOT_DURATION_LSB     8

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_0_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_0_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_0_MASK    0x00000000000000FF
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_0_LSB     0

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_1_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_1_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_1_MASK    0x000000000000FF00
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_1_LSB     8

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_2_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_2_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_2_MASK    0x0000000000FF0000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_2_LSB     16

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_3_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_3_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_3_MASK    0x00000000FF000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_3_LSB     24

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_4_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_4_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_4_MASK    0x000000FF00000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_4_LSB     32

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_5_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_5_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_5_MASK    0x0000FF0000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_5_LSB     40

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_6_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_6_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_6_MASK    0x00FF000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_6_LSB     48

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_7_ADDRESS 0x004
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_7_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_7_MASK    0xFF00000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_7_LSB     56

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_8_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_8_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_8_MASK    0x00000000000000FF
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_8_LSB     0

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_9_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_9_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_9_MASK    0x000000000000FF00
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_9_LSB     8

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_10_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_10_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_10_MASK    0x0000000000FF0000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_10_LSB     16

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_11_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_11_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_11_MASK    0x00000000FF000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_11_LSB     24

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_12_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_12_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_12_MASK    0x000000FF00000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_12_LSB     32

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_13_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_13_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_13_MASK    0x0000FF0000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_13_LSB     40

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_14_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_14_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_14_MASK    0x00FF000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_14_LSB     48

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_15_ADDRESS 0x00c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_15_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_15_MASK    0xFF00000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_15_LSB     56

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_16_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_16_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_16_MASK    0x00000000000000FF
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_16_LSB     0

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_17_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_17_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_17_MASK    0x000000000000FF00
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_17_LSB     8

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_18_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_18_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_18_MASK    0x0000000000FF0000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_18_LSB     16

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_19_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_19_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_19_MASK    0x00000000FF000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_19_LSB     24

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_20_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_20_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_20_MASK    0x000000FF00000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_20_LSB     32

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_21_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_21_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_21_MASK    0x0000FF0000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_21_LSB     40

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_22_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_22_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_22_MASK    0x00FF000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_22_LSB     48

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_23_ADDRESS 0x014
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_23_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_23_MASK    0xFF00000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_23_LSB     56

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_24_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_24_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_24_MASK    0x00000000000000FF
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_24_LSB     0

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_25_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_25_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_25_MASK    0x000000000000FF00
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_25_LSB     8

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_26_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_26_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_26_MASK    0x0000000000FF0000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_26_LSB     16

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_27_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_27_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_27_MASK    0x00000000FF000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_27_LSB     24

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_28_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_28_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_28_MASK    0x000000FF00000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_28_LSB     32

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_29_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_29_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_29_MASK    0x0000FF0000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_29_LSB     40

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_30_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_30_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_30_MASK    0x00FF000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_30_LSB     48

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_31_ADDRESS 0x01c
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_31_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_31_MASK    0xFF00000000000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_31_LSB     56

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_32_ADDRESS 0x024
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_32_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_32_MASK    0x00000000FF
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_32_LSB     0

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_33_ADDRESS 0x024
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_33_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_33_MASK    0x000000FF00
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_33_LSB     8

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_34_ADDRESS 0x024
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_34_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_34_MASK    0x0000FF0000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_34_LSB     16

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_35_ADDRESS 0x024
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_35_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_35_MASK    0x00FF000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_35_LSB     24

#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_36_ADDRESS 0x024
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_36_LEN     1
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_36_MASK    0xFF00000000
#define GP_WB_ANT_SWITCH_CONFIG_SLOTS_36_LSB     32

/***************************
 * layout: timer
 ***************************/
#define GP_WB_TIMER_SIZE  0x0009
#define GP_WB_TIMER_MAX_MEMBER_SIZE  2

#define GP_WB_TIMER_PRESCALER_DIV_ADDRESS 0x000
#define GP_WB_TIMER_PRESCALER_DIV_LEN     1
#define GP_WB_TIMER_PRESCALER_DIV_MASK    0x0F
#define GP_WB_TIMER_PRESCALER_DIV_LSB     0

#define GP_WB_TIMER_CLK_SEL_ADDRESS 0x000
#define GP_WB_TIMER_CLK_SEL_LEN     1
#define GP_WB_TIMER_CLK_SEL_MASK    0x70
#define GP_WB_TIMER_CLK_SEL_LSB     4

#define GP_WB_TIMER_THRESHOLD_ADDRESS 0x002
#define GP_WB_TIMER_THRESHOLD_LEN     2
#define GP_WB_TIMER_THRESHOLD_MASK    0xFFFF
#define GP_WB_TIMER_THRESHOLD_LSB     0

#define GP_WB_TIMER_VALUE_ADDRESS 0x004
#define GP_WB_TIMER_VALUE_LEN     2
#define GP_WB_TIMER_VALUE_MASK    0xFFFF
#define GP_WB_TIMER_VALUE_LSB     0

#define GP_WB_TIMER_PRESET_ADDRESS 0x006
#define GP_WB_TIMER_PRESET_LEN     1
#define GP_WB_TIMER_PRESET_MASK    0x01
#define GP_WB_TIMER_PRESET_LSB     0

#define GP_WB_TIMER_UNMASKED_WRAP_INTERRUPT_ADDRESS 0x007
#define GP_WB_TIMER_UNMASKED_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMER_UNMASKED_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMER_UNMASKED_WRAP_INTERRUPT_LSB     0

#define GP_WB_TIMER_CLR_WRAP_INTERRUPT_ADDRESS 0x008
#define GP_WB_TIMER_CLR_WRAP_INTERRUPT_LEN     1
#define GP_WB_TIMER_CLR_WRAP_INTERRUPT_MASK    0x01
#define GP_WB_TIMER_CLR_WRAP_INTERRUPT_LSB     0

/***************************
 * layout: uart
 ***************************/
#define GP_WB_UART_SIZE  0x000A
#define GP_WB_UART_MAX_MEMBER_SIZE  2

#define GP_WB_UART_TX_DATA_0_ADDRESS 0x000
#define GP_WB_UART_TX_DATA_0_LEN     1
#define GP_WB_UART_TX_DATA_0_MASK    0xFF
#define GP_WB_UART_TX_DATA_0_LSB     0

#define GP_WB_UART_TX_DATA_1_ADDRESS 0x001
#define GP_WB_UART_TX_DATA_1_LEN     1
#define GP_WB_UART_TX_DATA_1_MASK    0x01
#define GP_WB_UART_TX_DATA_1_LSB     0

#define GP_WB_UART_RX_DATA_0_ADDRESS 0x002
#define GP_WB_UART_RX_DATA_0_LEN     1
#define GP_WB_UART_RX_DATA_0_MASK    0xFF
#define GP_WB_UART_RX_DATA_0_LSB     0

#define GP_WB_UART_RX_DATA_1_ADDRESS 0x003
#define GP_WB_UART_RX_DATA_1_LEN     1
#define GP_WB_UART_RX_DATA_1_MASK    0x01
#define GP_WB_UART_RX_DATA_1_LSB     0

#define GP_WB_UART_BAUD_RATE_ADDRESS 0x004
#define GP_WB_UART_BAUD_RATE_LEN     2
#define GP_WB_UART_BAUD_RATE_MASK    0x0FFF
#define GP_WB_UART_BAUD_RATE_LSB     0

#define GP_WB_UART_DATA_BITS_ADDRESS 0x006
#define GP_WB_UART_DATA_BITS_LEN     1
#define GP_WB_UART_DATA_BITS_MASK    0x000F
#define GP_WB_UART_DATA_BITS_LSB     0

#define GP_WB_UART_PARITY_ADDRESS 0x006
#define GP_WB_UART_PARITY_LEN     1
#define GP_WB_UART_PARITY_MASK    0x0030
#define GP_WB_UART_PARITY_LSB     4

#define GP_WB_UART_STOP_BITS_ADDRESS 0x006
#define GP_WB_UART_STOP_BITS_LEN     1
#define GP_WB_UART_STOP_BITS_MASK    0x0040
#define GP_WB_UART_STOP_BITS_LSB     6

#define GP_WB_UART_USE_SYNC_BIT_ADDRESS 0x006
#define GP_WB_UART_USE_SYNC_BIT_LEN     1
#define GP_WB_UART_USE_SYNC_BIT_MASK    0x0080
#define GP_WB_UART_USE_SYNC_BIT_LSB     7

#define GP_WB_UART_RX_ENABLE_ADDRESS 0x006
#define GP_WB_UART_RX_ENABLE_LEN     1
#define GP_WB_UART_RX_ENABLE_MASK    0x0100
#define GP_WB_UART_RX_ENABLE_LSB     8

#define GP_WB_UART_BIT_REVERSE_REPLY_ADDRESS 0x006
#define GP_WB_UART_BIT_REVERSE_REPLY_LEN     1
#define GP_WB_UART_BIT_REVERSE_REPLY_MASK    0x0200
#define GP_WB_UART_BIT_REVERSE_REPLY_LSB     9

#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_ADDRESS 0x008
#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_MASK    0x01
#define GP_WB_UART_UNMASKED_TX_NOT_BUSY_INTERRUPT_LSB     0

#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_ADDRESS 0x008
#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_MASK    0x02
#define GP_WB_UART_UNMASKED_TX_NOT_FULL_INTERRUPT_LSB     1

#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_ADDRESS 0x008
#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_MASK    0x04
#define GP_WB_UART_UNMASKED_RX_NOT_EMPTY_INTERRUPT_LSB     2

#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_ADDRESS 0x008
#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_MASK    0x08
#define GP_WB_UART_UNMASKED_RX_OVERRUN_INTERRUPT_LSB     3

#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_ADDRESS 0x008
#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_MASK    0x10
#define GP_WB_UART_UNMASKED_RX_PARITY_ERROR_INTERRUPT_LSB     4

#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_ADDRESS 0x008
#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_MASK    0x20
#define GP_WB_UART_UNMASKED_RX_FRAMING_ERROR_INTERRUPT_LSB     5

#define GP_WB_UART_RX_NOT_BUSY_ADDRESS 0x008
#define GP_WB_UART_RX_NOT_BUSY_LEN     1
#define GP_WB_UART_RX_NOT_BUSY_MASK    0x40
#define GP_WB_UART_RX_NOT_BUSY_LSB     6

#define GP_WB_UART_CLR_RX_OVERRUN_INTERRUPT_ADDRESS 0x009
#define GP_WB_UART_CLR_RX_OVERRUN_INTERRUPT_LEN     1
#define GP_WB_UART_CLR_RX_OVERRUN_INTERRUPT_MASK    0x01
#define GP_WB_UART_CLR_RX_OVERRUN_INTERRUPT_LSB     0

#define GP_WB_UART_CLR_RX_PARITY_ERROR_INTERRUPT_ADDRESS 0x009
#define GP_WB_UART_CLR_RX_PARITY_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_CLR_RX_PARITY_ERROR_INTERRUPT_MASK    0x02
#define GP_WB_UART_CLR_RX_PARITY_ERROR_INTERRUPT_LSB     1

#define GP_WB_UART_CLR_RX_FRAMING_ERROR_INTERRUPT_ADDRESS 0x009
#define GP_WB_UART_CLR_RX_FRAMING_ERROR_INTERRUPT_LEN     1
#define GP_WB_UART_CLR_RX_FRAMING_ERROR_INTERRUPT_MASK    0x04
#define GP_WB_UART_CLR_RX_FRAMING_ERROR_INTERRUPT_LSB     2

/***************************
 * layout: dma_sg_descriptor
 ***************************/
#define GP_WB_DMA_SG_DESCRIPTOR_SIZE  0x0010
#define GP_WB_DMA_SG_DESCRIPTOR_MAX_MEMBER_SIZE  4

#define GP_WB_DMA_SG_DESCRIPTOR_ADDRESS_ADDRESS 0x000
#define GP_WB_DMA_SG_DESCRIPTOR_ADDRESS_LEN     4
#define GP_WB_DMA_SG_DESCRIPTOR_ADDRESS_MASK    0xFFFFFFFF
#define GP_WB_DMA_SG_DESCRIPTOR_ADDRESS_LSB     0

#define GP_WB_DMA_SG_DESCRIPTOR_STOP_ADDRESS 0x004
#define GP_WB_DMA_SG_DESCRIPTOR_STOP_LEN     1
#define GP_WB_DMA_SG_DESCRIPTOR_STOP_MASK    0x00000001
#define GP_WB_DMA_SG_DESCRIPTOR_STOP_LSB     0

#define GP_WB_DMA_SG_DESCRIPTOR_NEXT_ADDRESS 0x004
#define GP_WB_DMA_SG_DESCRIPTOR_NEXT_LEN     4
#define GP_WB_DMA_SG_DESCRIPTOR_NEXT_MASK    0xFFFFFFFC
#define GP_WB_DMA_SG_DESCRIPTOR_NEXT_LSB     2

#define GP_WB_DMA_SG_DESCRIPTOR_LENGTH_ADDRESS 0x008
#define GP_WB_DMA_SG_DESCRIPTOR_LENGTH_LEN     4
#define GP_WB_DMA_SG_DESCRIPTOR_LENGTH_MASK    0x0FFFFFFF
#define GP_WB_DMA_SG_DESCRIPTOR_LENGTH_LSB     0

#define GP_WB_DMA_SG_DESCRIPTOR_CST_ADDRESS_ADDRESS 0x008
#define GP_WB_DMA_SG_DESCRIPTOR_CST_ADDRESS_LEN     1
#define GP_WB_DMA_SG_DESCRIPTOR_CST_ADDRESS_MASK    0x10000000
#define GP_WB_DMA_SG_DESCRIPTOR_CST_ADDRESS_LSB     28

#define GP_WB_DMA_SG_DESCRIPTOR_REALIGN_ADDRESS 0x008
#define GP_WB_DMA_SG_DESCRIPTOR_REALIGN_LEN     1
#define GP_WB_DMA_SG_DESCRIPTOR_REALIGN_MASK    0x20000000
#define GP_WB_DMA_SG_DESCRIPTOR_REALIGN_LSB     29

#define GP_WB_DMA_SG_DESCRIPTOR_DISCARD_ADDRESS 0x008
#define GP_WB_DMA_SG_DESCRIPTOR_DISCARD_LEN     1
#define GP_WB_DMA_SG_DESCRIPTOR_DISCARD_MASK    0x40000000
#define GP_WB_DMA_SG_DESCRIPTOR_DISCARD_LSB     30

#define GP_WB_DMA_SG_DESCRIPTOR_INT_EN_ADDRESS 0x008
#define GP_WB_DMA_SG_DESCRIPTOR_INT_EN_LEN     1
#define GP_WB_DMA_SG_DESCRIPTOR_INT_EN_MASK    0x80000000
#define GP_WB_DMA_SG_DESCRIPTOR_INT_EN_LSB     31

#define GP_WB_DMA_SG_DESCRIPTOR_TAG_ADDRESS 0x00c
#define GP_WB_DMA_SG_DESCRIPTOR_TAG_LEN     4
#define GP_WB_DMA_SG_DESCRIPTOR_TAG_MASK    0xFFFFFFFF
#define GP_WB_DMA_SG_DESCRIPTOR_TAG_LSB     0

/***************************
 * layout: sec_proc
 ***************************/
#define GP_WB_SEC_PROC_BASE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140000) 
#define GP_WB_SEC_PROC_SIZE  0x201C
#define GP_WB_SEC_PROC_MAX_MEMBER_SIZE  4

#define GP_WB_SEC_PROC_FETCH_ADDR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140000)
#define GP_WB_SEC_PROC_FETCH_ADDR_LEN     4
#define GP_WB_SEC_PROC_FETCH_ADDR_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_FETCH_ADDR_LSB     0

#define GP_WB_SEC_PROC_FETCH_DATA_BLOCK_LENGTH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140008)
#define GP_WB_SEC_PROC_FETCH_DATA_BLOCK_LENGTH_LEN     4
#define GP_WB_SEC_PROC_FETCH_DATA_BLOCK_LENGTH_MASK    0x0FFFFFFF
#define GP_WB_SEC_PROC_FETCH_DATA_BLOCK_LENGTH_LSB     0

#define GP_WB_SEC_PROC_FETCH_CONSTANT_ADDRESS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140008)
#define GP_WB_SEC_PROC_FETCH_CONSTANT_ADDRESS_LEN     1
#define GP_WB_SEC_PROC_FETCH_CONSTANT_ADDRESS_MASK    0x10000000
#define GP_WB_SEC_PROC_FETCH_CONSTANT_ADDRESS_LSB     28

#define GP_WB_SEC_PROC_FETCH_REALIGN_LENGTH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140008)
#define GP_WB_SEC_PROC_FETCH_REALIGN_LENGTH_LEN     1
#define GP_WB_SEC_PROC_FETCH_REALIGN_LENGTH_MASK    0x20000000
#define GP_WB_SEC_PROC_FETCH_REALIGN_LENGTH_LSB     29

#define GP_WB_SEC_PROC_FETCH_TAG_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14000c)
#define GP_WB_SEC_PROC_FETCH_TAG_LEN     4
#define GP_WB_SEC_PROC_FETCH_TAG_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_FETCH_TAG_LSB     0

#define GP_WB_SEC_PROC_PUSH_ADDR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140010)
#define GP_WB_SEC_PROC_PUSH_ADDR_LEN     4
#define GP_WB_SEC_PROC_PUSH_ADDR_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_PUSH_ADDR_LSB     0

#define GP_WB_SEC_PROC_PUSH_DATA_BLOCK_LENGTH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140018)
#define GP_WB_SEC_PROC_PUSH_DATA_BLOCK_LENGTH_LEN     4
#define GP_WB_SEC_PROC_PUSH_DATA_BLOCK_LENGTH_MASK    0x0FFFFFFF
#define GP_WB_SEC_PROC_PUSH_DATA_BLOCK_LENGTH_LSB     0

#define GP_WB_SEC_PROC_PUSH_CONSTANT_ADDRESS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140018)
#define GP_WB_SEC_PROC_PUSH_CONSTANT_ADDRESS_LEN     1
#define GP_WB_SEC_PROC_PUSH_CONSTANT_ADDRESS_MASK    0x10000000
#define GP_WB_SEC_PROC_PUSH_CONSTANT_ADDRESS_LSB     28

#define GP_WB_SEC_PROC_PUSH_REALIGN_LENGTH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140018)
#define GP_WB_SEC_PROC_PUSH_REALIGN_LENGTH_LEN     1
#define GP_WB_SEC_PROC_PUSH_REALIGN_LENGTH_MASK    0x20000000
#define GP_WB_SEC_PROC_PUSH_REALIGN_LENGTH_LSB     29

#define GP_WB_SEC_PROC_PUSH_DISCARD_DATA_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140018)
#define GP_WB_SEC_PROC_PUSH_DISCARD_DATA_LEN     1
#define GP_WB_SEC_PROC_PUSH_DISCARD_DATA_MASK    0x40000000
#define GP_WB_SEC_PROC_PUSH_DISCARD_DATA_LSB     30

#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14001c)
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_EN_LEN     1
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_EN_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_EN_LSB     0

#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14001c)
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_EN_LEN     1
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_EN_MASK    0x02
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_EN_LSB     1

#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14001c)
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_EN_LEN     1
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_EN_MASK    0x04
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_EN_LSB     2

#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14001c)
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_EN_LEN     1
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_EN_MASK    0x08
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_EN_LSB     3

#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14001c)
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_EN_LEN     1
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_EN_MASK    0x10
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_EN_LSB     4

#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14001c)
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_EN_LEN     1
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_EN_MASK    0x20
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_EN_LSB     5

#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENSET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140020)
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENSET_LEN     1
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENSET_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENSET_LSB     0

#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENSET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140020)
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENSET_LEN     1
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENSET_MASK    0x02
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENSET_LSB     1

#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENSET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140020)
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENSET_LEN     1
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENSET_MASK    0x04
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENSET_LSB     2

#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENSET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140020)
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENSET_LEN     1
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENSET_MASK    0x08
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENSET_LSB     3

#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENSET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140020)
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENSET_LEN     1
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENSET_MASK    0x10
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENSET_LSB     4

#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENSET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140020)
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENSET_LEN     1
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENSET_MASK    0x20
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENSET_LSB     5

#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140024)
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENCLR_LEN     1
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENCLR_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_ENCLR_LSB     0

#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140024)
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENCLR_LEN     1
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENCLR_MASK    0x02
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_ENCLR_LSB     1

#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140024)
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENCLR_LEN     1
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENCLR_MASK    0x04
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_ENCLR_LSB     2

#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140024)
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENCLR_LEN     1
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENCLR_MASK    0x08
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_ENCLR_LSB     3

#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140024)
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENCLR_LEN     1
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENCLR_MASK    0x10
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_ENCLR_LSB     4

#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140024)
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENCLR_LEN     1
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENCLR_MASK    0x20
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_ENCLR_LSB     5

#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATRAW_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140028)
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATRAW_LEN     1
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATRAW_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATRAW_LSB     0

#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATRAW_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140028)
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATRAW_LEN     1
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATRAW_MASK    0x02
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATRAW_LSB     1

#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATRAW_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140028)
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATRAW_LEN     1
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATRAW_MASK    0x04
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATRAW_LSB     2

#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATRAW_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140028)
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATRAW_LEN     1
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATRAW_MASK    0x08
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATRAW_LSB     3

#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATRAW_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140028)
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATRAW_LEN     1
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATRAW_MASK    0x10
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATRAW_LSB     4

#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATRAW_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140028)
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATRAW_LEN     1
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATRAW_MASK    0x20
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATRAW_LSB     5

#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STAT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14002c)
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STAT_LEN     1
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STAT_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STAT_LSB     0

#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STAT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14002c)
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STAT_LEN     1
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STAT_MASK    0x02
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STAT_LSB     1

#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STAT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14002c)
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STAT_LEN     1
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STAT_MASK    0x04
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STAT_LSB     2

#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STAT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14002c)
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STAT_LEN     1
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STAT_MASK    0x08
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STAT_LSB     3

#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STAT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14002c)
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STAT_LEN     1
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STAT_MASK    0x10
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STAT_LSB     4

#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STAT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14002c)
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STAT_LEN     1
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STAT_MASK    0x20
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STAT_LSB     5

#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140030)
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATCLR_LEN     1
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATCLR_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_END_OF_BLOCK_INT_STATCLR_LSB     0

#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140030)
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATCLR_LEN     1
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATCLR_MASK    0x02
#define GP_WB_SEC_PROC_FETCHER_STOPPED_INT_STATCLR_LSB     1

#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140030)
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATCLR_LEN     1
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATCLR_MASK    0x04
#define GP_WB_SEC_PROC_FETCHER_ERROR_INT_STATCLR_LSB     2

#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140030)
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATCLR_LEN     1
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATCLR_MASK    0x08
#define GP_WB_SEC_PROC_PUSHER_END_OF_BLOCK_INT_STATCLR_LSB     3

#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140030)
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATCLR_LEN     1
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATCLR_MASK    0x10
#define GP_WB_SEC_PROC_PUSHER_STOPPED_INT_STATCLR_LSB     4

#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATCLR_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140030)
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATCLR_LEN     1
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATCLR_MASK    0x20
#define GP_WB_SEC_PROC_PUSHER_ERROR_INT_STATCLR_LSB     5

#define GP_WB_SEC_PROC_FETCHER_SCATHER_GATHER_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140034)
#define GP_WB_SEC_PROC_FETCHER_SCATHER_GATHER_LEN     1
#define GP_WB_SEC_PROC_FETCHER_SCATHER_GATHER_MASK    0x01
#define GP_WB_SEC_PROC_FETCHER_SCATHER_GATHER_LSB     0

#define GP_WB_SEC_PROC_PUSHER_SCATHER_GATHER_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140034)
#define GP_WB_SEC_PROC_PUSHER_SCATHER_GATHER_LEN     1
#define GP_WB_SEC_PROC_PUSHER_SCATHER_GATHER_MASK    0x02
#define GP_WB_SEC_PROC_PUSHER_SCATHER_GATHER_LSB     1

#define GP_WB_SEC_PROC_STOP_FETCHER_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140034)
#define GP_WB_SEC_PROC_STOP_FETCHER_LEN     1
#define GP_WB_SEC_PROC_STOP_FETCHER_MASK    0x04
#define GP_WB_SEC_PROC_STOP_FETCHER_LSB     2

#define GP_WB_SEC_PROC_STOP_PUSHER_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140034)
#define GP_WB_SEC_PROC_STOP_PUSHER_LEN     1
#define GP_WB_SEC_PROC_STOP_PUSHER_MASK    0x08
#define GP_WB_SEC_PROC_STOP_PUSHER_LSB     3

#define GP_WB_SEC_PROC_SOFTWARE_RESET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140034)
#define GP_WB_SEC_PROC_SOFTWARE_RESET_LEN     1
#define GP_WB_SEC_PROC_SOFTWARE_RESET_MASK    0x10
#define GP_WB_SEC_PROC_SOFTWARE_RESET_LSB     4

#define GP_WB_SEC_PROC_START_FETCH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140038)
#define GP_WB_SEC_PROC_START_FETCH_LEN     1
#define GP_WB_SEC_PROC_START_FETCH_MASK    0x01
#define GP_WB_SEC_PROC_START_FETCH_LSB     0

#define GP_WB_SEC_PROC_START_PUSH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x140038)
#define GP_WB_SEC_PROC_START_PUSH_LEN     1
#define GP_WB_SEC_PROC_START_PUSH_MASK    0x02
#define GP_WB_SEC_PROC_START_PUSH_LSB     1

#define GP_WB_SEC_PROC_FETCHER_BUSY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_FETCHER_BUSY_LEN     1
#define GP_WB_SEC_PROC_FETCHER_BUSY_MASK    0x00000001
#define GP_WB_SEC_PROC_FETCHER_BUSY_LSB     0

#define GP_WB_SEC_PROC_PUSHER_BUSY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_PUSHER_BUSY_LEN     1
#define GP_WB_SEC_PROC_PUSHER_BUSY_MASK    0x00000002
#define GP_WB_SEC_PROC_PUSHER_BUSY_LSB     1

#define GP_WB_SEC_PROC_NOT_EMPTY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_NOT_EMPTY_LEN     1
#define GP_WB_SEC_PROC_NOT_EMPTY_MASK    0x00000010
#define GP_WB_SEC_PROC_NOT_EMPTY_LSB     4

#define GP_WB_SEC_PROC_PUSHER_WAITING_FIFO_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_PUSHER_WAITING_FIFO_LEN     1
#define GP_WB_SEC_PROC_PUSHER_WAITING_FIFO_MASK    0x00000020
#define GP_WB_SEC_PROC_PUSHER_WAITING_FIFO_LSB     5

#define GP_WB_SEC_PROC_SOFT_RST_BUSY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_SOFT_RST_BUSY_LEN     1
#define GP_WB_SEC_PROC_SOFT_RST_BUSY_MASK    0x00000040
#define GP_WB_SEC_PROC_SOFT_RST_BUSY_LSB     6

#define GP_WB_SEC_PROC_RESERVED_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_RESERVED_LEN     1
#define GP_WB_SEC_PROC_RESERVED_MASK    0x00000100
#define GP_WB_SEC_PROC_RESERVED_LSB     8

#define GP_WB_SEC_PROC_NR_OF_DATA_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14003c)
#define GP_WB_SEC_PROC_NR_OF_DATA_LEN     2
#define GP_WB_SEC_PROC_NR_OF_DATA_MASK    0xFFFF0000
#define GP_WB_SEC_PROC_NR_OF_DATA_LSB     16

#define GP_WB_SEC_PROC_ENABLE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_ENABLE_LEN     1
#define GP_WB_SEC_PROC_ENABLE_MASK    0x000001
#define GP_WB_SEC_PROC_ENABLE_LSB     0

#define GP_WB_SEC_PROC_LFSR_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_LFSR_EN_LEN     1
#define GP_WB_SEC_PROC_LFSR_EN_MASK    0x000002
#define GP_WB_SEC_PROC_LFSR_EN_LSB     1

#define GP_WB_SEC_PROC_TEST_EN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_TEST_EN_LEN     1
#define GP_WB_SEC_PROC_TEST_EN_MASK    0x000004
#define GP_WB_SEC_PROC_TEST_EN_LSB     2

#define GP_WB_SEC_PROC_COND_BYPASS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_COND_BYPASS_LEN     1
#define GP_WB_SEC_PROC_COND_BYPASS_MASK    0x000008
#define GP_WB_SEC_PROC_COND_BYPASS_LSB     3

#define GP_WB_SEC_PROC_INT_EN_REP_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_INT_EN_REP_LEN     1
#define GP_WB_SEC_PROC_INT_EN_REP_MASK    0x000010
#define GP_WB_SEC_PROC_INT_EN_REP_LSB     4

#define GP_WB_SEC_PROC_INT_EN_PROP1_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_INT_EN_PROP1_LEN     1
#define GP_WB_SEC_PROC_INT_EN_PROP1_MASK    0x000020
#define GP_WB_SEC_PROC_INT_EN_PROP1_LSB     5

#define GP_WB_SEC_PROC_INT_EN_PROP2_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_INT_EN_PROP2_LEN     1
#define GP_WB_SEC_PROC_INT_EN_PROP2_MASK    0x000040
#define GP_WB_SEC_PROC_INT_EN_PROP2_LSB     6

#define GP_WB_SEC_PROC_INT_EN_FULL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_INT_EN_FULL_LEN     1
#define GP_WB_SEC_PROC_INT_EN_FULL_MASK    0x000080
#define GP_WB_SEC_PROC_INT_EN_FULL_LSB     7

#define GP_WB_SEC_PROC_SOFT_RESET_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_SOFT_RESET_LEN     1
#define GP_WB_SEC_PROC_SOFT_RESET_MASK    0x000100
#define GP_WB_SEC_PROC_SOFT_RESET_LSB     8

#define GP_WB_SEC_PROC_FORCE_RUN_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_FORCE_RUN_LEN     1
#define GP_WB_SEC_PROC_FORCE_RUN_MASK    0x000800
#define GP_WB_SEC_PROC_FORCE_RUN_LSB     11

#define GP_WB_SEC_PROC_HEALTH_TEST_BYPASS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_HEALTH_TEST_BYPASS_LEN     1
#define GP_WB_SEC_PROC_HEALTH_TEST_BYPASS_MASK    0x001000
#define GP_WB_SEC_PROC_HEALTH_TEST_BYPASS_LSB     12

#define GP_WB_SEC_PROC_HEALTH_TEST_SEL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_HEALTH_TEST_SEL_LEN     1
#define GP_WB_SEC_PROC_HEALTH_TEST_SEL_MASK    0x004000
#define GP_WB_SEC_PROC_HEALTH_TEST_SEL_LSB     14

#define GP_WB_SEC_PROC_NB_128_BIT_BLOCKS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141000)
#define GP_WB_SEC_PROC_NB_128_BIT_BLOCKS_LEN     1
#define GP_WB_SEC_PROC_NB_128_BIT_BLOCKS_MASK    0x070000
#define GP_WB_SEC_PROC_NB_128_BIT_BLOCKS_LSB     16

#define GP_WB_SEC_PROC_FIFO_LEVEL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141004)
#define GP_WB_SEC_PROC_FIFO_LEVEL_LEN     4
#define GP_WB_SEC_PROC_FIFO_LEVEL_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_FIFO_LEVEL_LSB     0

#define GP_WB_SEC_PROC_FIFO_THRESH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141008)
#define GP_WB_SEC_PROC_FIFO_THRESH_LEN     1
#define GP_WB_SEC_PROC_FIFO_THRESH_MASK    0x01
#define GP_WB_SEC_PROC_FIFO_THRESH_LSB     0

#define GP_WB_SEC_PROC_FIFO_DEPTH_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14100c)
#define GP_WB_SEC_PROC_FIFO_DEPTH_LEN     4
#define GP_WB_SEC_PROC_FIFO_DEPTH_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_FIFO_DEPTH_LSB     0

#define GP_WB_SEC_PROC_KEY_0_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141010)
#define GP_WB_SEC_PROC_KEY_0_LEN     4
#define GP_WB_SEC_PROC_KEY_0_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_KEY_0_LSB     0

#define GP_WB_SEC_PROC_KEY_1_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141014)
#define GP_WB_SEC_PROC_KEY_1_LEN     4
#define GP_WB_SEC_PROC_KEY_1_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_KEY_1_LSB     0

#define GP_WB_SEC_PROC_KEY_2_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141018)
#define GP_WB_SEC_PROC_KEY_2_LEN     4
#define GP_WB_SEC_PROC_KEY_2_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_KEY_2_LSB     0

#define GP_WB_SEC_PROC_KEY_3_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14101c)
#define GP_WB_SEC_PROC_KEY_3_LEN     4
#define GP_WB_SEC_PROC_KEY_3_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_KEY_3_LSB     0

#define GP_WB_SEC_PROC_TEST_DATA_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141020)
#define GP_WB_SEC_PROC_TEST_DATA_LEN     4
#define GP_WB_SEC_PROC_TEST_DATA_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_TEST_DATA_LSB     0

#define GP_WB_SEC_PROC_REP_THRESHOLD_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141024)
#define GP_WB_SEC_PROC_REP_THRESHOLD_LEN     1
#define GP_WB_SEC_PROC_REP_THRESHOLD_MASK    0x3F
#define GP_WB_SEC_PROC_REP_THRESHOLD_LSB     0

#define GP_WB_SEC_PROC_PROP1_THRESHOLD_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141028)
#define GP_WB_SEC_PROC_PROP1_THRESHOLD_LEN     1
#define GP_WB_SEC_PROC_PROP1_THRESHOLD_MASK    0x3F
#define GP_WB_SEC_PROC_PROP1_THRESHOLD_LSB     0

#define GP_WB_SEC_PROC_PROP2_THRESHOLD_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14102c)
#define GP_WB_SEC_PROC_PROP2_THRESHOLD_LEN     2
#define GP_WB_SEC_PROC_PROP2_THRESHOLD_MASK    0x0FFF
#define GP_WB_SEC_PROC_PROP2_THRESHOLD_LSB     0

#define GP_WB_SEC_PROC_TEST_DATA_BUSY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_TEST_DATA_BUSY_LEN     1
#define GP_WB_SEC_PROC_TEST_DATA_BUSY_MASK    0x0001
#define GP_WB_SEC_PROC_TEST_DATA_BUSY_LSB     0

#define GP_WB_SEC_PROC_STATE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_STATE_LEN     1
#define GP_WB_SEC_PROC_STATE_MASK    0x000E
#define GP_WB_SEC_PROC_STATE_LSB     1

#define GP_WB_SEC_PROC_REP_FAIL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_REP_FAIL_LEN     1
#define GP_WB_SEC_PROC_REP_FAIL_MASK    0x0010
#define GP_WB_SEC_PROC_REP_FAIL_LSB     4

#define GP_WB_SEC_PROC_PROP1_FAIL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_PROP1_FAIL_LEN     1
#define GP_WB_SEC_PROC_PROP1_FAIL_MASK    0x0020
#define GP_WB_SEC_PROC_PROP1_FAIL_LSB     5

#define GP_WB_SEC_PROC_PROP2_FAIL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_PROP2_FAIL_LEN     1
#define GP_WB_SEC_PROC_PROP2_FAIL_MASK    0x0040
#define GP_WB_SEC_PROC_PROP2_FAIL_LSB     6

#define GP_WB_SEC_PROC_FULL_INT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_FULL_INT_LEN     1
#define GP_WB_SEC_PROC_FULL_INT_MASK    0x0080
#define GP_WB_SEC_PROC_FULL_INT_LSB     7

#define GP_WB_SEC_PROC_START_UP_FAIL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141030)
#define GP_WB_SEC_PROC_START_UP_FAIL_LEN     1
#define GP_WB_SEC_PROC_START_UP_FAIL_MASK    0x0400
#define GP_WB_SEC_PROC_START_UP_FAIL_LSB     10

#define GP_WB_SEC_PROC_INIT_WAIT_VAL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141034)
#define GP_WB_SEC_PROC_INIT_WAIT_VAL_LEN     2
#define GP_WB_SEC_PROC_INIT_WAIT_VAL_MASK    0xFFFF
#define GP_WB_SEC_PROC_INIT_WAIT_VAL_LSB     0

#define GP_WB_SEC_PROC_DISABLE_OSC_0_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141038)
#define GP_WB_SEC_PROC_DISABLE_OSC_0_LEN     4
#define GP_WB_SEC_PROC_DISABLE_OSC_0_MASK    0x01FFFFFF
#define GP_WB_SEC_PROC_DISABLE_OSC_0_LSB     0

#define GP_WB_SEC_PROC_SW_OFF_TMR_VAL_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141040)
#define GP_WB_SEC_PROC_SW_OFF_TMR_VAL_LEN     2
#define GP_WB_SEC_PROC_SW_OFF_TMR_VAL_MASK    0xFFFF
#define GP_WB_SEC_PROC_SW_OFF_TMR_VAL_LSB     0

#define GP_WB_SEC_PROC_CLK_DIV_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x141044)
#define GP_WB_SEC_PROC_CLK_DIV_LEN     1
#define GP_WB_SEC_PROC_CLK_DIV_MASK    0xFF
#define GP_WB_SEC_PROC_CLK_DIV_LSB     0

#define GP_WB_SEC_PROC_OP_PTR_A_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142000)
#define GP_WB_SEC_PROC_OP_PTR_A_LEN     1
#define GP_WB_SEC_PROC_OP_PTR_A_MASK    0x0000000F
#define GP_WB_SEC_PROC_OP_PTR_A_LSB     0

#define GP_WB_SEC_PROC_OP_PTR_B_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142000)
#define GP_WB_SEC_PROC_OP_PTR_B_LEN     1
#define GP_WB_SEC_PROC_OP_PTR_B_MASK    0x00000F00
#define GP_WB_SEC_PROC_OP_PTR_B_LSB     8

#define GP_WB_SEC_PROC_OP_PTR_C_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142000)
#define GP_WB_SEC_PROC_OP_PTR_C_LEN     1
#define GP_WB_SEC_PROC_OP_PTR_C_MASK    0x000F0000
#define GP_WB_SEC_PROC_OP_PTR_C_LSB     16

#define GP_WB_SEC_PROC_OP_PTR_N_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142000)
#define GP_WB_SEC_PROC_OP_PTR_N_LEN     1
#define GP_WB_SEC_PROC_OP_PTR_N_MASK    0x0F000000
#define GP_WB_SEC_PROC_OP_PTR_N_LSB     24

#define GP_WB_SEC_PROC_TYPE_OF_OPERATION_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_TYPE_OF_OPERATION_LEN     1
#define GP_WB_SEC_PROC_TYPE_OF_OPERATION_MASK    0x0000007F
#define GP_WB_SEC_PROC_TYPE_OF_OPERATION_LSB     0

#define GP_WB_SEC_PROC_SIZE_OF_OPERANDS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_SIZE_OF_OPERANDS_LEN     1
#define GP_WB_SEC_PROC_SIZE_OF_OPERANDS_MASK    0x00007F00
#define GP_WB_SEC_PROC_SIZE_OF_OPERANDS_LSB     8

#define GP_WB_SEC_PROC_SEL_CURVE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_SEL_CURVE_LEN     1
#define GP_WB_SEC_PROC_SEL_CURVE_MASK    0x00700000
#define GP_WB_SEC_PROC_SEL_CURVE_LSB     20

#define GP_WB_SEC_PROC_SWAP_BYTES_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_SWAP_BYTES_LEN     1
#define GP_WB_SEC_PROC_SWAP_BYTES_MASK    0x10000000
#define GP_WB_SEC_PROC_SWAP_BYTES_LSB     28

#define GP_WB_SEC_PROC_FLAG_A_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_FLAG_A_LEN     1
#define GP_WB_SEC_PROC_FLAG_A_MASK    0x20000000
#define GP_WB_SEC_PROC_FLAG_A_LSB     29

#define GP_WB_SEC_PROC_FLAG_B_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_FLAG_B_LEN     1
#define GP_WB_SEC_PROC_FLAG_B_MASK    0x40000000
#define GP_WB_SEC_PROC_FLAG_B_LSB     30

#define GP_WB_SEC_PROC_CALC_R2_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142004)
#define GP_WB_SEC_PROC_CALC_R2_LEN     1
#define GP_WB_SEC_PROC_CALC_R2_MASK    0x80000000
#define GP_WB_SEC_PROC_CALC_R2_LSB     31

#define GP_WB_SEC_PROC_PK_START_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142008)
#define GP_WB_SEC_PROC_PK_START_LEN     1
#define GP_WB_SEC_PROC_PK_START_MASK    0x01
#define GP_WB_SEC_PROC_PK_START_LSB     0

#define GP_WB_SEC_PROC_CLEAR_IRQ_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142008)
#define GP_WB_SEC_PROC_CLEAR_IRQ_LEN     1
#define GP_WB_SEC_PROC_CLEAR_IRQ_MASK    0x02
#define GP_WB_SEC_PROC_CLEAR_IRQ_LSB     1

#define GP_WB_SEC_PROC_FAIL_ADDRESS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_FAIL_ADDRESS_LEN     1
#define GP_WB_SEC_PROC_FAIL_ADDRESS_MASK    0x00000F
#define GP_WB_SEC_PROC_FAIL_ADDRESS_LSB     0

#define GP_WB_SEC_PROC_POINT_PX_NOT_ON_CURVE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_POINT_PX_NOT_ON_CURVE_LEN     1
#define GP_WB_SEC_PROC_POINT_PX_NOT_ON_CURVE_MASK    0x000010
#define GP_WB_SEC_PROC_POINT_PX_NOT_ON_CURVE_LSB     4

#define GP_WB_SEC_PROC_POINT_PX_AT_INFINITY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_POINT_PX_AT_INFINITY_LEN     1
#define GP_WB_SEC_PROC_POINT_PX_AT_INFINITY_MASK    0x000020
#define GP_WB_SEC_PROC_POINT_PX_AT_INFINITY_LSB     5

#define GP_WB_SEC_PROC_COUPLE_NOT_VALID_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_COUPLE_NOT_VALID_LEN     1
#define GP_WB_SEC_PROC_COUPLE_NOT_VALID_MASK    0x000040
#define GP_WB_SEC_PROC_COUPLE_NOT_VALID_LSB     6

#define GP_WB_SEC_PROC_PARAM_N_NOT_VALID_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_PARAM_N_NOT_VALID_LEN     1
#define GP_WB_SEC_PROC_PARAM_N_NOT_VALID_MASK    0x000080
#define GP_WB_SEC_PROC_PARAM_N_NOT_VALID_LSB     7

#define GP_WB_SEC_PROC_NOT_IMPLEMENTED_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_NOT_IMPLEMENTED_LEN     1
#define GP_WB_SEC_PROC_NOT_IMPLEMENTED_MASK    0x000100
#define GP_WB_SEC_PROC_NOT_IMPLEMENTED_LSB     8

#define GP_WB_SEC_PROC_SIGNATURE_NOT_VALID_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_SIGNATURE_NOT_VALID_LEN     1
#define GP_WB_SEC_PROC_SIGNATURE_NOT_VALID_MASK    0x000200
#define GP_WB_SEC_PROC_SIGNATURE_NOT_VALID_LSB     9

#define GP_WB_SEC_PROC_PARAM_AB_NOT_VALID_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_PARAM_AB_NOT_VALID_LEN     1
#define GP_WB_SEC_PROC_PARAM_AB_NOT_VALID_MASK    0x000400
#define GP_WB_SEC_PROC_PARAM_AB_NOT_VALID_LSB     10

#define GP_WB_SEC_PROC_NOT_INVERTIBLE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_NOT_INVERTIBLE_LEN     1
#define GP_WB_SEC_PROC_NOT_INVERTIBLE_MASK    0x000800
#define GP_WB_SEC_PROC_NOT_INVERTIBLE_LSB     11

#define GP_WB_SEC_PROC_COMPOSITE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_COMPOSITE_LEN     1
#define GP_WB_SEC_PROC_COMPOSITE_MASK    0x001000
#define GP_WB_SEC_PROC_COMPOSITE_LSB     12

#define GP_WB_SEC_PROC_NOT_QUADRATIC_RESIDUE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_NOT_QUADRATIC_RESIDUE_LEN     1
#define GP_WB_SEC_PROC_NOT_QUADRATIC_RESIDUE_MASK    0x002000
#define GP_WB_SEC_PROC_NOT_QUADRATIC_RESIDUE_LSB     13

#define GP_WB_SEC_PROC_PK_BUSY_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_PK_BUSY_LEN     1
#define GP_WB_SEC_PROC_PK_BUSY_MASK    0x010000
#define GP_WB_SEC_PROC_PK_BUSY_LSB     16

#define GP_WB_SEC_PROC_INTERRUPT_STATUS_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x14200c)
#define GP_WB_SEC_PROC_INTERRUPT_STATUS_LEN     1
#define GP_WB_SEC_PROC_INTERRUPT_STATUS_MASK    0x020000
#define GP_WB_SEC_PROC_INTERRUPT_STATUS_LSB     17

#define GP_WB_SEC_PROC_TIMER_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142014)
#define GP_WB_SEC_PROC_TIMER_LEN     4
#define GP_WB_SEC_PROC_TIMER_MASK    0xFFFFFFFF
#define GP_WB_SEC_PROC_TIMER_LSB     0

#define GP_WB_SEC_PROC_MAX_OP_SIZE_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_MAX_OP_SIZE_LEN     2
#define GP_WB_SEC_PROC_MAX_OP_SIZE_MASK    0x00000FFF
#define GP_WB_SEC_PROC_MAX_OP_SIZE_LSB     0

#define GP_WB_SEC_PROC_NB_MULT_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_NB_MULT_LEN     1
#define GP_WB_SEC_PROC_NB_MULT_MASK    0x0000F000
#define GP_WB_SEC_PROC_NB_MULT_LSB     12

#define GP_WB_SEC_PROC_PRIME_FIELD_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_PRIME_FIELD_LEN     1
#define GP_WB_SEC_PROC_PRIME_FIELD_MASK    0x00010000
#define GP_WB_SEC_PROC_PRIME_FIELD_LSB     16

#define GP_WB_SEC_PROC_BINARY_FIELD_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_BINARY_FIELD_LEN     1
#define GP_WB_SEC_PROC_BINARY_FIELD_MASK    0x00020000
#define GP_WB_SEC_PROC_BINARY_FIELD_LSB     17

#define GP_WB_SEC_PROC_P256_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_P256_LEN     1
#define GP_WB_SEC_PROC_P256_MASK    0x00100000
#define GP_WB_SEC_PROC_P256_LSB     20

#define GP_WB_SEC_PROC_P384_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_P384_LEN     1
#define GP_WB_SEC_PROC_P384_MASK    0x00200000
#define GP_WB_SEC_PROC_P384_LSB     21

#define GP_WB_SEC_PROC_P521_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_P521_LEN     1
#define GP_WB_SEC_PROC_P521_MASK    0x00400000
#define GP_WB_SEC_PROC_P521_LSB     22

#define GP_WB_SEC_PROC_P192_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_P192_LEN     1
#define GP_WB_SEC_PROC_P192_MASK    0x00800000
#define GP_WB_SEC_PROC_P192_LSB     23

#define GP_WB_SEC_PROC_CURVE_ED_25519_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_CURVE_ED_25519_LEN     1
#define GP_WB_SEC_PROC_CURVE_ED_25519_MASK    0x01000000
#define GP_WB_SEC_PROC_CURVE_ED_25519_LSB     24

#define GP_WB_SEC_PROC_DISABLE_CM_ADDRESS GP_MM_AHB_ADDR_FROM_COMPRESSED(0x142018)
#define GP_WB_SEC_PROC_DISABLE_CM_LEN     1
#define GP_WB_SEC_PROC_DISABLE_CM_MASK    0x80000000
#define GP_WB_SEC_PROC_DISABLE_CM_LSB     31

/***************************
 * layout: userlic
 ***************************/
#define GP_WB_USERLIC_BASE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200000) 
#define GP_WB_USERLIC_SIZE  0x0073
#define GP_WB_USERLIC_MAX_MEMBER_SIZE  8

#define GP_WB_USERLIC_VENDOR_BLE_ADDRESS_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200000)
#define GP_WB_USERLIC_VENDOR_BLE_ADDRESS_LEN     6
#define GP_WB_USERLIC_VENDOR_BLE_ADDRESS_MASK    0xFFFFFFFFFFFF
#define GP_WB_USERLIC_VENDOR_BLE_ADDRESS_LSB     0

#define GP_WB_USERLIC_VENDOR_ID_MAC_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200008)
#define GP_WB_USERLIC_VENDOR_ID_MAC_LEN     8
#define GP_WB_USERLIC_VENDOR_ID_MAC_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_USERLIC_VENDOR_ID_MAC_LSB     0

#define GP_WB_USERLIC_GREENPOWER_START_SOURCE_ID_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200008)
#define GP_WB_USERLIC_GREENPOWER_START_SOURCE_ID_LEN     4
#define GP_WB_USERLIC_GREENPOWER_START_SOURCE_ID_MASK    0x00000000FFFFFFFF
#define GP_WB_USERLIC_GREENPOWER_START_SOURCE_ID_LSB     0

#define GP_WB_USERLIC_NUMBER_OF_SOURCE_IDS_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200008)
#define GP_WB_USERLIC_NUMBER_OF_SOURCE_IDS_LEN     1
#define GP_WB_USERLIC_NUMBER_OF_SOURCE_IDS_MASK    0x000000FF00000000
#define GP_WB_USERLIC_NUMBER_OF_SOURCE_IDS_LSB     32

#define GP_WB_USERLIC_ZERO_PATTERN_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200008)
#define GP_WB_USERLIC_ZERO_PATTERN_LEN     3
#define GP_WB_USERLIC_ZERO_PATTERN_MASK    0xFFFFFF0000000000
#define GP_WB_USERLIC_ZERO_PATTERN_LSB     40

#define GP_WB_USERLIC_CRC_VALUE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200010)
#define GP_WB_USERLIC_CRC_VALUE_LEN     4
#define GP_WB_USERLIC_CRC_VALUE_MASK    0x00000000FFFFFFFF
#define GP_WB_USERLIC_CRC_VALUE_LSB     0

#define GP_WB_USERLIC_START_ADDRESS_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200010)
#define GP_WB_USERLIC_START_ADDRESS_LEN     3
#define GP_WB_USERLIC_START_ADDRESS_MASK    0x00FFFFFF00000000
#define GP_WB_USERLIC_START_ADDRESS_LSB     32

#define GP_WB_USERLIC_CRC_TYPE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200010)
#define GP_WB_USERLIC_CRC_TYPE_LEN     1
#define GP_WB_USERLIC_CRC_TYPE_MASK    0xFF00000000000000
#define GP_WB_USERLIC_CRC_TYPE_LSB     56

#define GP_WB_USERLIC_SIZE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200018)
#define GP_WB_USERLIC_SIZE_LEN     3
#define GP_WB_USERLIC_SIZE_MASK    0xFFFFFF
#define GP_WB_USERLIC_SIZE_LSB     0

#define GP_WB_USERLIC_VECTOR_POINTER_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001c)
#define GP_WB_USERLIC_VECTOR_POINTER_LEN     3
#define GP_WB_USERLIC_VECTOR_POINTER_MASK    0xFFFFFF
#define GP_WB_USERLIC_VECTOR_POINTER_LSB     0

#define GP_WB_USERLIC_USER_KEYS_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEYS_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEYS_WRITE_LOCK_MASK    0xFF
#define GP_WB_USERLIC_USER_KEYS_WRITE_LOCK_LSB     0

#define GP_WB_USERLIC_USER_KEY_0_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_0_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_0_WRITE_LOCK_MASK    0x01
#define GP_WB_USERLIC_USER_KEY_0_WRITE_LOCK_LSB     0

#define GP_WB_USERLIC_USER_KEY_1_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_1_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_1_WRITE_LOCK_MASK    0x02
#define GP_WB_USERLIC_USER_KEY_1_WRITE_LOCK_LSB     1

#define GP_WB_USERLIC_USER_KEY_2_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_2_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_2_WRITE_LOCK_MASK    0x04
#define GP_WB_USERLIC_USER_KEY_2_WRITE_LOCK_LSB     2

#define GP_WB_USERLIC_USER_KEY_3_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_3_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_3_WRITE_LOCK_MASK    0x08
#define GP_WB_USERLIC_USER_KEY_3_WRITE_LOCK_LSB     3

#define GP_WB_USERLIC_USER_KEY_4_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_4_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_4_WRITE_LOCK_MASK    0x10
#define GP_WB_USERLIC_USER_KEY_4_WRITE_LOCK_LSB     4

#define GP_WB_USERLIC_USER_KEY_5_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_5_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_5_WRITE_LOCK_MASK    0x20
#define GP_WB_USERLIC_USER_KEY_5_WRITE_LOCK_LSB     5

#define GP_WB_USERLIC_USER_KEY_6_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_6_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_6_WRITE_LOCK_MASK    0x40
#define GP_WB_USERLIC_USER_KEY_6_WRITE_LOCK_LSB     6

#define GP_WB_USERLIC_USER_KEY_7_WRITE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20001f)
#define GP_WB_USERLIC_USER_KEY_7_WRITE_LOCK_LEN     1
#define GP_WB_USERLIC_USER_KEY_7_WRITE_LOCK_MASK    0x80
#define GP_WB_USERLIC_USER_KEY_7_WRITE_LOCK_LSB     7

#define GP_WB_USERLIC_MW_PROGRAM_LOAD_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200020)
#define GP_WB_USERLIC_MW_PROGRAM_LOAD_LEN     4
#define GP_WB_USERLIC_MW_PROGRAM_LOAD_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_MW_PROGRAM_LOAD_LSB     0

#define GP_WB_USERLIC_MW_DEBUG_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200024)
#define GP_WB_USERLIC_MW_DEBUG_LOCK_LEN     4
#define GP_WB_USERLIC_MW_DEBUG_LOCK_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_MW_DEBUG_LOCK_LSB     0

#define GP_WB_USERLIC_MW_BULK_ERASE_LOCK_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200028)
#define GP_WB_USERLIC_MW_BULK_ERASE_LOCK_LEN     4
#define GP_WB_USERLIC_MW_BULK_ERASE_LOCK_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_MW_BULK_ERASE_LOCK_LSB     0

#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200030)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_LEN     8
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_LSB     0

#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200030)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_0_LEN     2
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_0_MASK    0x000000000000FFFF
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_0_LSB     0

#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200030)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_1_LEN     2
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_1_MASK    0x00000000FFFF0000
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_1_LSB     16

#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200030)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_2_LEN     2
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_2_MASK    0x0000FFFF00000000
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_2_LSB     32

#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200030)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_3_LEN     2
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_3_MASK    0xFFFF000000000000
#define GP_WB_USERLIC_SECTOR_READ_LOCK_FINE_3_LSB     48

#define GP_WB_USERLIC_SECTOR_READ_LOCKS_COARSE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCKS_COARSE_LEN     2
#define GP_WB_USERLIC_SECTOR_READ_LOCKS_COARSE_MASK    0x0FFF
#define GP_WB_USERLIC_SECTOR_READ_LOCKS_COARSE_LSB     0

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_0_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_0_MASK    0x0001
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_0_LSB     0

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_0_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_0_MASK    0x0002
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_0_LSB     1

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_0_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_0_MASK    0x0004
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_0_LSB     2

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_1_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_1_MASK    0x0008
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_1_LSB     3

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_1_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_1_MASK    0x0010
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_1_LSB     4

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_1_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_1_MASK    0x0020
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_1_LSB     5

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_2_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_2_MASK    0x0040
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_2_LSB     6

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_2_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_2_MASK    0x0080
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_2_LSB     7

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_2_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_2_MASK    0x0100
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_2_LSB     8

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_3_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_3_MASK    0x0200
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_LOW_3_LSB     9

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_3_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_3_MASK    0x0400
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_MID_3_LSB     10

#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200038)
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_3_LEN     1
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_3_MASK    0x0800
#define GP_WB_USERLIC_SECTOR_READ_LOCK_COARSE_HIGH_3_LSB     11

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200040)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_LEN     8
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_LSB     0

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200040)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_0_LEN     2
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_0_MASK    0x000000000000FFFF
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_0_LSB     0

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200040)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_1_LEN     2
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_1_MASK    0x00000000FFFF0000
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_1_LSB     16

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200040)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_2_LEN     2
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_2_MASK    0x0000FFFF00000000
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_2_LSB     32

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200040)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_3_LEN     2
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_3_MASK    0xFFFF000000000000
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_FINE_3_LSB     48

#define GP_WB_USERLIC_SECTOR_WRITE_LOCKS_COARSE_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCKS_COARSE_LEN     2
#define GP_WB_USERLIC_SECTOR_WRITE_LOCKS_COARSE_MASK    0x0FFF
#define GP_WB_USERLIC_SECTOR_WRITE_LOCKS_COARSE_LSB     0

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_0_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_0_MASK    0x0001
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_0_LSB     0

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_0_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_0_MASK    0x0002
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_0_LSB     1

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_0_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_0_MASK    0x0004
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_0_LSB     2

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_1_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_1_MASK    0x0008
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_1_LSB     3

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_1_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_1_MASK    0x0010
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_1_LSB     4

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_1_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_1_MASK    0x0020
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_1_LSB     5

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_2_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_2_MASK    0x0040
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_2_LSB     6

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_2_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_2_MASK    0x0080
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_2_LSB     7

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_2_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_2_MASK    0x0100
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_2_LSB     8

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_3_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_3_MASK    0x0200
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_LOW_3_LSB     9

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_3_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_3_MASK    0x0400
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_MID_3_LSB     10

#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_3_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200048)
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_3_LEN     1
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_3_MASK    0x0800
#define GP_WB_USERLIC_SECTOR_WRITE_LOCK_COARSE_HIGH_3_LSB     11

#define GP_WB_USERLIC_APP_VERSION_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200050)
#define GP_WB_USERLIC_APP_VERSION_LEN     4
#define GP_WB_USERLIC_APP_VERSION_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_APP_VERSION_LSB     0

#define GP_WB_USERLIC_APP_VERSION_MAJOR_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200050)
#define GP_WB_USERLIC_APP_VERSION_MAJOR_LEN     1
#define GP_WB_USERLIC_APP_VERSION_MAJOR_MASK    0x000000FF
#define GP_WB_USERLIC_APP_VERSION_MAJOR_LSB     0

#define GP_WB_USERLIC_APP_VERSION_MINOR_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200050)
#define GP_WB_USERLIC_APP_VERSION_MINOR_LEN     1
#define GP_WB_USERLIC_APP_VERSION_MINOR_MASK    0x0000FF00
#define GP_WB_USERLIC_APP_VERSION_MINOR_LSB     8

#define GP_WB_USERLIC_APP_VERSION_REVISION_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200050)
#define GP_WB_USERLIC_APP_VERSION_REVISION_LEN     1
#define GP_WB_USERLIC_APP_VERSION_REVISION_MASK    0x00FF0000
#define GP_WB_USERLIC_APP_VERSION_REVISION_LSB     16

#define GP_WB_USERLIC_APP_VERSION_PATCH_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200050)
#define GP_WB_USERLIC_APP_VERSION_PATCH_LEN     1
#define GP_WB_USERLIC_APP_VERSION_PATCH_MASK    0xFF000000
#define GP_WB_USERLIC_APP_VERSION_PATCH_LSB     24

#define GP_WB_USERLIC_APP_DESCRIPTOR_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200054)
#define GP_WB_USERLIC_APP_DESCRIPTOR_LEN     4
#define GP_WB_USERLIC_APP_DESCRIPTOR_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_APP_DESCRIPTOR_LSB     0

#define GP_WB_USERLIC_APP_CHANGELIST_SPEC_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200058)
#define GP_WB_USERLIC_APP_CHANGELIST_SPEC_LEN     4
#define GP_WB_USERLIC_APP_CHANGELIST_SPEC_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_APP_CHANGELIST_SPEC_LSB     0

#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_0_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200060)
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_0_LEN     4
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_0_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_0_LSB     0

#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_1_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200064)
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_1_LEN     4
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_1_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_1_LSB     0

#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_2_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x200068)
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_2_LEN     4
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_2_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_APP_SPECIFIC_VERSION_2_LSB     0

#define GP_WB_USERLIC_DFT_VERSION_ADDRESS GP_MM_FLASH_ADDR_FROM_COMPRESSED(0x20006c)
#define GP_WB_USERLIC_DFT_VERSION_LEN     4
#define GP_WB_USERLIC_DFT_VERSION_MASK    0xFFFFFFFF
#define GP_WB_USERLIC_DFT_VERSION_LSB     0

/***************************
 * layout: nvr
 ***************************/
#define GP_WB_NVR_BASE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380000) 
#define GP_WB_NVR_SIZE  0x0200
#define GP_WB_NVR_MAX_MEMBER_SIZE  8

#define GP_WB_NVR_TRACKING_MW_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380000)
#define GP_WB_NVR_TRACKING_MW_LEN     4
#define GP_WB_NVR_TRACKING_MW_MASK    0xFFFFFFFF
#define GP_WB_NVR_TRACKING_MW_LSB     0

#define GP_WB_NVR_TRACKING_INFO_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380008)
#define GP_WB_NVR_TRACKING_INFO_0_LEN     8
#define GP_WB_NVR_TRACKING_INFO_0_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_0_LSB     0

#define GP_WB_NVR_TRACKING_INFO_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380010)
#define GP_WB_NVR_TRACKING_INFO_1_LEN     8
#define GP_WB_NVR_TRACKING_INFO_1_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_1_LSB     0

#define GP_WB_NVR_TRACKING_INFO_2_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380018)
#define GP_WB_NVR_TRACKING_INFO_2_LEN     8
#define GP_WB_NVR_TRACKING_INFO_2_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_2_LSB     0

#define GP_WB_NVR_TRACKING_INFO_3_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380020)
#define GP_WB_NVR_TRACKING_INFO_3_LEN     8
#define GP_WB_NVR_TRACKING_INFO_3_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_3_LSB     0

#define GP_WB_NVR_TRACKING_INFO_4_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380028)
#define GP_WB_NVR_TRACKING_INFO_4_LEN     8
#define GP_WB_NVR_TRACKING_INFO_4_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_4_LSB     0

#define GP_WB_NVR_TRACKING_INFO_5_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380030)
#define GP_WB_NVR_TRACKING_INFO_5_LEN     8
#define GP_WB_NVR_TRACKING_INFO_5_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_5_LSB     0

#define GP_WB_NVR_TRACKING_INFO_6_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380038)
#define GP_WB_NVR_TRACKING_INFO_6_LEN     8
#define GP_WB_NVR_TRACKING_INFO_6_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_TRACKING_INFO_6_LSB     0

#define GP_WB_NVR_RSSI_ADC_VREF_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380040)
#define GP_WB_NVR_RSSI_ADC_VREF_LEN     2
#define GP_WB_NVR_RSSI_ADC_VREF_MASK    0x000000000000FFFF
#define GP_WB_NVR_RSSI_ADC_VREF_LSB     0

#define GP_WB_NVR_RSSI_RESERVED_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380040)
#define GP_WB_NVR_RSSI_RESERVED_LEN     2
#define GP_WB_NVR_RSSI_RESERVED_MASK    0x00000000FFFF0000
#define GP_WB_NVR_RSSI_RESERVED_LSB     16

#define GP_WB_NVR_TEMP_OFFSET_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380040)
#define GP_WB_NVR_TEMP_OFFSET_LEN     2
#define GP_WB_NVR_TEMP_OFFSET_MASK    0x0000FFFF00000000
#define GP_WB_NVR_TEMP_OFFSET_LSB     32

#define GP_WB_NVR_TEMP_SLOPE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380040)
#define GP_WB_NVR_TEMP_SLOPE_LEN     2
#define GP_WB_NVR_TEMP_SLOPE_MASK    0xFFFF000000000000
#define GP_WB_NVR_TEMP_SLOPE_LSB     48

#define GP_WB_NVR_GP_ADC_VREF_SINGLE_ENDED_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380048)
#define GP_WB_NVR_GP_ADC_VREF_SINGLE_ENDED_LEN     2
#define GP_WB_NVR_GP_ADC_VREF_SINGLE_ENDED_MASK    0x000000000000FFFF
#define GP_WB_NVR_GP_ADC_VREF_SINGLE_ENDED_LSB     0

#define GP_WB_NVR_GP_ADC_OFFSET_SINGLE_ENDED_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380048)
#define GP_WB_NVR_GP_ADC_OFFSET_SINGLE_ENDED_LEN     2
#define GP_WB_NVR_GP_ADC_OFFSET_SINGLE_ENDED_MASK    0x00000000FFFF0000
#define GP_WB_NVR_GP_ADC_OFFSET_SINGLE_ENDED_LSB     16

#define GP_WB_NVR_GP_ADC_VREF_DIFFERENTIAL_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380048)
#define GP_WB_NVR_GP_ADC_VREF_DIFFERENTIAL_LEN     2
#define GP_WB_NVR_GP_ADC_VREF_DIFFERENTIAL_MASK    0x0000FFFF00000000
#define GP_WB_NVR_GP_ADC_VREF_DIFFERENTIAL_LSB     32

#define GP_WB_NVR_GP_ADC_OFFSET_DIFFERENTIAL_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380048)
#define GP_WB_NVR_GP_ADC_OFFSET_DIFFERENTIAL_LEN     2
#define GP_WB_NVR_GP_ADC_OFFSET_DIFFERENTIAL_MASK    0xFFFF000000000000
#define GP_WB_NVR_GP_ADC_OFFSET_DIFFERENTIAL_LSB     48

#define GP_WB_NVR_RAM_REMAP_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380050)
#define GP_WB_NVR_RAM_REMAP_LEN     2
#define GP_WB_NVR_RAM_REMAP_MASK    0xFFFF
#define GP_WB_NVR_RAM_REMAP_LSB     0

#define GP_WB_NVR_FLASH_BLOCK_REMAP_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380052)
#define GP_WB_NVR_FLASH_BLOCK_REMAP_LEN     1
#define GP_WB_NVR_FLASH_BLOCK_REMAP_MASK    0xFF
#define GP_WB_NVR_FLASH_BLOCK_REMAP_LSB     0

#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380054)
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_0_LEN     2
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_0_MASK    0xFFFF
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_0_LSB     0

#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380056)
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_1_LEN     2
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_1_MASK    0xFFFF
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_1_LSB     0

#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_2_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380058)
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_2_LEN     2
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_2_MASK    0xFFFF
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_2_LSB     0

#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_3_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38005a)
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_3_LEN     2
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_3_MASK    0xFFFF
#define GP_WB_NVR_FLASH_SECTOR_REMAP_ENTRY_3_LSB     0

#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_NO_OF_LP_TICKS_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380060)
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_NO_OF_LP_TICKS_LEN     2
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_NO_OF_LP_TICKS_MASK    0x0000FFFF
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_NO_OF_LP_TICKS_LSB     0

#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_QUEUE_DEPTH_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380060)
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_QUEUE_DEPTH_LEN     1
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_QUEUE_DEPTH_MASK    0x00FF0000
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_QUEUE_DEPTH_LSB     16

#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_ENABLE_MULTIPLE_MEASUREMENTS_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380060)
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_ENABLE_MULTIPLE_MEASUREMENTS_LEN     1
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_ENABLE_MULTIPLE_MEASUREMENTS_MASK    0x01000000
#define GP_WB_NVR_RC_SLEEP_CLOCK_BENCHMARK_ENABLE_MULTIPLE_MEASUREMENTS_LSB     24

#define GP_WB_NVR_VDD_RAM_SEL_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380064)
#define GP_WB_NVR_VDD_RAM_SEL_LEN     1
#define GP_WB_NVR_VDD_RAM_SEL_MASK    0xFF
#define GP_WB_NVR_VDD_RAM_SEL_LSB     0

#define GP_WB_NVR_XO_RING29M_COURSE_BANK_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380065)
#define GP_WB_NVR_XO_RING29M_COURSE_BANK_LEN     1
#define GP_WB_NVR_XO_RING29M_COURSE_BANK_MASK    0x0F
#define GP_WB_NVR_XO_RING29M_COURSE_BANK_LSB     0

#define GP_WB_NVR_XO_RING29M_FINE_BANK_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380065)
#define GP_WB_NVR_XO_RING29M_FINE_BANK_LEN     1
#define GP_WB_NVR_XO_RING29M_FINE_BANK_MASK    0xF0
#define GP_WB_NVR_XO_RING29M_FINE_BANK_LSB     4

#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380066)
#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_LEN     1
#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_MASK    0x07
#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_LSB     0

#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_VALID_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380066)
#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_VALID_LEN     1
#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_VALID_MASK    0x08
#define GP_WB_NVR_GLDO_REFBITS_DEFAULT_VALID_LSB     3

#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380066)
#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_LEN     1
#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_MASK    0x70
#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_LSB     4

#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_VALID_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380066)
#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_VALID_LEN     1
#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_VALID_MASK    0x80
#define GP_WB_NVR_GLDO_REFBITS_IN_DCDC_MODE_VALID_LSB     7

#define GP_WB_NVR_PWR_CONTROL_LOOP_ADC_TARGET_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380067)
#define GP_WB_NVR_PWR_CONTROL_LOOP_ADC_TARGET_LEN     1
#define GP_WB_NVR_PWR_CONTROL_LOOP_ADC_TARGET_MASK    0xFF
#define GP_WB_NVR_PWR_CONTROL_LOOP_ADC_TARGET_LSB     0

#define GP_WB_NVR_PWR_CONTROL_LOOP_TX_POWER_SETTING_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380068)
#define GP_WB_NVR_PWR_CONTROL_LOOP_TX_POWER_SETTING_LEN     1
#define GP_WB_NVR_PWR_CONTROL_LOOP_TX_POWER_SETTING_MASK    0xFF
#define GP_WB_NVR_PWR_CONTROL_LOOP_TX_POWER_SETTING_LSB     0

#define GP_WB_NVR_CRC_TRACKING_PAGE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38006c)
#define GP_WB_NVR_CRC_TRACKING_PAGE_LEN     4
#define GP_WB_NVR_CRC_TRACKING_PAGE_MASK    0xFFFFFFFF
#define GP_WB_NVR_CRC_TRACKING_PAGE_LSB     0

#define GP_WB_NVR_USER_AREA_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380070)
#define GP_WB_NVR_USER_AREA_0_LEN     8
#define GP_WB_NVR_USER_AREA_0_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_AREA_0_LSB     0

#define GP_WB_NVR_USER_AREA_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380078)
#define GP_WB_NVR_USER_AREA_1_LEN     8
#define GP_WB_NVR_USER_AREA_1_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_AREA_1_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380080)
#define GP_WB_NVR_CM_CAL_DATA_0_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_0_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_0_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380084)
#define GP_WB_NVR_CM_CAL_DATA_1_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_1_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_1_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_2_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380088)
#define GP_WB_NVR_CM_CAL_DATA_2_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_2_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_2_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_3_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38008c)
#define GP_WB_NVR_CM_CAL_DATA_3_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_3_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_3_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_4_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380090)
#define GP_WB_NVR_CM_CAL_DATA_4_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_4_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_4_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_5_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380094)
#define GP_WB_NVR_CM_CAL_DATA_5_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_5_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_5_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_6_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380098)
#define GP_WB_NVR_CM_CAL_DATA_6_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_6_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_6_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_7_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38009c)
#define GP_WB_NVR_CM_CAL_DATA_7_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_7_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_7_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_8_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800a0)
#define GP_WB_NVR_CM_CAL_DATA_8_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_8_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_8_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_9_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800a4)
#define GP_WB_NVR_CM_CAL_DATA_9_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_9_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_9_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_10_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800a8)
#define GP_WB_NVR_CM_CAL_DATA_10_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_10_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_10_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_11_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800ac)
#define GP_WB_NVR_CM_CAL_DATA_11_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_11_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_11_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_12_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800b0)
#define GP_WB_NVR_CM_CAL_DATA_12_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_12_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_12_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_13_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800b4)
#define GP_WB_NVR_CM_CAL_DATA_13_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_13_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_13_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_14_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800b8)
#define GP_WB_NVR_CM_CAL_DATA_14_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_14_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_14_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_15_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800bc)
#define GP_WB_NVR_CM_CAL_DATA_15_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_15_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_15_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_16_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800c0)
#define GP_WB_NVR_CM_CAL_DATA_16_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_16_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_16_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_17_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800c4)
#define GP_WB_NVR_CM_CAL_DATA_17_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_17_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_17_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_18_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800c8)
#define GP_WB_NVR_CM_CAL_DATA_18_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_18_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_18_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_19_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800cc)
#define GP_WB_NVR_CM_CAL_DATA_19_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_19_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_19_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_20_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800d0)
#define GP_WB_NVR_CM_CAL_DATA_20_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_20_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_20_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_21_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800d4)
#define GP_WB_NVR_CM_CAL_DATA_21_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_21_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_21_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_22_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800d8)
#define GP_WB_NVR_CM_CAL_DATA_22_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_22_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_22_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_23_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800dc)
#define GP_WB_NVR_CM_CAL_DATA_23_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_23_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_23_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_24_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800e0)
#define GP_WB_NVR_CM_CAL_DATA_24_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_24_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_24_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_25_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800e4)
#define GP_WB_NVR_CM_CAL_DATA_25_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_25_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_25_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_26_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800e8)
#define GP_WB_NVR_CM_CAL_DATA_26_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_26_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_26_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_27_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800ec)
#define GP_WB_NVR_CM_CAL_DATA_27_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_27_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_27_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_28_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800f0)
#define GP_WB_NVR_CM_CAL_DATA_28_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_28_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_28_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_29_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800f4)
#define GP_WB_NVR_CM_CAL_DATA_29_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_29_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_29_LSB     0

#define GP_WB_NVR_CM_CAL_DATA_30_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800f8)
#define GP_WB_NVR_CM_CAL_DATA_30_LEN     4
#define GP_WB_NVR_CM_CAL_DATA_30_MASK    0xFFFFFFFF
#define GP_WB_NVR_CM_CAL_DATA_30_LSB     0

#define GP_WB_NVR_CRC_CAL_PAGE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3800fc)
#define GP_WB_NVR_CRC_CAL_PAGE_LEN     4
#define GP_WB_NVR_CRC_CAL_PAGE_MASK    0xFFFFFFFF
#define GP_WB_NVR_CRC_CAL_PAGE_LSB     0

#define GP_WB_NVR_PRODUCT_ID_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380100)
#define GP_WB_NVR_PRODUCT_ID_0_LEN     8
#define GP_WB_NVR_PRODUCT_ID_0_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_PRODUCT_ID_0_LSB     0

#define GP_WB_NVR_PRODUCT_ID_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380108)
#define GP_WB_NVR_PRODUCT_ID_1_LEN     2
#define GP_WB_NVR_PRODUCT_ID_1_MASK    0xFFFF
#define GP_WB_NVR_PRODUCT_ID_1_LSB     0

#define GP_WB_NVR_MODREV_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38010a)
#define GP_WB_NVR_MODREV_LEN     1
#define GP_WB_NVR_MODREV_MASK    0x0F
#define GP_WB_NVR_MODREV_LSB     0

#define GP_WB_NVR_MOD_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38010a)
#define GP_WB_NVR_MOD_LEN     1
#define GP_WB_NVR_MOD_MASK    0x80
#define GP_WB_NVR_MOD_LSB     7

#define GP_WB_NVR_UNKNOWN_CHIP_VERSION_HANDLING_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38010b)
#define GP_WB_NVR_UNKNOWN_CHIP_VERSION_HANDLING_LEN     1
#define GP_WB_NVR_UNKNOWN_CHIP_VERSION_HANDLING_MASK    0xFF
#define GP_WB_NVR_UNKNOWN_CHIP_VERSION_HANDLING_LSB     0

#define GP_WB_NVR_PRODUCT_VERSION_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38010c)
#define GP_WB_NVR_PRODUCT_VERSION_LEN     4
#define GP_WB_NVR_PRODUCT_VERSION_MASK    0xFFFFFFFF
#define GP_WB_NVR_PRODUCT_VERSION_LSB     0

#define GP_WB_NVR_MAC_ADDRESSS_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380110)
#define GP_WB_NVR_MAC_ADDRESSS_LEN     8
#define GP_WB_NVR_MAC_ADDRESSS_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_MAC_ADDRESSS_LSB     0

#define GP_WB_NVR_BLE_DEVICE_ADDRESS_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380118)
#define GP_WB_NVR_BLE_DEVICE_ADDRESS_LEN     8
#define GP_WB_NVR_BLE_DEVICE_ADDRESS_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_BLE_DEVICE_ADDRESS_LSB     0

#define GP_WB_NVR_GREENPOWER_SRC_ID_START_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380120)
#define GP_WB_NVR_GREENPOWER_SRC_ID_START_LEN     4
#define GP_WB_NVR_GREENPOWER_SRC_ID_START_MASK    0xFFFFFFFF
#define GP_WB_NVR_GREENPOWER_SRC_ID_START_LSB     0

#define GP_WB_NVR_GREENPOWER_SRC_ID_LEN_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380124)
#define GP_WB_NVR_GREENPOWER_SRC_ID_LEN_LEN     1
#define GP_WB_NVR_GREENPOWER_SRC_ID_LEN_MASK    0xFF
#define GP_WB_NVR_GREENPOWER_SRC_ID_LEN_LSB     0

#define GP_WB_NVR_BL_PROG_PIN_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380128)
#define GP_WB_NVR_BL_PROG_PIN_LEN     1
#define GP_WB_NVR_BL_PROG_PIN_MASK    0xFF
#define GP_WB_NVR_BL_PROG_PIN_LSB     0

#define GP_WB_NVR_BL_PROG_PIN_DELAY_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380129)
#define GP_WB_NVR_BL_PROG_PIN_DELAY_LEN     1
#define GP_WB_NVR_BL_PROG_PIN_DELAY_MASK    0xFF
#define GP_WB_NVR_BL_PROG_PIN_DELAY_LSB     0

#define GP_WB_NVR_BL_TIMEOUTS_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38012a)
#define GP_WB_NVR_BL_TIMEOUTS_LEN     1
#define GP_WB_NVR_BL_TIMEOUTS_MASK    0xFF
#define GP_WB_NVR_BL_TIMEOUTS_LSB     0

#define GP_WB_NVR_BL_PACKAGE_CONFIG_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38012b)
#define GP_WB_NVR_BL_PACKAGE_CONFIG_LEN     1
#define GP_WB_NVR_BL_PACKAGE_CONFIG_MASK    0xFF
#define GP_WB_NVR_BL_PACKAGE_CONFIG_LSB     0

#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_SPI_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38012c)
#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_SPI_LEN     1
#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_SPI_MASK    0x01
#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_SPI_LSB     0

#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_UART_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38012c)
#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_UART_LEN     1
#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_UART_MASK    0x02
#define GP_WB_NVR_BL_MODE_CTRL_SCHMITT_ON_UART_LSB     1

#define GP_WB_NVR_BL_MODE_CTRL_JTAG_PULLUPS_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38012c)
#define GP_WB_NVR_BL_MODE_CTRL_JTAG_PULLUPS_LEN     1
#define GP_WB_NVR_BL_MODE_CTRL_JTAG_PULLUPS_MASK    0x04
#define GP_WB_NVR_BL_MODE_CTRL_JTAG_PULLUPS_LSB     2

#define GP_WB_NVR_BL_JTAG_MAPPING_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38012d)
#define GP_WB_NVR_BL_JTAG_MAPPING_LEN     1
#define GP_WB_NVR_BL_JTAG_MAPPING_MASK    0xFF
#define GP_WB_NVR_BL_JTAG_MAPPING_LSB     0

#define GP_WB_NVR_BL_CONFIG_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380130)
#define GP_WB_NVR_BL_CONFIG_LEN     4
#define GP_WB_NVR_BL_CONFIG_MASK    0xFFFFFFFF
#define GP_WB_NVR_BL_CONFIG_LSB     0

#define GP_WB_NVR_ROM_PUF_SUPPORT_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380134)
#define GP_WB_NVR_ROM_PUF_SUPPORT_LEN     1
#define GP_WB_NVR_ROM_PUF_SUPPORT_MASK    0x01
#define GP_WB_NVR_ROM_PUF_SUPPORT_LSB     0

#define GP_WB_NVR_ROM_PUF_ALLOW_RANDOM_NUMBER_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380134)
#define GP_WB_NVR_ROM_PUF_ALLOW_RANDOM_NUMBER_LEN     1
#define GP_WB_NVR_ROM_PUF_ALLOW_RANDOM_NUMBER_MASK    0x02
#define GP_WB_NVR_ROM_PUF_ALLOW_RANDOM_NUMBER_LSB     1

#define GP_WB_NVR_ROM_PUF_ALLOW_PRIVATE_KEY_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380134)
#define GP_WB_NVR_ROM_PUF_ALLOW_PRIVATE_KEY_LEN     1
#define GP_WB_NVR_ROM_PUF_ALLOW_PRIVATE_KEY_MASK    0x04
#define GP_WB_NVR_ROM_PUF_ALLOW_PRIVATE_KEY_LSB     2

#define GP_WB_NVR_ROM_PUF_ALLOW_CUSTOMER_INFO_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380134)
#define GP_WB_NVR_ROM_PUF_ALLOW_CUSTOMER_INFO_LEN     1
#define GP_WB_NVR_ROM_PUF_ALLOW_CUSTOMER_INFO_MASK    0x08
#define GP_WB_NVR_ROM_PUF_ALLOW_CUSTOMER_INFO_LSB     3

#define GP_WB_NVR_ROM_PUF_SW_PUBLIC_KEY_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380134)
#define GP_WB_NVR_ROM_PUF_SW_PUBLIC_KEY_LEN     1
#define GP_WB_NVR_ROM_PUF_SW_PUBLIC_KEY_MASK    0x40
#define GP_WB_NVR_ROM_PUF_SW_PUBLIC_KEY_LSB     6

#define GP_WB_NVR_ROM_PUF_INHIBIT_RETRIES_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380134)
#define GP_WB_NVR_ROM_PUF_INHIBIT_RETRIES_LEN     1
#define GP_WB_NVR_ROM_PUF_INHIBIT_RETRIES_MASK    0x80
#define GP_WB_NVR_ROM_PUF_INHIBIT_RETRIES_LSB     7

#define GP_WB_NVR_MASS_ERASE_CHALLENGE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380138)
#define GP_WB_NVR_MASS_ERASE_CHALLENGE_LEN     4
#define GP_WB_NVR_MASS_ERASE_CHALLENGE_MASK    0xFFFFFFFF
#define GP_WB_NVR_MASS_ERASE_CHALLENGE_LSB     0

#define GP_WB_NVR_TEST_PROGRAM_VERSION_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38013c)
#define GP_WB_NVR_TEST_PROGRAM_VERSION_LEN     2
#define GP_WB_NVR_TEST_PROGRAM_VERSION_MASK    0xFFFF
#define GP_WB_NVR_TEST_PROGRAM_VERSION_LSB     0

#define GP_WB_NVR_INFO_LAYOUT_VERSION_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38013e)
#define GP_WB_NVR_INFO_LAYOUT_VERSION_LEN     2
#define GP_WB_NVR_INFO_LAYOUT_VERSION_MASK    0xFFFF
#define GP_WB_NVR_INFO_LAYOUT_VERSION_LSB     0

#define GP_WB_NVR_BL_MAGIC_WORD_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380140)
#define GP_WB_NVR_BL_MAGIC_WORD_LEN     4
#define GP_WB_NVR_BL_MAGIC_WORD_MASK    0xFFFFFFFF
#define GP_WB_NVR_BL_MAGIC_WORD_LSB     0

#define GP_WB_NVR_NVM_SIZE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_NVM_SIZE_LEN     1
#define GP_WB_NVR_NVM_SIZE_MASK    0x00000007
#define GP_WB_NVR_NVM_SIZE_LSB     0

#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_LOWER_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_LOWER_LEN     1
#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_LOWER_MASK    0x00000008
#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_LOWER_LSB     3

#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_0_LEN     1
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_0_MASK    0x00000010
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_0_LSB     4

#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_1_LEN     1
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_1_MASK    0x00000020
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_1_LSB     5

#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_2_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_2_LEN     1
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_2_MASK    0x00000040
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_2_LSB     6

#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_3_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_3_LEN     1
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_3_MASK    0x00000080
#define GP_WB_NVR_WRITE_LOCK_INF_PAGE_3_LSB     7

#define GP_WB_NVR_DISABLE_SPI_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_SPI_LEN     1
#define GP_WB_NVR_DISABLE_SPI_MASK    0x00000100
#define GP_WB_NVR_DISABLE_SPI_LSB     8

#define GP_WB_NVR_DISABLE_I2C_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_I2C_LEN     1
#define GP_WB_NVR_DISABLE_I2C_MASK    0x00000200
#define GP_WB_NVR_DISABLE_I2C_LSB     9

#define GP_WB_NVR_DISABLE_SPI_M_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_SPI_M_LEN     1
#define GP_WB_NVR_DISABLE_SPI_M_MASK    0x00000400
#define GP_WB_NVR_DISABLE_SPI_M_LSB     10

#define GP_WB_NVR_DISABLE_I2C_M_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_I2C_M_LEN     1
#define GP_WB_NVR_DISABLE_I2C_M_MASK    0x00000800
#define GP_WB_NVR_DISABLE_I2C_M_LSB     11

#define GP_WB_NVR_DISABLE_IR_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_IR_LEN     1
#define GP_WB_NVR_DISABLE_IR_MASK    0x00001000
#define GP_WB_NVR_DISABLE_IR_LSB     12

#define GP_WB_NVR_DISABLE_KEYSCAN_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_KEYSCAN_LEN     1
#define GP_WB_NVR_DISABLE_KEYSCAN_MASK    0x00002000
#define GP_WB_NVR_DISABLE_KEYSCAN_LSB     13

#define GP_WB_NVR_DISABLE_ADC_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_ADC_LEN     1
#define GP_WB_NVR_DISABLE_ADC_MASK    0x00004000
#define GP_WB_NVR_DISABLE_ADC_LSB     14

#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_UPPER_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_UPPER_LEN     1
#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_UPPER_MASK    0x00008000
#define GP_WB_NVR_READ_PROTECT_ROM_SECURITY_UPPER_LSB     15

#define GP_WB_NVR_DISABLE_I2S_M_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_I2S_M_LEN     1
#define GP_WB_NVR_DISABLE_I2S_M_MASK    0x00010000
#define GP_WB_NVR_DISABLE_I2S_M_LSB     16

#define GP_WB_NVR_DISABLE_PWM_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_PWM_LEN     1
#define GP_WB_NVR_DISABLE_PWM_MASK    0x00020000
#define GP_WB_NVR_DISABLE_PWM_LSB     17

#define GP_WB_NVR_DISABLE_ASP_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_ASP_LEN     1
#define GP_WB_NVR_DISABLE_ASP_MASK    0x00040000
#define GP_WB_NVR_DISABLE_ASP_LSB     18

#define GP_WB_NVR_DISABLE_SECPROC_MRI_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_SECPROC_MRI_LEN     1
#define GP_WB_NVR_DISABLE_SECPROC_MRI_MASK    0x00080000
#define GP_WB_NVR_DISABLE_SECPROC_MRI_LSB     19

#define GP_WB_NVR_DISABLE_CONCURRENT_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_CONCURRENT_LEN     1
#define GP_WB_NVR_DISABLE_CONCURRENT_MASK    0x00100000
#define GP_WB_NVR_DISABLE_CONCURRENT_LSB     20

#define GP_WB_NVR_DISABLE_BLE_HDR_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_BLE_HDR_LEN     1
#define GP_WB_NVR_DISABLE_BLE_HDR_MASK    0x00200000
#define GP_WB_NVR_DISABLE_BLE_HDR_LSB     21

#define GP_WB_NVR_DISABLE_802154_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_802154_LEN     1
#define GP_WB_NVR_DISABLE_802154_MASK    0x00400000
#define GP_WB_NVR_DISABLE_802154_LSB     22

#define GP_WB_NVR_DISABLE_BLE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_BLE_LEN     1
#define GP_WB_NVR_DISABLE_BLE_MASK    0x00800000
#define GP_WB_NVR_DISABLE_BLE_LSB     23

#define GP_WB_NVR_DISABLE_MULTI_CHANNEL_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_MULTI_CHANNEL_LEN     1
#define GP_WB_NVR_DISABLE_MULTI_CHANNEL_MASK    0x01000000
#define GP_WB_NVR_DISABLE_MULTI_CHANNEL_LSB     24

#define GP_WB_NVR_DISABLE_ATTENUATOR_DIV_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_DISABLE_ATTENUATOR_DIV_LEN     1
#define GP_WB_NVR_DISABLE_ATTENUATOR_DIV_MASK    0x02000000
#define GP_WB_NVR_DISABLE_ATTENUATOR_DIV_LSB     25

#define GP_WB_NVR_LOCK_MULTI_PAN_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_LOCK_MULTI_PAN_LEN     1
#define GP_WB_NVR_LOCK_MULTI_PAN_MASK    0x04000000
#define GP_WB_NVR_LOCK_MULTI_PAN_LSB     26

#define GP_WB_NVR_READ_PROTECT_INF_PAGE_0_UPPER_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_READ_PROTECT_INF_PAGE_0_UPPER_LEN     1
#define GP_WB_NVR_READ_PROTECT_INF_PAGE_0_UPPER_MASK    0x08000000
#define GP_WB_NVR_READ_PROTECT_INF_PAGE_0_UPPER_LSB     27

#define GP_WB_NVR_READ_PROTECT_INF_PAGE_1_LOWER_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_READ_PROTECT_INF_PAGE_1_LOWER_LEN     1
#define GP_WB_NVR_READ_PROTECT_INF_PAGE_1_LOWER_MASK    0x10000000
#define GP_WB_NVR_READ_PROTECT_INF_PAGE_1_LOWER_LSB     28

#define GP_WB_NVR_LOCK_NVR_CFG_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_LOCK_NVR_CFG_LEN     1
#define GP_WB_NVR_LOCK_NVR_CFG_MASK    0x20000000
#define GP_WB_NVR_LOCK_NVR_CFG_LSB     29

#define GP_WB_NVR_LOCK_FLASH_TM_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_LOCK_FLASH_TM_LEN     1
#define GP_WB_NVR_LOCK_FLASH_TM_MASK    0x40000000
#define GP_WB_NVR_LOCK_FLASH_TM_LSB     30

#define GP_WB_NVR_LOCK_LICENSE_ITF_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380144)
#define GP_WB_NVR_LOCK_LICENSE_ITF_LEN     1
#define GP_WB_NVR_LOCK_LICENSE_ITF_MASK    0x80000000
#define GP_WB_NVR_LOCK_LICENSE_ITF_LSB     31

#define GP_WB_NVR_READ_UNLOCK_RESPONSE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380148)
#define GP_WB_NVR_READ_UNLOCK_RESPONSE_LEN     8
#define GP_WB_NVR_READ_UNLOCK_RESPONSE_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_READ_UNLOCK_RESPONSE_LSB     0

#define GP_WB_NVR_PRODUCT_KEY_0_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380150)
#define GP_WB_NVR_PRODUCT_KEY_0_LSB_LEN     8
#define GP_WB_NVR_PRODUCT_KEY_0_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_PRODUCT_KEY_0_LSB_LSB     0

#define GP_WB_NVR_PRODUCT_KEY_0_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380158)
#define GP_WB_NVR_PRODUCT_KEY_0_MSB_LEN     8
#define GP_WB_NVR_PRODUCT_KEY_0_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_PRODUCT_KEY_0_MSB_LSB     0

#define GP_WB_NVR_PRODUCT_KEY_1_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380160)
#define GP_WB_NVR_PRODUCT_KEY_1_LSB_LEN     8
#define GP_WB_NVR_PRODUCT_KEY_1_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_PRODUCT_KEY_1_LSB_LSB     0

#define GP_WB_NVR_PRODUCT_KEY_1_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380168)
#define GP_WB_NVR_PRODUCT_KEY_1_MSB_LEN     8
#define GP_WB_NVR_PRODUCT_KEY_1_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_PRODUCT_KEY_1_MSB_LSB     0

#define GP_WB_NVR_MASS_ERASE_RESPONSE_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380170)
#define GP_WB_NVR_MASS_ERASE_RESPONSE_LSB_LEN     8
#define GP_WB_NVR_MASS_ERASE_RESPONSE_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_MASS_ERASE_RESPONSE_LSB_LSB     0

#define GP_WB_NVR_MASS_ERASE_RESPONSE_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380178)
#define GP_WB_NVR_MASS_ERASE_RESPONSE_MSB_LEN     4
#define GP_WB_NVR_MASS_ERASE_RESPONSE_MSB_MASK    0xFFFFFFFF
#define GP_WB_NVR_MASS_ERASE_RESPONSE_MSB_LSB     0

#define GP_WB_NVR_CRC_FIXED_PAGE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x38017c)
#define GP_WB_NVR_CRC_FIXED_PAGE_LEN     4
#define GP_WB_NVR_CRC_FIXED_PAGE_MASK    0xFFFFFFFF
#define GP_WB_NVR_CRC_FIXED_PAGE_LSB     0

#define GP_WB_NVR_USER_KEY_0_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380180)
#define GP_WB_NVR_USER_KEY_0_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_0_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_0_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_0_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380188)
#define GP_WB_NVR_USER_KEY_0_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_0_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_0_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_1_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380190)
#define GP_WB_NVR_USER_KEY_1_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_1_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_1_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_1_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x380198)
#define GP_WB_NVR_USER_KEY_1_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_1_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_1_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_2_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801a0)
#define GP_WB_NVR_USER_KEY_2_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_2_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_2_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_2_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801a8)
#define GP_WB_NVR_USER_KEY_2_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_2_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_2_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_3_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801b0)
#define GP_WB_NVR_USER_KEY_3_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_3_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_3_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_3_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801b8)
#define GP_WB_NVR_USER_KEY_3_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_3_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_3_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_4_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801c0)
#define GP_WB_NVR_USER_KEY_4_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_4_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_4_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_4_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801c8)
#define GP_WB_NVR_USER_KEY_4_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_4_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_4_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_5_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801d0)
#define GP_WB_NVR_USER_KEY_5_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_5_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_5_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_5_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801d8)
#define GP_WB_NVR_USER_KEY_5_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_5_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_5_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_6_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801e0)
#define GP_WB_NVR_USER_KEY_6_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_6_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_6_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_6_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801e8)
#define GP_WB_NVR_USER_KEY_6_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_6_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_6_MSB_LSB     0

#define GP_WB_NVR_USER_KEY_7_LSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801f0)
#define GP_WB_NVR_USER_KEY_7_LSB_LEN     8
#define GP_WB_NVR_USER_KEY_7_LSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_7_LSB_LSB     0

#define GP_WB_NVR_USER_KEY_7_MSB_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3801f8)
#define GP_WB_NVR_USER_KEY_7_MSB_LEN     8
#define GP_WB_NVR_USER_KEY_7_MSB_MASK    0xFFFFFFFFFFFFFFFF
#define GP_WB_NVR_USER_KEY_7_MSB_LSB     0

/***************************
 * layout: nvr_cfg
 ***************************/
#define GP_WB_NVR_CFG_BASE_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3C0000) 
#define GP_WB_NVR_CFG_SIZE  0x01F2
#define GP_WB_NVR_CFG_MAX_MEMBER_SIZE  4

#define GP_WB_NVR_CFG_FLASH_VREF_MW_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c0000)
#define GP_WB_NVR_CFG_FLASH_VREF_MW_LEN     4
#define GP_WB_NVR_CFG_FLASH_VREF_MW_MASK    0xFFFFFFFF
#define GP_WB_NVR_CFG_FLASH_VREF_MW_LSB     0

#define GP_WB_NVR_CFG_FLASH_VREF_CAL_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c0004)
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_0_LEN     1
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_0_MASK    0x0000FF
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_0_LSB     0

#define GP_WB_NVR_CFG_FLASH_VREF_CAL_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c0004)
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_1_LEN     1
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_1_MASK    0x00FF00
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_1_LSB     8

#define GP_WB_NVR_CFG_FLASH_VREF_CAL_2_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c0004)
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_2_LEN     1
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_2_MASK    0xFF0000
#define GP_WB_NVR_CFG_FLASH_VREF_CAL_2_LSB     16

#define GP_WB_NVR_CFG_FLASH_CONF_0_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c0180)
#define GP_WB_NVR_CFG_FLASH_CONF_0_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_0_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_0_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_1_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c0190)
#define GP_WB_NVR_CFG_FLASH_CONF_1_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_1_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_1_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_2_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c01a0)
#define GP_WB_NVR_CFG_FLASH_CONF_2_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_2_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_2_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_3_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c01b0)
#define GP_WB_NVR_CFG_FLASH_CONF_3_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_3_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_3_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_4_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c01c0)
#define GP_WB_NVR_CFG_FLASH_CONF_4_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_4_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_4_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_5_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c01d0)
#define GP_WB_NVR_CFG_FLASH_CONF_5_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_5_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_5_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_6_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c01e0)
#define GP_WB_NVR_CFG_FLASH_CONF_6_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_6_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_6_LSB     0

#define GP_WB_NVR_CFG_FLASH_CONF_7_ADDRESS GP_MM_FLASH_ALT_ADDR_FROM_COMPRESSED(0x3c01f0)
#define GP_WB_NVR_CFG_FLASH_CONF_7_LEN     2
#define GP_WB_NVR_CFG_FLASH_CONF_7_MASK    0xFFFF
#define GP_WB_NVR_CFG_FLASH_CONF_7_LSB     0

#endif //GP_WB_PROP_BASIC_H

