// Seed: 643041384
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    output wand id_13,
    input tri id_14,
    input tri0 id_15,
    output tri id_16
);
  assign id_12 = -1'b0;
  wor id_18 = (id_15 & -1);
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  assign id_12 = 1;
  assign id_13 = 1;
endmodule
