//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Fri May 30 18:06:31 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v "
// file 6 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\corememctrl_c0\corememctrl_c0.v "
// file 7 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\hdl\ram_interface.v "
// file 8 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\sgcore\tamper\2.1.300\tamper_comps.v "
// file 9 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\tamper_c0\tamper_c0_0\tamper_c0_tamper_c0_0_tamper.v "
// file 10 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\tamper_c0\tamper_c0.v "
// file 11 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\tpsram_c0\tpsram_c0_0\tpsram_c0_tpsram_c0_0_tpsram.v "
// file 12 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\tpsram_c0\tpsram_c0.v "
// file 13 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\dev_restart_after_iap_blk\dev_restart_after_iap_blk.v "
// file 14 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 15 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 16 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\teste_sb\ccc_0\teste_sb_ccc_0_fccc.v "
// file 17 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 18 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v "
// file 19 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\teste_sb_mss\teste_sb_mss_syn.v "
// file 20 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\teste_sb_mss\teste_sb_mss.v "
// file 21 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v "
// file 22 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v "
// file 23 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v "
// file 24 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v "
// file 25 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v "
// file 26 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v "
// file 27 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite.v "
// file 28 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\teste_sb\teste_sb.v "
// file 29 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\component\work\teste\teste.v "
// file 30 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 31 "\c:\users\lucas\documents\nascerr\teste_flash_ext_m2s005\designer\teste\synthesis.fdc "

`timescale 100 ps/100 ps
module CoreMemCtrl_Z1 (
  teste_sb_0_AMBA_SLAVE_0_HWDATA_2,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_10,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_18,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_26,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_31,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_23,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_16,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_15,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_8,
  M0GATEDHADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0,
  MEMDATA_in,
  MEMDATAOut_2_1_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  masterDataInProg_0,
  trans_split_count_3,
  trans_split_count,
  MEMDATAInReg_2,
  MEMDATAInReg_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_25,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_7,
  teste_sb_0_AMBA_SLAVE_0_HADDR_6,
  teste_sb_0_AMBA_SLAVE_0_HADDR_5,
  teste_sb_0_AMBA_SLAVE_0_HADDR_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_3,
  teste_sb_0_AMBA_SLAVE_0_HADDR_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  HaddrReg_27,
  HaddrReg_1,
  HaddrReg_0,
  HaddrReg_12,
  HaddrReg_11,
  HaddrReg_10,
  HaddrReg_9,
  HaddrReg_8,
  HaddrReg_7,
  HaddrReg_6,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_3,
  HaddrReg_2,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  HsizeReg,
  masterAddrInProg_0,
  SRAMCSN_c_0,
  HsizeReg_fast_0,
  un1_HTRANS_0,
  GATEDHTRANS,
  trans_split_reset_18_iv_1z,
  MEMDATAOut8,
  MEMDATAOut10,
  MEMDATAOut15,
  N_563,
  trans_split_en,
  N_570,
  N_577,
  N_574,
  N_573,
  N_572,
  N_571,
  N_576,
  N_575,
  N_334_i,
  HoldHreadyLow21,
  HoldHreadyLow12,
  N_537,
  g1,
  N_566_0,
  g1_1,
  g1_2,
  g1_3,
  g1_4,
  N_568_0,
  N_567_0,
  g1_7,
  g1_8,
  N_565_0,
  N_531_0,
  N_562_0,
  N_528_0,
  g1_11,
  HRDATA_sn_N_13,
  N_522_0,
  N_535_0,
  N_31_0_i,
  N_532_0,
  MEMDATAOut4,
  N_539,
  MEMDATAOut3,
  N_558,
  MEMDATAOut2,
  N_543,
  MEMDATAOut7,
  N_540,
  N_541,
  MEMDATAOut5,
  N_534_0,
  MEMDATAOut6,
  N_555_0,
  N_521_0,
  MEMDATAOut1,
  N_533_0,
  N_536,
  MEMDATAOut0,
  N_542,
  N_530,
  N_564,
  MEMDATAOut_0_sqmuxa_2,
  un1_MEMDATAOut_0_sqmuxa_i,
  N_538,
  N_520,
  MEMDATAOut156_1z,
  un1_MEMDATAOut_1_sqmuxa_i,
  N_523,
  N_524,
  N_526,
  HRDATA_sn_N_4,
  N_525,
  HRDATA_sn_N_7,
  N_569_0,
  N_556_0,
  N_561,
  N_554,
  N_559,
  N_557,
  N_560,
  m8_1,
  N_136_i,
  N_135_i,
  N_134_i,
  iFLASHCSN_1z,
  popfeedthru_unused,
  SRAMOEN_c,
  teste_sb_0_FIC_0_CLK_i,
  SRAMWEN_c,
  SelHaddrReg_1z,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  ACRegEn,
  N_136_i_fast,
  teste_sb_0_FIC_0_CLK,
  POWER_ON_RESET_N,
  iMEMDATAOEN_i
)
;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
input M0GATEDHADDR_0 ;
output [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0 ;
input [15:0] MEMDATA_in ;
output MEMDATAOut_2_1_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
input masterDataInProg_0 ;
input [1:0] trans_split_count_3 ;
output [1:0] trans_split_count ;
output MEMDATAInReg_2 ;
output MEMDATAInReg_0 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output HaddrReg_27 ;
output HaddrReg_1 ;
output HaddrReg_0 ;
output HaddrReg_12 ;
output HaddrReg_11 ;
output HaddrReg_10 ;
output HaddrReg_9 ;
output HaddrReg_8 ;
output HaddrReg_7 ;
output HaddrReg_6 ;
output HaddrReg_5 ;
output HaddrReg_4 ;
output HaddrReg_3 ;
output HaddrReg_2 ;
input teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output [1:0] HsizeReg ;
input masterAddrInProg_0 ;
output SRAMCSN_c_0 ;
output HsizeReg_fast_0 ;
input un1_HTRANS_0 ;
input GATEDHTRANS ;
output trans_split_reset_18_iv_1z ;
output MEMDATAOut8 ;
output MEMDATAOut10 ;
output MEMDATAOut15 ;
output N_563 ;
output trans_split_en ;
output N_570 ;
output N_577 ;
output N_574 ;
output N_573 ;
output N_572 ;
output N_571 ;
output N_576 ;
output N_575 ;
output N_334_i ;
input HoldHreadyLow21 ;
input HoldHreadyLow12 ;
output N_537 ;
output g1 ;
output N_566_0 ;
output g1_1 ;
output g1_2 ;
output g1_3 ;
output g1_4 ;
output N_568_0 ;
output N_567_0 ;
output g1_7 ;
output g1_8 ;
output N_565_0 ;
output N_531_0 ;
output N_562_0 ;
output N_528_0 ;
output g1_11 ;
input HRDATA_sn_N_13 ;
output N_522_0 ;
output N_535_0 ;
input N_31_0_i ;
output N_532_0 ;
output MEMDATAOut4 ;
output N_539 ;
output MEMDATAOut3 ;
output N_558 ;
output MEMDATAOut2 ;
output N_543 ;
output MEMDATAOut7 ;
output N_540 ;
output N_541 ;
output MEMDATAOut5 ;
output N_534_0 ;
output MEMDATAOut6 ;
output N_555_0 ;
output N_521_0 ;
output MEMDATAOut1 ;
output N_533_0 ;
output N_536 ;
output MEMDATAOut0 ;
output N_542 ;
output N_530 ;
output N_564 ;
input MEMDATAOut_0_sqmuxa_2 ;
input un1_MEMDATAOut_0_sqmuxa_i ;
output N_538 ;
output N_520 ;
output MEMDATAOut156_1z ;
input un1_MEMDATAOut_1_sqmuxa_i ;
output N_523 ;
output N_524 ;
output N_526 ;
output HRDATA_sn_N_4 ;
output N_525 ;
input HRDATA_sn_N_7 ;
output N_569_0 ;
output N_556_0 ;
output N_561 ;
output N_554 ;
output N_559 ;
output N_557 ;
output N_560 ;
output m8_1 ;
input N_136_i ;
input N_135_i ;
input N_134_i ;
output iFLASHCSN_1z ;
output popfeedthru_unused ;
output SRAMOEN_c ;
input teste_sb_0_FIC_0_CLK_i ;
output SRAMWEN_c ;
output SelHaddrReg_1z ;
input teste_sb_0_AMBA_SLAVE_0_HWRITE ;
input ACRegEn ;
input N_136_i_fast ;
input teste_sb_0_FIC_0_CLK ;
input POWER_ON_RESET_N ;
output iMEMDATAOEN_i ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
wire M0GATEDHADDR_0 ;
wire MEMDATAOut_2_1_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire masterDataInProg_0 ;
wire MEMDATAInReg_2 ;
wire MEMDATAInReg_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire HaddrReg_27 ;
wire HaddrReg_1 ;
wire HaddrReg_0 ;
wire HaddrReg_12 ;
wire HaddrReg_11 ;
wire HaddrReg_10 ;
wire HaddrReg_9 ;
wire HaddrReg_8 ;
wire HaddrReg_7 ;
wire HaddrReg_6 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire masterAddrInProg_0 ;
wire SRAMCSN_c_0 ;
wire HsizeReg_fast_0 ;
wire un1_HTRANS_0 ;
wire GATEDHTRANS ;
wire trans_split_reset_18_iv_1z ;
wire MEMDATAOut8 ;
wire MEMDATAOut10 ;
wire MEMDATAOut15 ;
wire N_563 ;
wire trans_split_en ;
wire N_570 ;
wire N_577 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_576 ;
wire N_575 ;
wire N_334_i ;
wire HoldHreadyLow21 ;
wire HoldHreadyLow12 ;
wire N_537 ;
wire g1 ;
wire N_566_0 ;
wire g1_1 ;
wire g1_2 ;
wire g1_3 ;
wire g1_4 ;
wire N_568_0 ;
wire N_567_0 ;
wire g1_7 ;
wire g1_8 ;
wire N_565_0 ;
wire N_531_0 ;
wire N_562_0 ;
wire N_528_0 ;
wire g1_11 ;
wire HRDATA_sn_N_13 ;
wire N_522_0 ;
wire N_535_0 ;
wire N_31_0_i ;
wire N_532_0 ;
wire MEMDATAOut4 ;
wire N_539 ;
wire MEMDATAOut3 ;
wire N_558 ;
wire MEMDATAOut2 ;
wire N_543 ;
wire MEMDATAOut7 ;
wire N_540 ;
wire N_541 ;
wire MEMDATAOut5 ;
wire N_534_0 ;
wire MEMDATAOut6 ;
wire N_555_0 ;
wire N_521_0 ;
wire MEMDATAOut1 ;
wire N_533_0 ;
wire N_536 ;
wire MEMDATAOut0 ;
wire N_542 ;
wire N_530 ;
wire N_564 ;
wire MEMDATAOut_0_sqmuxa_2 ;
wire un1_MEMDATAOut_0_sqmuxa_i ;
wire N_538 ;
wire N_520 ;
wire MEMDATAOut156_1z ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire N_523 ;
wire N_524 ;
wire N_526 ;
wire HRDATA_sn_N_4 ;
wire N_525 ;
wire HRDATA_sn_N_7 ;
wire N_569_0 ;
wire N_556_0 ;
wire N_561 ;
wire N_554 ;
wire N_559 ;
wire N_557 ;
wire N_560 ;
wire m8_1 ;
wire N_136_i ;
wire N_135_i ;
wire N_134_i ;
wire iFLASHCSN_1z ;
wire popfeedthru_unused ;
wire SRAMOEN_c ;
wire teste_sb_0_FIC_0_CLK_i ;
wire SRAMWEN_c ;
wire SelHaddrReg_1z ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire ACRegEn ;
wire N_136_i_fast ;
wire teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire iMEMDATAOEN_i ;
wire [0:0] iSRAMCSN_3;
wire [9:0] MemCntlState_Z;
wire [9:1] MemCntlState_ns;
wire [31:8] MEMDATAInReg;
wire [23:8] MEMDATAInReg_7_Z;
wire [31:24] MEMDATAInReg_7;
wire [4:0] CurrentWait_Z;
wire [4:0] NextWait_4_Z;
wire [10:10] MEMDATAOut_3_1_0_co1;
wire [10:10] MEMDATAOut_3_1_0_wmux_0_S;
wire [10:10] MEMDATAOut_3_1_0_y0;
wire [10:10] MEMDATAOut_3_1_0_co0;
wire [10:10] MEMDATAOut_3_1_0_wmux_S;
wire [7:0] MEMDATAOut_1_Z;
wire [8:8] MEMDATAOut_3_2cf0_Z;
wire [8:8] MEMDATAOut_3_2cf1_Z;
wire [23:16] HRDATA_3_1;
wire [7:0] HRDATA_4_sx_Z;
wire [18:3] HRDATA_3_1_Z;
wire [6:1] MEMDATAOut_4_1_Z;
wire [22:0] HRDATA_3_1_0_Z;
wire [10:10] MEMDATAOut_3_1_1;
wire [15:15] MEMDATAOut_3_1_Z;
wire [10:4] HRDATA_4_1;
wire [0:0] iSRAMCSN_3_0_iv_4_1;
wire [0:0] iSRAMCSN_3_4;
wire [0:0] iSRAMCSN_3_0_iv_4;
wire [7:7] MemCntlState_ns_i_o4_1_Z;
wire [6:0] MemCntlState_ns_i_0_Z;
wire [6:6] MemCntlState_ns_i_a5_0_1_Z;
wire [1:1] WSCounterLoadVal_1_iv_4_Z;
wire [0:0] MemCntlState_ns_i_a5_1_Z;
wire [1:1] WSCounterLoadVal_1_iv_5_Z;
wire [5:5] MemCntlState_ns_0_0_Z;
wire [2:2] MemCntlState_ns_0_a5_1_0_0_Z;
wire [1:1] WSCounterLoadVal_1;
wire [4:2] MemCntlState_ns_0_1_Z;
wire [0:0] MemCntlState_ns_i_1_Z;
wire [2:2] MemCntlState_ns_0_3_tz_Z;
wire [4:4] MemCntlState_ns_0_2_Z;
wire [0:0] MemCntlState_ns_i_2_Z;
wire [6:6] MemCntlState_ns_i_4_Z;
wire iMEMDATAOEN_Z ;
wire VCC ;
wire GND ;
wire Valid_d_Z ;
wire Valid ;
wire ssram_read_buzy_next_d_Z ;
wire pipeline_rd_d1_Z ;
wire HWRITE_d_Z ;
wire NextMEMDATAOEN_1 ;
wire NextSelHaddrReg ;
wire N_417_i ;
wire N_423_i ;
wire pipeline_rd ;
wire HselFlash_d_Z ;
wire iHready_3_Z ;
wire NextFLASHCSN_1 ;
wire N_325_i ;
wire N_323_i ;
wire N_321_i ;
wire N_314_i ;
wire HselReg_Z ;
wire HwriteReg_Z ;
wire HselFlashReg_Z ;
wire HselSramReg_Z ;
wire HselSram ;
wire next_transaction_done_Z ;
wire transaction_done_1 ;
wire un1_transaction_done_2_sqmuxa_1_i ;
wire MEMDATAInReg17 ;
wire ANB1 ;
wire N_20_i_i ;
wire ANC0 ;
wire ssram_split_trans_en_1_sqmuxa_1_RNI41HIG_Z ;
wire N_678 ;
wire N_337 ;
wire N_330 ;
wire N_363 ;
wire HRDATA_sn_N_14_mux ;
wire HRDATA_sn_N_15_mux ;
wire g0_33_sx ;
wire g0_36_sx ;
wire N_686 ;
wire N_688 ;
wire N_689 ;
wire N_690 ;
wire N_691 ;
wire G_7_0_1 ;
wire N_676 ;
wire N_685 ;
wire g0_16_1 ;
wire g0_20_1 ;
wire g0_13_1 ;
wire N_692 ;
wire N_687 ;
wire g0_1 ;
wire MEMDATAOut_sn_m9_1_Z ;
wire g1_12 ;
wire g1_0_1 ;
wire g1_10 ;
wire g2_4 ;
wire g1_9 ;
wire g2_3 ;
wire g2_1 ;
wire g2_0 ;
wire g2 ;
wire NextSRAMCSN_30_m_0 ;
wire NextFLASHCSN63_Z ;
wire NextSRAMCSN_1_m ;
wire N_683 ;
wire iHready_3_10_Z ;
wire HoldHreadyLow_1_sqmuxa_2_Z ;
wire iHready_3_12_Z ;
wire LoadWSCounter_0_sqmuxa_2_Z ;
wire LoadWSCounter_sn_N_3 ;
wire LoadWSCounter_i_1 ;
wire un1_LoadWSCounter_0_sqmuxa_i ;
wire LoadWSCounter ;
wire WSCounterLoadVal_m2_e_0_0 ;
wire N_330_i ;
wire NextFLASHCSN_1_iv_i_a3_0_3_1_Z ;
wire NextFLASHWEN_0_sqmuxa ;
wire ssram_split_trans_en_1_sqmuxa_Z ;
wire ssram_split_trans_en_1_sqmuxa_1_Z ;
wire HoldHreadyLow25_i_2 ;
wire N_12 ;
wire LoadWSCounter_0_sqmuxa_1_i_1 ;
wire NextMemCntlState_0_sqmuxa_Z ;
wire HoldHreadyLow_3_Z ;
wire HoldHreadyLow26_Z ;
wire un1_HoldHreadyLow25_Z ;
wire N_338 ;
wire NextSRAMCSN34_Z ;
wire WSCounterLoadVal_4_sqmuxa_1_1_Z ;
wire HoldHreadyLow_3_sqmuxa_Z ;
wire trans_split_reset_2_sqmuxa_1_Z ;
wire un1_trans_split_reset_2_sqmuxa_i ;
wire N_354 ;
wire NextMEMDATAOEN_1_iv_2_Z ;
wire trans_split_reset_18_iv_1_Z ;
wire LoadWSCounter_0_sqmuxa_1_Z ;
wire un1_LoadWSCounter_0_sqmuxa_0 ;
wire N_341_i ;
wire HoldHreadyLow_0_sqmuxa_3_Z ;
wire HoldHreadyLow_0_sqmuxa_2_Z ;
wire NextFLASHCSN_1_sqmuxa_Z ;
wire un1_trans_split_reset_2_sqmuxa_1_Z ;
wire trans_split_reset_2_sqmuxa_Z ;
wire trans_split_reset_7_m ;
wire transaction_done_0_sqmuxa_1 ;
wire transaction_done_0_sqmuxa_Z ;
wire WSCounterLoadVal_0_sqmuxa_Z ;
wire NextMEMDATAOEN_2_sqmuxa ;
wire N_380 ;
wire N_375 ;
wire N_370 ;
wire N_391 ;
wire trans_split_reset_2_sqmuxa_0 ;
wire iHready_3_4_0_Z ;
wire WSCounterLoadVal_1_sqmuxa_3_Z ;
wire un2_HselFlash_i ;
wire WSCounterLoadVal_2_sqmuxa_1_Z ;
wire NextMEMDATAOEN_1_sqmuxa_Z ;
wire NextMemCntlState_1_sqmuxa_2_Z ;
wire N_410 ;
wire N_205_i ;
wire N_382_2 ;
wire NextMemCntlState_2_sqmuxa_1_Z ;
wire WSCounterLoadVal_1_sqmuxa_2_Z ;
wire NextMEMDATAOEN_m ;
wire N_423_2 ;
wire N_13 ;
wire un1_HoldHreadyLow_i ;
wire N_340 ;
wire transaction_done_0_sqmuxa_5_Z ;
wire un1_transaction_done_1_sqmuxa_i ;
wire transaction_done_m_0 ;
wire un1_WSCounterLoadVal_1_sqmuxa_i ;
wire WSCounterLoadVal_1_sqmuxa_1_Z ;
wire iHready_3_1_Z ;
wire WSCounterLoadVal_3_sqmuxa_3 ;
wire WSCounterLoadVal_0_sqmuxa_3_Z ;
wire NextMemCntlState_5_sqmuxa_1_Z ;
wire WSCounterLoadVal_2_sqmuxa_2_Z ;
wire NextSRAMCSN_9_m_2 ;
wire un1_LoadWSCounter_0_sqmuxa_5_Z ;
wire trans_split_en_iv_0_Z ;
wire NextFLASHCSN_1_iv_i_a3_0_3_Z ;
wire transaction_done_0_sqmuxa_4_Z ;
wire transaction_done_0_sqmuxa_3_Z ;
wire NextMEMDATAOEN_4_sqmuxa_Z ;
wire N_382 ;
wire N_372 ;
wire N_377 ;
wire WSCounterLoadVal_3_sqmuxa_2_Z ;
wire N_347 ;
wire wr_follow_rd_3_sqmuxa_Z ;
wire N_11 ;
wire N_14 ;
wire N_381_2 ;
wire NextMemCntlState_3_sqmuxa_Z ;
wire WSCounterLoadVal_3_sqmuxa_1_Z ;
wire transaction_done_1_sqmuxa_1_Z ;
wire Valid_m_0 ;
wire N_10 ;
wire N_563_1 ;
wire NextMEMDATAOEN_1_iv_4_Z ;
wire N_413 ;
wire N_385 ;
wire WSCounterLoadVal_4_sqmuxa_Z ;
wire N_394 ;
wire N_409 ;
wire N_339 ;
wire N_332 ;
wire transaction_done_2_sqmuxa_Z ;
wire NextSRAMCSN_27_m ;
wire iHready_3_5_Z ;
wire iHready_3_4_1_Z ;
wire un1_LoadWSCounter_0_sqmuxa_2_0_Z ;
wire NextFLASHCSN_1_iv_i_0_Z ;
wire un1_transaction_done_2_sqmuxa_i ;
wire iHready_3_8_Z ;
wire iHready_3_7_Z ;
wire MemCntlState_ns_0_117_0 ;
wire N_387 ;
wire un1_LoadWSCounter_0_sqmuxa_4_Z ;
wire iHready_3_14_Z ;
wire un1_LoadWSCounter_0_sqmuxa_7_Z ;
wire N_227 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_6 ;
wire N_5 ;
  CFG1 iMEMDATAOEN_RNIS15T5 (
	.A(iMEMDATAOEN_Z),
	.Y(iMEMDATAOEN_i)
);
defparam iMEMDATAOEN_RNIS15T5.INIT=2'h1;
// @5:403
  SLE \HsizeReg_fast[1]  (
	.Q(HsizeReg_fast_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_136_i_fast),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE Valid_d (
	.Q(Valid_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(Valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE ssram_read_buzy_next_d (
	.Q(ssram_read_buzy_next_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(pipeline_rd_d1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE HWRITE_d (
	.Q(HWRITE_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE iMEMDATAOEN (
	.Q(iMEMDATAOEN_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextMEMDATAOEN_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1728
  SLE \genblk4.iSRAMCSN[0]  (
	.Q(SRAMCSN_c_0),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(iSRAMCSN_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE SelHaddrReg (
	.Q(SelHaddrReg_1z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextSelHaddrReg),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1831
  SLE \genblk8.iSRAMWEN  (
	.Q(SRAMWEN_c),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK_i),
	.D(N_417_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1808
  SLE iSRAMOEN (
	.Q(SRAMOEN_c),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK_i),
	.D(N_423_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE pipeline_rd_d1 (
	.Q(pipeline_rd_d1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(pipeline_rd),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE HselFlash_d (
	.Q(HselFlash_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:695
  SLE iHready (
	.Q(popfeedthru_unused),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(iHready_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE iFLASHCSN (
	.Q(iFLASHCSN_1z),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextFLASHCSN_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[9]  (
	.Q(MemCntlState_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[8]  (
	.Q(pipeline_rd),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_325_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[7]  (
	.Q(MemCntlState_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_323_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[6]  (
	.Q(MemCntlState_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_321_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[5]  (
	.Q(MemCntlState_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[4]  (
	.Q(MemCntlState_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[3]  (
	.Q(MemCntlState_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[2]  (
	.Q(MemCntlState_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[1]  (
	.Q(MemCntlState_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[0]  (
	.Q(MemCntlState_Z[0]),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_314_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[27]  (
	.Q(HaddrReg_27),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:374
  SLE HselReg (
	.Q(HselReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(masterAddrInProg_0),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE HwriteReg (
	.Q(HwriteReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:374
  SLE HselFlashReg (
	.Q(HselFlashReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:374
  SLE HselSramReg (
	.Q(HselSramReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HselSram),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE next_transaction_done (
	.Q(next_transaction_done_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(transaction_done_1),
	.EN(un1_transaction_done_2_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[1]  (
	.Q(HaddrReg_1),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_134_i),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[0]  (
	.Q(HaddrReg_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_135_i),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HsizeReg_Z[1]  (
	.Q(HsizeReg[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_136_i),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HsizeReg_Z[0]  (
	.Q(HsizeReg[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[11]  (
	.Q(MEMDATAInReg[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[11]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[10]  (
	.Q(MEMDATAInReg[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[10]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[9]  (
	.Q(MEMDATAInReg[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[9]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[8]  (
	.Q(MEMDATAInReg[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[8]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[12]  (
	.Q(HaddrReg_12),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[11]  (
	.Q(HaddrReg_11),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[10]  (
	.Q(HaddrReg_10),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[9]  (
	.Q(HaddrReg_9),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_7),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[8]  (
	.Q(HaddrReg_8),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_6),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[7]  (
	.Q(HaddrReg_7),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_5),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[6]  (
	.Q(HaddrReg_6),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_4),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[5]  (
	.Q(HaddrReg_5),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_3),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[4]  (
	.Q(HaddrReg_4),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_2),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[3]  (
	.Q(HaddrReg_3),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[2]  (
	.Q(HaddrReg_2),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.EN(ACRegEn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[26]  (
	.Q(MEMDATAInReg[26]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[26]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[25]  (
	.Q(MEMDATAInReg[25]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[25]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[24]  (
	.Q(MEMDATAInReg[24]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[24]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[23]  (
	.Q(MEMDATAInReg[23]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[23]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[22]  (
	.Q(MEMDATAInReg[22]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[22]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[21]  (
	.Q(MEMDATAInReg[21]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[21]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[20]  (
	.Q(MEMDATAInReg[20]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[20]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[19]  (
	.Q(MEMDATAInReg[19]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[19]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[18]  (
	.Q(MEMDATAInReg[18]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[18]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[17]  (
	.Q(MEMDATAInReg_2),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[17]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[16]  (
	.Q(MEMDATAInReg[16]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[16]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[15]  (
	.Q(MEMDATAInReg_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[15]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[14]  (
	.Q(MEMDATAInReg[14]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[14]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[13]  (
	.Q(MEMDATAInReg[13]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[13]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[12]  (
	.Q(MEMDATAInReg[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_Z[12]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[31]  (
	.Q(MEMDATAInReg[31]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[31]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[30]  (
	.Q(MEMDATAInReg[30]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[30]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[29]  (
	.Q(MEMDATAInReg[29]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[29]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[28]  (
	.Q(MEMDATAInReg[28]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[28]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[27]  (
	.Q(MEMDATAInReg[27]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7[27]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \trans_split_count_Z[0]  (
	.Q(trans_split_count[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(trans_split_count_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \ssram_split_trans_next[1]  (
	.Q(ANB1),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_20_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \ssram_split_trans_next[0]  (
	.Q(ANC0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(ssram_split_trans_en_1_sqmuxa_1_RNI41HIG_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[4]  (
	.Q(CurrentWait_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[3]  (
	.Q(CurrentWait_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[2]  (
	.Q(CurrentWait_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[1]  (
	.Q(CurrentWait_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[0]  (
	.Q(CurrentWait_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \trans_split_count_Z[1]  (
	.Q(trans_split_count[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(trans_split_count_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux_0[10]  (
	.FCO(MEMDATAOut_3_1_0_co1[10]),
	.S(MEMDATAOut_3_1_0_wmux_0_S[10]),
	.Y(N_678),
	.B(m8_1),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA_2),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_10),
	.A(MEMDATAOut_3_1_0_y0[10]),
	.FCI(MEMDATAOut_3_1_0_co0[10])
);
defparam \MEMDATAOut_3_1_0_wmux_0[10] .INIT=20'h0F588;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux[10]  (
	.FCO(MEMDATAOut_3_1_0_co0[10]),
	.S(MEMDATAOut_3_1_0_wmux_S[10]),
	.Y(MEMDATAOut_3_1_0_y0[10]),
	.B(m8_1),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA_18),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_26),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam \MEMDATAOut_3_1_0_wmux[10] .INIT=20'h0FA44;
// @5:1678
  CFG4 \MemCntlState_ns_i_a5_1[0]  (
	.A(MemCntlState_Z[5]),
	.B(MemCntlState_Z[4]),
	.C(N_337),
	.D(N_330),
	.Y(N_363)
);
defparam \MemCntlState_ns_i_a5_1[0] .INIT=16'hEE0E;
// @5:711
  CFG4 \MEMDATAOut_1[2]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17),
	.C(m8_1),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_2),
	.Y(MEMDATAOut_1_Z[2])
);
defparam \MEMDATAOut_1[2] .INIT=16'h07F7;
// @5:711
  CFG4 \MEMDATAOut_3_2cf0[8]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15),
	.C(iFLASHCSN_1z),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_24),
	.Y(MEMDATAOut_3_2cf0_Z[8])
);
defparam \MEMDATAOut_3_2cf0[8] .INIT=16'hF808;
// @5:711
  CFG4 \MEMDATAOut_3_2cf1[8]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7),
	.C(iFLASHCSN_1z),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_0),
	.Y(MEMDATAOut_3_2cf1_Z[8])
);
defparam \MEMDATAOut_3_2cf1[8] .INIT=16'h8F80;
// @5:2610
  CFG4 \HRDATA_3_1_0[20]  (
	.A(MEMDATAInReg[28]),
	.B(MEMDATA_in[12]),
	.C(iFLASHCSN_1z),
	.D(HaddrReg_0),
	.Y(HRDATA_3_1[20])
);
defparam \HRDATA_3_1_0[20] .INIT=16'h3555;
// @5:2610
  CFG4 \HRDATA_4[6]  (
	.A(MEMDATA_in[6]),
	.B(HRDATA_sn_N_14_mux),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_sx_Z[6]),
	.Y(N_560)
);
defparam \HRDATA_4[6] .INIT=16'h00FE;
// @5:2610
  CFG4 \HRDATA_4_sx[6]  (
	.A(MEMDATAInReg[22]),
	.B(MEMDATAInReg[30]),
	.C(HRDATA_sn_N_14_mux),
	.D(HRDATA_sn_N_15_mux),
	.Y(HRDATA_4_sx_Z[6])
);
defparam \HRDATA_4_sx[6] .INIT=16'h3350;
// @5:2610
  CFG4 \HRDATA_4[3]  (
	.A(MEMDATA_in[3]),
	.B(HRDATA_sn_N_14_mux),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_sx_Z[3]),
	.Y(N_557)
);
defparam \HRDATA_4[3] .INIT=16'h00FE;
// @5:2610
  CFG4 \HRDATA_4_sx[3]  (
	.A(MEMDATAInReg[19]),
	.B(MEMDATAInReg[27]),
	.C(HRDATA_sn_N_14_mux),
	.D(HRDATA_sn_N_15_mux),
	.Y(HRDATA_4_sx_Z[3])
);
defparam \HRDATA_4_sx[3] .INIT=16'h3350;
// @5:2610
  CFG4 \HRDATA_4[5]  (
	.A(MEMDATA_in[5]),
	.B(HRDATA_sn_N_14_mux),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_sx_Z[5]),
	.Y(N_559)
);
defparam \HRDATA_4[5] .INIT=16'h00FE;
// @5:2610
  CFG4 \HRDATA_4_sx[5]  (
	.A(MEMDATAInReg[21]),
	.B(MEMDATAInReg[29]),
	.C(HRDATA_sn_N_14_mux),
	.D(HRDATA_sn_N_15_mux),
	.Y(HRDATA_4_sx_Z[5])
);
defparam \HRDATA_4_sx[5] .INIT=16'h3350;
// @5:2610
  CFG4 \HRDATA_4[0]  (
	.A(MEMDATA_in[0]),
	.B(HRDATA_sn_N_14_mux),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_sx_Z[0]),
	.Y(N_554)
);
defparam \HRDATA_4[0] .INIT=16'h00FE;
// @5:2610
  CFG4 \HRDATA_4_sx[0]  (
	.A(MEMDATAInReg[16]),
	.B(MEMDATAInReg[24]),
	.C(HRDATA_sn_N_14_mux),
	.D(HRDATA_sn_N_15_mux),
	.Y(HRDATA_4_sx_Z[0])
);
defparam \HRDATA_4_sx[0] .INIT=16'h3350;
// @5:2610
  CFG4 \HRDATA_4[7]  (
	.A(MEMDATA_in[7]),
	.B(HRDATA_sn_N_14_mux),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_sx_Z[7]),
	.Y(N_561)
);
defparam \HRDATA_4[7] .INIT=16'h00FE;
// @5:2610
  CFG4 \HRDATA_4_sx[7]  (
	.A(MEMDATAInReg[23]),
	.B(MEMDATAInReg[31]),
	.C(HRDATA_sn_N_14_mux),
	.D(HRDATA_sn_N_15_mux),
	.Y(HRDATA_4_sx_Z[7])
);
defparam \HRDATA_4_sx[7] .INIT=16'h3350;
// @5:2610
  CFG4 HRDATA_sn_m2_RNI0MK2K (
	.A(HRDATA_sn_N_15_mux),
	.B(g0_33_sx),
	.C(MEMDATA_in[2]),
	.D(HRDATA_sn_N_14_mux),
	.Y(N_556_0)
);
defparam HRDATA_sn_m2_RNI0MK2K.INIT=16'h3332;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIF3598[18]  (
	.A(MEMDATAInReg[18]),
	.B(MEMDATAInReg[26]),
	.C(HRDATA_sn_N_14_mux),
	.D(HRDATA_sn_N_15_mux),
	.Y(g0_33_sx)
);
defparam \genblk21.MEMDATAInReg_RNIF3598[18] .INIT=16'h3350;
// @5:2610
  CFG3 HRDATA_sn_m8_RNINMUQG (
	.A(g0_36_sx),
	.B(MEMDATA_in[7]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_569_0)
);
defparam HRDATA_sn_m8_RNINMUQG.INIT=8'h45;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIBVG57[31]  (
	.A(MEMDATAInReg[31]),
	.B(MEMDATA_in[15]),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_sn_N_14_mux),
	.Y(g0_36_sx)
);
defparam \genblk21.MEMDATAInReg_RNIBVG57[31] .INIT=16'h0503;
// @5:2610
  CFG4 \HRDATA_3[5]  (
	.A(MEMDATA_in[5]),
	.B(MEMDATAInReg[13]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_3_1_Z[5]),
	.Y(N_525)
);
defparam \HRDATA_3[5] .INIT=16'hA0CF;
// @5:2610
  CFG4 \HRDATA_3_1[5]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[13]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[5])
);
defparam \HRDATA_3_1[5] .INIT=16'h07F7;
// @5:2610
  CFG4 \HRDATA_3[6]  (
	.A(MEMDATA_in[6]),
	.B(MEMDATAInReg[14]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_3_1_Z[6]),
	.Y(N_526)
);
defparam \HRDATA_3[6] .INIT=16'hA0CF;
// @5:2610
  CFG4 \HRDATA_3_1[6]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[14]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[6])
);
defparam \HRDATA_3_1[6] .INIT=16'h07F7;
// @5:2610
  CFG4 \HRDATA_3[4]  (
	.A(MEMDATA_in[12]),
	.B(HaddrReg_0),
	.C(iFLASHCSN_1z),
	.D(HRDATA_3_1_Z[4]),
	.Y(N_524)
);
defparam \HRDATA_3[4] .INIT=16'h80FF;
// @5:2610
  CFG4 \HRDATA_3_1[4]  (
	.A(MEMDATAInReg[12]),
	.B(MEMDATA_in[4]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[4])
);
defparam \HRDATA_3_1[4] .INIT=16'h5F3F;
// @5:2610
  CFG4 \HRDATA_3[3]  (
	.A(MEMDATA_in[3]),
	.B(MEMDATAInReg[11]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_3_1_Z[3]),
	.Y(N_523)
);
defparam \HRDATA_3[3] .INIT=16'hA0CF;
// @5:2610
  CFG4 \HRDATA_3_1[3]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[11]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[3])
);
defparam \HRDATA_3_1[3] .INIT=16'h07F7;
// @5:711
  CFG4 \MEMDATAOut_4[1]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut_4_1_Z[1]),
	.Y(N_686)
);
defparam \MEMDATAOut_4[1] .INIT=16'h00CA;
// @5:711
  CFG2 \MEMDATAOut_4_1[1]  (
	.A(MEMDATAOut156_1z),
	.B(masterDataInProg_0),
	.Y(MEMDATAOut_4_1_Z[1])
);
defparam \MEMDATAOut_4_1[1] .INIT=4'h7;
// @5:711
  CFG4 \MEMDATAOut_4[3]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut_4_1_Z[3]),
	.Y(N_688)
);
defparam \MEMDATAOut_4[3] .INIT=16'h00CA;
// @5:711
  CFG2 \MEMDATAOut_4_1[3]  (
	.A(MEMDATAOut156_1z),
	.B(masterDataInProg_0),
	.Y(MEMDATAOut_4_1_Z[3])
);
defparam \MEMDATAOut_4_1[3] .INIT=4'h7;
// @5:711
  CFG4 \MEMDATAOut_4[4]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut_4_1_Z[4]),
	.Y(N_689)
);
defparam \MEMDATAOut_4[4] .INIT=16'h00CA;
// @5:711
  CFG2 \MEMDATAOut_4_1[4]  (
	.A(MEMDATAOut156_1z),
	.B(masterDataInProg_0),
	.Y(MEMDATAOut_4_1_Z[4])
);
defparam \MEMDATAOut_4_1[4] .INIT=4'h7;
// @5:711
  CFG4 \MEMDATAOut_4[5]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut_4_1_Z[5]),
	.Y(N_690)
);
defparam \MEMDATAOut_4[5] .INIT=16'h00CA;
// @5:711
  CFG2 \MEMDATAOut_4_1[5]  (
	.A(MEMDATAOut156_1z),
	.B(masterDataInProg_0),
	.Y(MEMDATAOut_4_1_Z[5])
);
defparam \MEMDATAOut_4_1[5] .INIT=4'h7;
// @5:711
  CFG4 \MEMDATAOut_4[6]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut_4_1_Z[6]),
	.Y(N_691)
);
defparam \MEMDATAOut_4[6] .INIT=16'h00CA;
// @5:711
  CFG2 \MEMDATAOut_4_1[6]  (
	.A(MEMDATAOut156_1z),
	.B(masterDataInProg_0),
	.Y(MEMDATAOut_4_1_Z[6])
);
defparam \MEMDATAOut_4_1[6] .INIT=4'h7;
// @5:2610
  CFG4 \HRDATA_3[0]  (
	.A(MEMDATA_in[0]),
	.B(HRDATA_sn_N_4),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_3_1_0_Z[0]),
	.Y(N_520)
);
defparam \HRDATA_3[0] .INIT=16'h20EF;
// @5:2610
  CFG4 \HRDATA_3_1_0[0]  (
	.A(MEMDATA_in[8]),
	.B(MEMDATAInReg[8]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(HRDATA_3_1_0_Z[0])
);
defparam \HRDATA_3_1_0[0] .INIT=16'h335F;
// @5:711
  CFG4 \MEMDATAOut_1[4]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3),
	.C(masterDataInProg_0),
	.D(m8_1),
	.Y(MEMDATAOut_1_Z[4])
);
defparam \MEMDATAOut_1[4] .INIT=16'h3F5F;
// @5:711
  CFG4 \MEMDATAOut_1[3]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2),
	.C(masterDataInProg_0),
	.D(m8_1),
	.Y(MEMDATAOut_1_Z[3])
);
defparam \MEMDATAOut_1[3] .INIT=16'h3F5F;
// @5:711
  CFG4 \MEMDATAOut_1[5]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4),
	.C(masterDataInProg_0),
	.D(m8_1),
	.Y(MEMDATAOut_1_Z[5])
);
defparam \MEMDATAOut_1[5] .INIT=16'h3F5F;
// @5:711
  CFG4 \MEMDATAOut_1[6]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5),
	.C(masterDataInProg_0),
	.D(m8_1),
	.Y(MEMDATAOut_1_Z[6])
);
defparam \MEMDATAOut_1[6] .INIT=16'h3F5F;
// @5:711
  CFG4 \MEMDATAOut_1[1]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.C(masterDataInProg_0),
	.D(m8_1),
	.Y(MEMDATAOut_1_Z[1])
);
defparam \MEMDATAOut_1[1] .INIT=16'h3F5F;
// @5:2610
  CFG4 \HRDATA_3_1_0[22]  (
	.A(MEMDATAInReg[30]),
	.B(MEMDATA_in[14]),
	.C(iFLASHCSN_1z),
	.D(HaddrReg_0),
	.Y(HRDATA_3_1_0_Z[22])
);
defparam \HRDATA_3_1_0[22] .INIT=16'h3555;
// @5:2610
  CFG4 \HRDATA_3_1_0[21]  (
	.A(MEMDATAInReg[29]),
	.B(MEMDATA_in[13]),
	.C(iFLASHCSN_1z),
	.D(HaddrReg_0),
	.Y(HRDATA_3_1_0_Z[21])
);
defparam \HRDATA_3_1_0[21] .INIT=16'h3555;
// @5:2610
  CFG4 \HRDATA_3_1_0[19]  (
	.A(MEMDATAInReg[27]),
	.B(MEMDATA_in[11]),
	.C(iFLASHCSN_1z),
	.D(HaddrReg_0),
	.Y(HRDATA_3_1_0_Z[19])
);
defparam \HRDATA_3_1_0[19] .INIT=16'h3555;
// @5:2610
  CFG4 \HRDATA_3[18]  (
	.A(MEMDATA_in[10]),
	.B(HaddrReg_0),
	.C(iFLASHCSN_1z),
	.D(HRDATA_3_1_Z[18]),
	.Y(N_538)
);
defparam \HRDATA_3[18] .INIT=16'h80BF;
// @5:2610
  CFG4 \HsizeReg_RNI8L6IL[1]  (
	.A(MEMDATA_in[9]),
	.B(HsizeReg[1]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(G_7_0_1)
);
defparam \HsizeReg_RNI8L6IL[1] .INIT=16'hF35F;
// @5:711
  CFG4 \MEMDATAOut_3_1[15]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_31),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_23),
	.C(iFLASHCSN_1z),
	.D(MEMDATAOut_3_1_1[10]),
	.Y(MEMDATAOut_3_1_Z[15])
);
defparam \MEMDATAOut_3_1[15] .INIT=16'hFCA0;
// @5:711
  CFG3 \MEMDATAOut_3_1_1[15]  (
	.A(un1_MEMDATAOut_0_sqmuxa_i),
	.B(iFLASHCSN_1z),
	.C(MEMDATAOut_0_sqmuxa_2),
	.Y(MEMDATAOut_3_1_1[10])
);
defparam \MEMDATAOut_3_1_1[15] .INIT=8'h1D;
// @5:2610
  CFG4 \HRDATA_4[10]  (
	.A(MEMDATA_in[10]),
	.B(MEMDATAInReg[26]),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_1[10]),
	.Y(N_564)
);
defparam \HRDATA_4[10] .INIT=16'h0AFC;
// @5:2610
  CFG3 \HRDATA_4_1_0[10]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[2]),
	.C(HRDATA_sn_N_14_mux),
	.Y(HRDATA_4_1[10])
);
defparam \HRDATA_4_1_0[10] .INIT=8'h27;
// @5:2610
  CFG4 \HRDATA_3[10]  (
	.A(MEMDATA_in[10]),
	.B(HaddrReg_0),
	.C(iFLASHCSN_1z),
	.D(HRDATA_3_1_0_Z[10]),
	.Y(N_530)
);
defparam \HRDATA_3[10] .INIT=16'hFF80;
// @5:2610
  CFG3 \HRDATA_3_1_0[10]  (
	.A(MEMDATA_in[2]),
	.B(HRDATA_sn_N_4),
	.C(HRDATA_3_1_Z[10]),
	.Y(HRDATA_3_1_0_Z[10])
);
defparam \HRDATA_3_1_0[10] .INIT=8'h0E;
// @5:711
  CFG3 \MEMDATAOut_3_2[8]  (
	.A(m8_1),
	.B(MEMDATAOut_3_2cf1_Z[8]),
	.C(MEMDATAOut_3_2cf0_Z[8]),
	.Y(N_676)
);
defparam \MEMDATAOut_3_2[8] .INIT=8'hD8;
// @5:2610
  CFG4 \HRDATA_3_1_0[16]  (
	.A(MEMDATAInReg[24]),
	.B(MEMDATA_in[8]),
	.C(iFLASHCSN_1z),
	.D(HaddrReg_0),
	.Y(HRDATA_3_1[16])
);
defparam \HRDATA_3_1_0[16] .INIT=16'h3555;
// @5:2610
  CFG4 \HRDATA_3_1_0[23]  (
	.A(MEMDATAInReg[31]),
	.B(MEMDATA_in[15]),
	.C(iFLASHCSN_1z),
	.D(HaddrReg_0),
	.Y(HRDATA_3_1[23])
);
defparam \HRDATA_3_1_0[23] .INIT=16'h3555;
// @5:2610
  CFG4 \HRDATA_3_1[18]  (
	.A(MEMDATAInReg[26]),
	.B(MEMDATA_in[2]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[18])
);
defparam \HRDATA_3_1[18] .INIT=16'h5535;
// @5:2610
  CFG4 \HRDATA_3[22]  (
	.A(HRDATA_sn_N_4),
	.B(HRDATA_sn_N_7),
	.C(MEMDATA_in[6]),
	.D(HRDATA_3_1_0_Z[22]),
	.Y(N_542)
);
defparam \HRDATA_3[22] .INIT=16'h40FB;
// @5:711
  CFG3 \MEMDATAOut[0]  (
	.A(N_685),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[0]),
	.Y(MEMDATAOut0)
);
defparam \MEMDATAOut[0] .INIT=8'h2E;
// @5:711
  CFG3 \MEMDATAOut_1[0]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_16),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_0),
	.C(m8_1),
	.Y(MEMDATAOut_1_Z[0])
);
defparam \MEMDATAOut_1[0] .INIT=8'h35;
// @5:2610
  CFG4 \HRDATA_3[16]  (
	.A(HRDATA_sn_N_4),
	.B(HRDATA_sn_N_7),
	.C(MEMDATA_in[0]),
	.D(HRDATA_3_1[16]),
	.Y(N_536)
);
defparam \HRDATA_3[16] .INIT=16'h40FB;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIGR5JU[21]  (
	.A(MEMDATAInReg[21]),
	.B(MEMDATA_in[5]),
	.C(g0_16_1),
	.D(HRDATA_sn_N_7),
	.Y(N_533_0)
);
defparam \genblk21.MEMDATAInReg_RNIGR5JU[21] .INIT=16'hCA0F;
// @5:2610
  CFG4 HRDATA_sn_m3_RNISM7VC (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[13]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(g0_16_1)
);
defparam HRDATA_sn_m3_RNISM7VC.INIT=16'h07F7;
// @5:711
  CFG3 \MEMDATAOut[1]  (
	.A(N_686),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[1]),
	.Y(MEMDATAOut1)
);
defparam \MEMDATAOut[1] .INIT=8'h2E;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIEJJ661[9]  (
	.A(MEMDATAInReg[9]),
	.B(MEMDATA_in[1]),
	.C(G_7_0_1),
	.D(HRDATA_sn_N_7),
	.Y(N_521_0)
);
defparam \genblk21.MEMDATAInReg_RNIEJJ661[9] .INIT=16'hCA0F;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIJIIUH[17]  (
	.A(MEMDATAInReg_2),
	.B(MEMDATA_in[1]),
	.C(g0_20_1),
	.D(HRDATA_sn_N_15_mux),
	.Y(N_555_0)
);
defparam \genblk21.MEMDATAInReg_RNIJIIUH[17] .INIT=16'h0FCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNI31L86[25]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATAInReg[25]),
	.C(HRDATA_sn_N_14_mux),
	.Y(g0_20_1)
);
defparam \genblk21.MEMDATAInReg_RNI31L86[25] .INIT=8'h27;
// @5:711
  CFG3 \MEMDATAOut[6]  (
	.A(N_691),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[6]),
	.Y(MEMDATAOut6)
);
defparam \MEMDATAOut[6] .INIT=8'h2E;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIJU5JU[22]  (
	.A(MEMDATAInReg[22]),
	.B(MEMDATA_in[6]),
	.C(g0_13_1),
	.D(HRDATA_sn_N_7),
	.Y(N_534_0)
);
defparam \genblk21.MEMDATAInReg_RNIJU5JU[22] .INIT=16'hCA0F;
// @5:2610
  CFG4 HRDATA_sn_m3_RNITN7VC (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[14]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(g0_13_1)
);
defparam HRDATA_sn_m3_RNITN7VC.INIT=16'h07F7;
// @5:711
  CFG3 \MEMDATAOut[5]  (
	.A(N_690),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[5]),
	.Y(MEMDATAOut5)
);
defparam \MEMDATAOut[5] .INIT=8'h2E;
// @5:2610
  CFG4 \HRDATA_3[21]  (
	.A(HRDATA_sn_N_4),
	.B(HRDATA_sn_N_7),
	.C(MEMDATA_in[5]),
	.D(HRDATA_3_1_0_Z[21]),
	.Y(N_541)
);
defparam \HRDATA_3[21] .INIT=16'h40FB;
// @5:2610
  CFG4 \HRDATA_3[20]  (
	.A(HRDATA_sn_N_4),
	.B(HRDATA_sn_N_7),
	.C(MEMDATA_in[4]),
	.D(HRDATA_3_1[20]),
	.Y(N_540)
);
defparam \HRDATA_3[20] .INIT=16'h40FB;
// @5:711
  CFG3 \MEMDATAOut[7]  (
	.A(N_692),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[7]),
	.Y(MEMDATAOut7)
);
defparam \MEMDATAOut[7] .INIT=8'h2E;
// @5:711
  CFG3 \MEMDATAOut_1[7]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_23),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_7),
	.C(m8_1),
	.Y(MEMDATAOut_1_Z[7])
);
defparam \MEMDATAOut_1[7] .INIT=8'h35;
// @5:2610
  CFG4 \HRDATA_3[23]  (
	.A(HRDATA_sn_N_4),
	.B(HRDATA_sn_N_7),
	.C(MEMDATA_in[7]),
	.D(HRDATA_3_1[23]),
	.Y(N_543)
);
defparam \HRDATA_3[23] .INIT=16'h40FB;
// @5:711
  CFG3 \MEMDATAOut[2]  (
	.A(N_687),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[2]),
	.Y(MEMDATAOut2)
);
defparam \MEMDATAOut[2] .INIT=8'h2E;
// @5:2610
  CFG4 \HRDATA_4[4]  (
	.A(MEMDATA_in[4]),
	.B(MEMDATAInReg[20]),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_4_1[4]),
	.Y(N_558)
);
defparam \HRDATA_4[4] .INIT=16'h0AFC;
// @5:2610
  CFG3 \HRDATA_4_1_0[4]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATAInReg[28]),
	.C(HRDATA_sn_N_14_mux),
	.Y(HRDATA_4_1[4])
);
defparam \HRDATA_4_1_0[4] .INIT=8'h27;
// @5:711
  CFG3 \MEMDATAOut[3]  (
	.A(N_688),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[3]),
	.Y(MEMDATAOut3)
);
defparam \MEMDATAOut[3] .INIT=8'h2E;
// @5:2610
  CFG4 \HRDATA_3[19]  (
	.A(HRDATA_sn_N_4),
	.B(HRDATA_sn_N_7),
	.C(MEMDATA_in[3]),
	.D(HRDATA_3_1_0_Z[19]),
	.Y(N_539)
);
defparam \HRDATA_3[19] .INIT=16'h40FB;
// @5:711
  CFG3 \MEMDATAOut[4]  (
	.A(N_689),
	.B(MEMDATAOut_2_1_0),
	.C(MEMDATAOut_1_Z[4]),
	.Y(MEMDATAOut4)
);
defparam \MEMDATAOut[4] .INIT=8'h2E;
// @5:2610
  CFG4 \genblk21.MEMDATAInReg_RNIDO5JU[20]  (
	.A(MEMDATAInReg[20]),
	.B(MEMDATA_in[4]),
	.C(g0_1),
	.D(HRDATA_sn_N_7),
	.Y(N_532_0)
);
defparam \genblk21.MEMDATAInReg_RNIDO5JU[20] .INIT=16'hCA0F;
// @5:2610
  CFG4 HRDATA_sn_m3_RNIRL7VC (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[12]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(g0_1)
);
defparam HRDATA_sn_m3_RNIRL7VC.INIT=16'h07F7;
// @5:711
  CFG4 MEMDATAOut_sn_m9 (
	.A(N_31_0_i),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(MEMDATAOut_sn_m9_1_Z),
	.D(MEMDATAOut156_1z),
	.Y(MEMDATAOut_2_1_0)
);
defparam MEMDATAOut_sn_m9.INIT=16'h2F00;
// @5:711
  CFG2 MEMDATAOut_sn_m9_1 (
	.A(iFLASHCSN_1z),
	.B(un1_MEMDATAOut_0_sqmuxa_i),
	.Y(MEMDATAOut_sn_m9_1_Z)
);
defparam MEMDATAOut_sn_m9_1.INIT=4'h1;
// @5:2610
  CFG3 \HRDATA_3_1[10]  (
	.A(HRDATA_sn_N_7),
	.B(MEMDATAInReg[18]),
	.C(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[10])
);
defparam \HRDATA_3_1[10] .INIT=8'h75;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNIELULB[23]  (
	.A(MEMDATA_in[7]),
	.B(MEMDATAInReg[23]),
	.C(HRDATA_sn_N_4),
	.Y(g1_12)
);
defparam \genblk21.MEMDATAInReg_RNIELULB[23] .INIT=8'hCA;
// @5:2610
  CFG4 iFLASHCSN_RNI1E4HM (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[15]),
	.C(g1_12),
	.D(HRDATA_sn_N_7),
	.Y(N_535_0)
);
defparam iFLASHCSN_RNI1E4HM.INIT=16'hF088;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNI5BTLB[10]  (
	.A(MEMDATA_in[2]),
	.B(MEMDATAInReg[10]),
	.C(HRDATA_sn_N_4),
	.Y(g1_0_1)
);
defparam \genblk21.MEMDATAInReg_RNI5BTLB[10] .INIT=8'hCA;
// @5:2610
  CFG4 iFLASHCSN_RNIJU2HM (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[10]),
	.C(g1_0_1),
	.D(HRDATA_sn_N_7),
	.Y(N_522_0)
);
defparam iFLASHCSN_RNIJU2HM.INIT=16'hF088;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[28]  (
	.A(MEMDATA_in[12]),
	.B(MEMDATA_in[4]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[28])
);
defparam \genblk21.MEMDATAInReg_RNO[28] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIGME5F (
	.A(MEMDATA_in[12]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[28])
);
defparam HRDATA_sn_m8_RNIGME5F.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNI99HCI (
	.A(MEMDATA_in[12]),
	.B(MEMDATA_in[4]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_11)
);
defparam iFLASHCSN_RNI99HCI.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNI9FTLB[16]  (
	.A(MEMDATA_in[0]),
	.B(MEMDATAInReg[16]),
	.C(HRDATA_sn_N_4),
	.Y(g1_10)
);
defparam \genblk21.MEMDATAInReg_RNI9FTLB[16] .INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNIFNULB[24]  (
	.A(MEMDATA_in[8]),
	.B(MEMDATAInReg[24]),
	.C(HRDATA_sn_N_14_mux),
	.Y(g2_4)
);
defparam \genblk21.MEMDATAInReg_RNIFNULB[24] .INIT=8'hCA;
// @5:2610
  CFG4 iFLASHCSN_RNIEVJ5T (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[8]),
	.C(g1_10),
	.D(HRDATA_sn_N_7),
	.Y(N_528_0)
);
defparam iFLASHCSN_RNIEVJ5T.INIT=16'hF088;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIK7CBL (
	.A(g2_4),
	.B(MEMDATA_in[0]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_562_0)
);
defparam HRDATA_sn_m8_RNIK7CBL.INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNIFLTLB[19]  (
	.A(MEMDATA_in[3]),
	.B(MEMDATAInReg[19]),
	.C(HRDATA_sn_N_4),
	.Y(g1_9)
);
defparam \genblk21.MEMDATAInReg_RNIFLTLB[19] .INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNISUD15[27]  (
	.A(MEMDATA_in[11]),
	.B(MEMDATAInReg[27]),
	.C(HRDATA_sn_N_14_mux),
	.Y(g2_3)
);
defparam \genblk21.MEMDATAInReg_RNISUD15[27] .INIT=8'hCA;
// @5:2610
  CFG4 iFLASHCSN_RNIU93HM (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[11]),
	.C(g1_9),
	.D(HRDATA_sn_N_7),
	.Y(N_531_0)
);
defparam iFLASHCSN_RNIU93HM.INIT=16'hF088;
// @5:2610
  CFG3 HRDATA_sn_m8_RNI4IRME (
	.A(g2_3),
	.B(MEMDATA_in[3]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_565_0)
);
defparam HRDATA_sn_m8_RNI4IRME.INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[25]  (
	.A(MEMDATA_in[9]),
	.B(MEMDATA_in[1]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[25])
);
defparam \genblk21.MEMDATAInReg_RNO[25] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNI6IVPL (
	.A(MEMDATA_in[9]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[25])
);
defparam HRDATA_sn_m8_RNI6IVPL.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNIS121P (
	.A(MEMDATA_in[9]),
	.B(MEMDATA_in[1]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_8)
);
defparam iFLASHCSN_RNIS121P.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[27]  (
	.A(MEMDATA_in[11]),
	.B(MEMDATA_in[3]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[27])
);
defparam \genblk21.MEMDATAInReg_RNO[27] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIFLE5F (
	.A(MEMDATA_in[11]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[27])
);
defparam HRDATA_sn_m8_RNIFLE5F.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNI77HCI (
	.A(MEMDATA_in[11]),
	.B(MEMDATA_in[3]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_7)
);
defparam iFLASHCSN_RNI77HCI.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNI03E15[29]  (
	.A(MEMDATA_in[13]),
	.B(MEMDATAInReg[29]),
	.C(HRDATA_sn_N_14_mux),
	.Y(g2_1)
);
defparam \genblk21.MEMDATAInReg_RNI03E15[29] .INIT=8'hCA;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIAORME (
	.A(g2_1),
	.B(MEMDATA_in[5]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_567_0)
);
defparam HRDATA_sn_m8_RNIAORME.INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNIPSE15[30]  (
	.A(MEMDATA_in[14]),
	.B(MEMDATAInReg[30]),
	.C(HRDATA_sn_N_14_mux),
	.Y(g2_0)
);
defparam \genblk21.MEMDATAInReg_RNIPSE15[30] .INIT=8'hCA;
// @5:2610
  CFG3 HRDATA_sn_m8_RNI4JSME (
	.A(g2_0),
	.B(MEMDATA_in[6]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_568_0)
);
defparam HRDATA_sn_m8_RNI4JSME.INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[30]  (
	.A(MEMDATA_in[14]),
	.B(MEMDATA_in[6]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[30])
);
defparam \genblk21.MEMDATAInReg_RNO[30] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIIOE5F (
	.A(MEMDATA_in[14]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[30])
);
defparam HRDATA_sn_m8_RNIIOE5F.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNIDDHCI (
	.A(MEMDATA_in[14]),
	.B(MEMDATA_in[6]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_4)
);
defparam iFLASHCSN_RNIDDHCI.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[26]  (
	.A(MEMDATA_in[10]),
	.B(MEMDATA_in[2]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[26])
);
defparam \genblk21.MEMDATAInReg_RNO[26] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIEKE5F (
	.A(MEMDATA_in[10]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[26])
);
defparam HRDATA_sn_m8_RNIEKE5F.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNI55HCI (
	.A(MEMDATA_in[10]),
	.B(MEMDATA_in[2]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_3)
);
defparam iFLASHCSN_RNI55HCI.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[31]  (
	.A(MEMDATA_in[15]),
	.B(MEMDATA_in[7]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[31])
);
defparam \genblk21.MEMDATAInReg_RNO[31] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIJPE5F (
	.A(MEMDATA_in[15]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31])
);
defparam HRDATA_sn_m8_RNIJPE5F.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNIFFHCI (
	.A(MEMDATA_in[15]),
	.B(MEMDATA_in[7]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_2)
);
defparam iFLASHCSN_RNIFFHCI.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[24]  (
	.A(MEMDATA_in[8]),
	.B(MEMDATA_in[0]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[24])
);
defparam \genblk21.MEMDATAInReg_RNO[24] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNI5HVPL (
	.A(MEMDATA_in[8]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[24])
);
defparam HRDATA_sn_m8_RNI5HVPL.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNIQV11P (
	.A(MEMDATA_in[8]),
	.B(MEMDATA_in[0]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1_1)
);
defparam iFLASHCSN_RNIQV11P.INIT=16'hCCAC;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNIU0E15[28]  (
	.A(MEMDATA_in[12]),
	.B(MEMDATAInReg[28]),
	.C(HRDATA_sn_N_14_mux),
	.Y(g2)
);
defparam \genblk21.MEMDATAInReg_RNIU0E15[28] .INIT=8'hCA;
// @5:2610
  CFG3 HRDATA_sn_m8_RNI7LRME (
	.A(g2),
	.B(MEMDATA_in[4]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_566_0)
);
defparam HRDATA_sn_m8_RNI7LRME.INIT=8'hCA;
// @5:2610
  CFG3 \genblk21.MEMDATAInReg_RNO[29]  (
	.A(MEMDATA_in[13]),
	.B(MEMDATA_in[5]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7[29])
);
defparam \genblk21.MEMDATAInReg_RNO[29] .INIT=8'hAC;
// @5:2610
  CFG3 HRDATA_sn_m8_RNIHNE5F (
	.A(MEMDATA_in[13]),
	.B(HRDATA_sn_N_15_mux),
	.C(HRDATA_sn_N_13),
	.Y(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[29])
);
defparam HRDATA_sn_m8_RNIHNE5F.INIT=8'h02;
// @5:2610
  CFG4 iFLASHCSN_RNIBBHCI (
	.A(MEMDATA_in[13]),
	.B(MEMDATA_in[5]),
	.C(iFLASHCSN_1z),
	.D(HRDATA_sn_N_7),
	.Y(g1)
);
defparam iFLASHCSN_RNIBBHCI.INIT=16'hCCAC;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_4[0]  (
	.A(NextSRAMCSN_30_m_0),
	.B(NextFLASHCSN63_Z),
	.C(iSRAMCSN_3_0_iv_4_1[0]),
	.D(iSRAMCSN_3_4[0]),
	.Y(iSRAMCSN_3_0_iv_4[0])
);
defparam \genblk4.iSRAMCSN_3_0_iv_4[0] .INIT=16'hFF2F;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_4_1[0]  (
	.A(HaddrReg_27),
	.B(NextSRAMCSN_1_m),
	.C(MemCntlState_Z[7]),
	.D(MemCntlState_Z[0]),
	.Y(iSRAMCSN_3_0_iv_4_1[0])
);
defparam \genblk4.iSRAMCSN_3_0_iv_4_1[0] .INIT=16'h0001;
// @5:2610
  CFG4 \HRDATA_3[17]  (
	.A(MEMDATA_in[9]),
	.B(iFLASHCSN_1z),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_3_1_Z[17]),
	.Y(N_537)
);
defparam \HRDATA_3[17] .INIT=16'h08FB;
// @5:2610
  CFG4 \HRDATA_3_1[17]  (
	.A(MEMDATAInReg[25]),
	.B(MEMDATA_in[1]),
	.C(HRDATA_sn_N_7),
	.D(HRDATA_sn_N_4),
	.Y(HRDATA_3_1_Z[17])
);
defparam \HRDATA_3_1[17] .INIT=16'h5535;
// @5:711
  CFG4 \MEMDATAOut_3_2[15]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_15),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_7),
	.C(m8_1),
	.D(MEMDATAOut_3_1_Z[15]),
	.Y(N_683)
);
defparam \MEMDATAOut_3_2[15] .INIT=16'hAFC0;
// @5:696
  CFG4 iHready_3_12 (
	.A(iHready_3_10_Z),
	.B(NextWait_4_Z[0]),
	.C(next_transaction_done_Z),
	.D(HoldHreadyLow_1_sqmuxa_2_Z),
	.Y(iHready_3_12_Z)
);
defparam iHready_3_12.INIT=16'h2022;
// @5:950
  CFG4 LoadWSCounter_u (
	.A(LoadWSCounter_0_sqmuxa_2_Z),
	.B(LoadWSCounter_sn_N_3),
	.C(LoadWSCounter_i_1),
	.D(un1_LoadWSCounter_0_sqmuxa_i),
	.Y(LoadWSCounter)
);
defparam LoadWSCounter_u.INIT=16'hFCF8;
// @5:1340
  CFG2 \WSCounterLoadVal_1_iv_4_RNO_0[1]  (
	.A(MemCntlState_Z[4]),
	.B(next_transaction_done_Z),
	.Y(WSCounterLoadVal_m2_e_0_0)
);
defparam \WSCounterLoadVal_1_iv_4_RNO_0[1] .INIT=4'h8;
// @5:950
  CFG2 NextFLASHCSN_1_iv_i_a3_0_3_1 (
	.A(HoldHreadyLow12),
	.B(N_330_i),
	.Y(NextFLASHCSN_1_iv_i_a3_0_3_1_Z)
);
defparam NextFLASHCSN_1_iv_i_a3_0_3_1.INIT=4'h4;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4_1[7]  (
	.A(CurrentWait_Z[1]),
	.B(CurrentWait_Z[2]),
	.Y(MemCntlState_ns_i_o4_1_Z[7])
);
defparam \MemCntlState_ns_i_o4_1[7] .INIT=4'hE;
// @5:1130
  CFG2 WSCounterLoadVal_1_sqmuxa_0 (
	.A(N_330_i),
	.B(MemCntlState_Z[3]),
	.Y(NextFLASHWEN_0_sqmuxa)
);
defparam WSCounterLoadVal_1_sqmuxa_0.INIT=4'h8;
// @5:1732
  CFG2 \MemCntlState_RNIEANJ7[6]  (
	.A(pipeline_rd_d1_Z),
	.B(MemCntlState_Z[6]),
	.Y(NextSRAMCSN_30_m_0)
);
defparam \MemCntlState_RNIEANJ7[6] .INIT=4'h4;
// @5:2610
  CFG2 HRDATA_sn_m3 (
	.A(iFLASHCSN_1z),
	.B(HsizeReg[1]),
	.Y(HRDATA_sn_N_4)
);
defparam HRDATA_sn_m3.INIT=4'h4;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4_1[0]  (
	.A(MemCntlState_Z[2]),
	.B(MemCntlState_Z[3]),
	.Y(iSRAMCSN_3_4[0])
);
defparam \MemCntlState_ns_i_o4_1[0] .INIT=4'hE;
// @5:2610
  CFG2 HRDATA_sn_m2 (
	.A(iFLASHCSN_1z),
	.B(HsizeReg[0]),
	.Y(HRDATA_sn_N_14_mux)
);
defparam HRDATA_sn_m2.INIT=4'h2;
// @5:2610
  CFG2 HRDATA_sn_m8 (
	.A(iFLASHCSN_1z),
	.B(HsizeReg[1]),
	.Y(HRDATA_sn_N_15_mux)
);
defparam HRDATA_sn_m8.INIT=4'h1;
// @5:1468
  CFG2 ssram_split_trans_en_1_sqmuxa_1 (
	.A(ssram_split_trans_en_1_sqmuxa_Z),
	.B(pipeline_rd_d1_Z),
	.Y(ssram_split_trans_en_1_sqmuxa_1_Z)
);
defparam ssram_split_trans_en_1_sqmuxa_1.INIT=4'h2;
// @5:711
  CFG2 MEMDATAOut156 (
	.A(HselReg_Z),
	.B(HwriteReg_Z),
	.Y(MEMDATAOut156_1z)
);
defparam MEMDATAOut156.INIT=4'h8;
// @5:693
  CFG2 HoldHreadyLow25_2 (
	.A(CurrentWait_Z[2]),
	.B(CurrentWait_Z[3]),
	.Y(HoldHreadyLow25_i_2)
);
defparam HoldHreadyLow25_2.INIT=4'h1;
// @5:677
  CFG2 \un2_NextWait_1.SUM[1]  (
	.A(CurrentWait_Z[0]),
	.B(CurrentWait_Z[1]),
	.Y(N_12)
);
defparam \un2_NextWait_1.SUM[1] .INIT=4'h6;
// @5:1554
  CFG2 LoadWSCounter_0_sqmuxa_1_1 (
	.A(MemCntlState_Z[6]),
	.B(HselFlashReg_Z),
	.Y(LoadWSCounter_0_sqmuxa_1_i_1)
);
defparam LoadWSCounter_0_sqmuxa_1_1.INIT=4'h8;
// @5:1139
  CFG2 NextMemCntlState_0_sqmuxa (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.Y(NextMemCntlState_0_sqmuxa_Z)
);
defparam NextMemCntlState_0_sqmuxa.INIT=4'h8;
// @5:1072
  CFG2 HoldHreadyLow_3 (
	.A(HoldHreadyLow21),
	.B(HoldHreadyLow12),
	.Y(HoldHreadyLow_3_Z)
);
defparam HoldHreadyLow_3.INIT=4'hE;
// @5:374
  CFG2 NextFLASHCSN63 (
	.A(HselFlashReg_Z),
	.B(HselSramReg_Z),
	.Y(NextFLASHCSN63_Z)
);
defparam NextFLASHCSN63.INIT=4'h4;
// @5:623
  CFG2 un1_HoldHreadyLow25 (
	.A(N_330_i),
	.B(HoldHreadyLow26_Z),
	.Y(un1_HoldHreadyLow25_Z)
);
defparam un1_HoldHreadyLow25.INIT=4'hE;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4[8]  (
	.A(ANC0),
	.B(ANB1),
	.Y(N_338)
);
defparam \MemCntlState_ns_i_o4[8] .INIT=4'hE;
// @5:1340
  CFG2 WSCounterLoadVal_4_sqmuxa_1_1 (
	.A(NextSRAMCSN34_Z),
	.B(N_330_i),
	.Y(WSCounterLoadVal_4_sqmuxa_1_1_Z)
);
defparam WSCounterLoadVal_4_sqmuxa_1_1.INIT=4'h4;
// @5:950
  CFG2 un1_trans_split_reset_2_sqmuxa (
	.A(HoldHreadyLow_3_sqmuxa_Z),
	.B(trans_split_reset_2_sqmuxa_1_Z),
	.Y(un1_trans_split_reset_2_sqmuxa_i)
);
defparam un1_trans_split_reset_2_sqmuxa.INIT=4'hE;
// @5:365
  CFG2 \genblk2.un3_HselFlash  (
	.A(masterAddrInProg_0),
	.B(M0GATEDHADDR_0),
	.Y(HselSram)
);
defparam \genblk2.un3_HselFlash .INIT=4'h2;
// @5:2258
  CFG3 \MEMDATAInReg_7[20]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[4]),
	.C(MEMDATAInReg[28]),
	.Y(MEMDATAInReg_7_Z[20])
);
defparam \MEMDATAInReg_7[20] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[17]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[1]),
	.C(MEMDATAInReg[25]),
	.Y(MEMDATAInReg_7_Z[17])
);
defparam \MEMDATAInReg_7[17] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[12]  (
	.A(MEMDATAInReg[20]),
	.B(MEMDATAInReg[28]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[12])
);
defparam \MEMDATAInReg_7[12] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[9]  (
	.A(MEMDATAInReg_2),
	.B(MEMDATAInReg[25]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[9])
);
defparam \MEMDATAInReg_7[9] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[8]  (
	.A(MEMDATAInReg[16]),
	.B(MEMDATAInReg[24]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[8])
);
defparam \MEMDATAInReg_7[8] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[10]  (
	.A(MEMDATAInReg[18]),
	.B(MEMDATAInReg[26]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[10])
);
defparam \MEMDATAInReg_7[10] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[11]  (
	.A(MEMDATAInReg[19]),
	.B(MEMDATAInReg[27]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[11])
);
defparam \MEMDATAInReg_7[11] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[13]  (
	.A(MEMDATAInReg[21]),
	.B(MEMDATAInReg[29]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[13])
);
defparam \MEMDATAInReg_7[13] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[14]  (
	.A(MEMDATAInReg[22]),
	.B(MEMDATAInReg[30]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[14])
);
defparam \MEMDATAInReg_7[14] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[15]  (
	.A(MEMDATAInReg[23]),
	.B(MEMDATAInReg[31]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_Z[15])
);
defparam \MEMDATAInReg_7[15] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7[16]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[0]),
	.C(MEMDATAInReg[24]),
	.Y(MEMDATAInReg_7_Z[16])
);
defparam \MEMDATAInReg_7[16] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[18]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[2]),
	.C(MEMDATAInReg[26]),
	.Y(MEMDATAInReg_7_Z[18])
);
defparam \MEMDATAInReg_7[18] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[19]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[3]),
	.C(MEMDATAInReg[27]),
	.Y(MEMDATAInReg_7_Z[19])
);
defparam \MEMDATAInReg_7[19] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[21]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[5]),
	.C(MEMDATAInReg[29]),
	.Y(MEMDATAInReg_7_Z[21])
);
defparam \MEMDATAInReg_7[21] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[22]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[6]),
	.C(MEMDATAInReg[30]),
	.Y(MEMDATAInReg_7_Z[22])
);
defparam \MEMDATAInReg_7[22] .INIT=8'hD8;
// @5:2258
  CFG3 \MEMDATAInReg_7[23]  (
	.A(iFLASHCSN_1z),
	.B(MEMDATA_in[7]),
	.C(MEMDATAInReg[31]),
	.Y(MEMDATAInReg_7_Z[23])
);
defparam \MEMDATAInReg_7[23] .INIT=8'hD8;
// @5:1678
  CFG3 \MemCntlState_ns_i_m5[6]  (
	.A(MemCntlState_Z[5]),
	.B(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.C(MemCntlState_Z[2]),
	.Y(N_354)
);
defparam \MemCntlState_ns_i_m5[6] .INIT=8'hB8;
// @5:950
  CFG4 NextMEMDATAOEN_1_iv_2 (
	.A(MemCntlState_Z[9]),
	.B(pipeline_rd),
	.C(MemCntlState_Z[4]),
	.D(MemCntlState_Z[2]),
	.Y(NextMEMDATAOEN_1_iv_2_Z)
);
defparam NextMEMDATAOEN_1_iv_2.INIT=16'hFFFE;
// @5:950
  CFG4 trans_split_reset_18_iv_1 (
	.A(MemCntlState_Z[6]),
	.B(MemCntlState_Z[1]),
	.C(MemCntlState_Z[7]),
	.D(MemCntlState_Z[0]),
	.Y(trans_split_reset_18_iv_1_Z)
);
defparam trans_split_reset_18_iv_1.INIT=16'hFFFE;
// @5:950
  CFG3 un1_LoadWSCounter_0_sqmuxa_0_0 (
	.A(Valid_d_Z),
	.B(MemCntlState_Z[1]),
	.C(LoadWSCounter_0_sqmuxa_1_Z),
	.Y(un1_LoadWSCounter_0_sqmuxa_0)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_0.INIT=8'hF8;
// @5:1678
  CFG3 \MemCntlState_ns_i_0[0]  (
	.A(LoadWSCounter_0_sqmuxa_1_i_1),
	.B(HselSramReg_Z),
	.C(MemCntlState_Z[6]),
	.Y(MemCntlState_ns_i_0_Z[0])
);
defparam \MemCntlState_ns_i_0[0] .INIT=8'hEA;
// @5:1678
  CFG2 \MemCntlState_RNIBU6EA[5]  (
	.A(MemCntlState_Z[4]),
	.B(MemCntlState_Z[5]),
	.Y(N_341_i)
);
defparam \MemCntlState_RNIBU6EA[5] .INIT=4'h1;
// @5:1678
  CFG4 \MemCntlState_ns_i_a5_0_1[6]  (
	.A(MemCntlState_Z[5]),
	.B(MemCntlState_Z[4]),
	.C(MemCntlState_Z[7]),
	.D(MemCntlState_Z[2]),
	.Y(MemCntlState_ns_i_a5_0_1_Z[6])
);
defparam \MemCntlState_ns_i_a5_0_1[6] .INIT=16'h0001;
// @5:1295
  CFG3 HoldHreadyLow_0_sqmuxa_3 (
	.A(HoldHreadyLow26_Z),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[5]),
	.Y(HoldHreadyLow_0_sqmuxa_3_Z)
);
defparam HoldHreadyLow_0_sqmuxa_3.INIT=8'h80;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_4_1_RNO[0]  (
	.A(Valid_d_Z),
	.B(HselFlash_d_Z),
	.C(HaddrReg_27),
	.D(MemCntlState_Z[1]),
	.Y(NextSRAMCSN_1_m)
);
defparam \genblk4.iSRAMCSN_3_0_iv_4_1_RNO[0] .INIT=16'h0D00;
// @5:1371
  CFG3 HoldHreadyLow_0_sqmuxa_2 (
	.A(HoldHreadyLow26_Z),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[4]),
	.Y(HoldHreadyLow_0_sqmuxa_2_Z)
);
defparam HoldHreadyLow_0_sqmuxa_2.INIT=8'h80;
// @5:950
  CFG3 un1_trans_split_reset_2_sqmuxa_1 (
	.A(NextFLASHCSN_1_sqmuxa_Z),
	.B(trans_split_reset_2_sqmuxa_1_Z),
	.C(HoldHreadyLow_3_sqmuxa_Z),
	.Y(un1_trans_split_reset_2_sqmuxa_1_Z)
);
defparam un1_trans_split_reset_2_sqmuxa_1.INIT=8'hFE;
// @5:950
  CFG3 trans_split_reset_2_sqmuxa_RNIS2HQ61 (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(trans_split_reset_2_sqmuxa_Z),
	.C(next_transaction_done_Z),
	.Y(trans_split_reset_7_m)
);
defparam trans_split_reset_2_sqmuxa_RNIS2HQ61.INIT=8'h04;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_0[5]  (
	.A(HselFlash_d_Z),
	.B(HWRITE_d_Z),
	.C(MemCntlState_Z[1]),
	.D(Valid_d_Z),
	.Y(transaction_done_0_sqmuxa_1)
);
defparam \MemCntlState_ns_0_a5_0[5] .INIT=16'h4000;
// @5:1678
  CFG3 transaction_done_0_sqmuxa (
	.A(MemCntlState_Z[1]),
	.B(HselFlash_d_Z),
	.C(Valid_d_Z),
	.Y(transaction_done_0_sqmuxa_Z)
);
defparam transaction_done_0_sqmuxa.INIT=8'h80;
// @5:1130
  CFG3 WSCounterLoadVal_0_sqmuxa (
	.A(MemCntlState_Z[3]),
	.B(N_330_i),
	.C(HoldHreadyLow12),
	.Y(WSCounterLoadVal_0_sqmuxa_Z)
);
defparam WSCounterLoadVal_0_sqmuxa.INIT=8'h80;
// @5:1678
  CFG3 MemCntlState_tr13 (
	.A(HselFlashReg_Z),
	.B(NextSRAMCSN_30_m_0),
	.C(HwriteReg_Z),
	.Y(NextMEMDATAOEN_2_sqmuxa)
);
defparam MemCntlState_tr13.INIT=8'h08;
// @5:1223
  CFG3 NextSRAMCSN34 (
	.A(N_334_i),
	.B(trans_split_count[0]),
	.C(HaddrReg_27),
	.Y(NextSRAMCSN34_Z)
);
defparam NextSRAMCSN34.INIT=8'h02;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_1[4]  (
	.A(HselFlash_d_Z),
	.B(HWRITE_d_Z),
	.C(MemCntlState_Z[1]),
	.D(Valid_d_Z),
	.Y(N_380)
);
defparam \MemCntlState_ns_0_a5_1[4] .INIT=16'h1000;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_1[3]  (
	.A(HselFlash_d_Z),
	.B(HWRITE_d_Z),
	.C(MemCntlState_Z[1]),
	.D(Valid_d_Z),
	.Y(N_375)
);
defparam \MemCntlState_ns_0_a5_1[3] .INIT=16'h8000;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_2[2]  (
	.A(HselFlash_d_Z),
	.B(HWRITE_d_Z),
	.C(MemCntlState_Z[1]),
	.D(Valid_d_Z),
	.Y(N_370)
);
defparam \MemCntlState_ns_0_a5_2[2] .INIT=16'h2000;
// @5:1678
  CFG4 \MemCntlState_ns_i_a5_3[6]  (
	.A(next_transaction_done_Z),
	.B(MemCntlState_Z[4]),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.Y(N_391)
);
defparam \MemCntlState_ns_i_a5_3[6] .INIT=16'h0004;
// @5:1678
  CFG4 \MemCntlState_ns_i_o2[0]  (
	.A(trans_split_count[0]),
	.B(HaddrReg_27),
	.C(HsizeReg[1]),
	.D(HsizeReg[0]),
	.Y(N_337)
);
defparam \MemCntlState_ns_i_o2[0] .INIT=16'hFFEF;
// @5:1264
  CFG3 WSCounterLoadVal_1_sqmuxa_2_0_0 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[5]),
	.Y(trans_split_reset_2_sqmuxa_0)
);
defparam WSCounterLoadVal_1_sqmuxa_2_0_0.INIT=8'h20;
// @5:696
  CFG3 iHready_3_4_0 (
	.A(MemCntlState_Z[3]),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow26_Z),
	.Y(iHready_3_4_0_Z)
);
defparam iHready_3_4_0.INIT=8'h1F;
// @5:1340
  CFG4 WSCounterLoadVal_1_sqmuxa_3 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.B(Valid),
	.C(MemCntlState_Z[4]),
	.D(NextSRAMCSN34_Z),
	.Y(WSCounterLoadVal_1_sqmuxa_3_Z)
);
defparam WSCounterLoadVal_1_sqmuxa_3.INIT=16'h0080;
// @5:1340
  CFG3 WSCounterLoadVal_2_sqmuxa_1 (
	.A(MemCntlState_Z[4]),
	.B(NextSRAMCSN34_Z),
	.C(un2_HselFlash_i),
	.Y(WSCounterLoadVal_2_sqmuxa_1_Z)
);
defparam WSCounterLoadVal_2_sqmuxa_1.INIT=8'h02;
// @5:2268
  CFG3 \genblk21.MEMDATAInReg17  (
	.A(SRAMCSN_c_0),
	.B(iFLASHCSN_1z),
	.C(N_330_i),
	.Y(MEMDATAInReg17)
);
defparam \genblk21.MEMDATAInReg17 .INIT=8'h70;
// @5:2610
  CFG2 \HRDATA_4[21]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[5]),
	.Y(N_575)
);
defparam \HRDATA_4[21] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[22]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[6]),
	.Y(N_576)
);
defparam \HRDATA_4[22] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[17]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[1]),
	.Y(N_571)
);
defparam \HRDATA_4[17] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[18]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[2]),
	.Y(N_572)
);
defparam \HRDATA_4[18] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[19]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[3]),
	.Y(N_573)
);
defparam \HRDATA_4[19] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[20]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[4]),
	.Y(N_574)
);
defparam \HRDATA_4[20] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[23]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[7]),
	.Y(N_577)
);
defparam \HRDATA_4[23] .INIT=4'h4;
// @5:2610
  CFG2 \HRDATA_4[16]  (
	.A(HRDATA_sn_N_15_mux),
	.B(MEMDATA_in[0]),
	.Y(N_570)
);
defparam \HRDATA_4[16] .INIT=4'h4;
// @5:965
  CFG3 NextMEMDATAOEN_1_sqmuxa (
	.A(MemCntlState_Z[1]),
	.B(HWRITE_d_Z),
	.C(Valid_d_Z),
	.Y(NextMEMDATAOEN_1_sqmuxa_Z)
);
defparam NextMEMDATAOEN_1_sqmuxa.INIT=8'h20;
// @5:1223
  CFG2 NextFLASHCSN_1_sqmuxa (
	.A(WSCounterLoadVal_4_sqmuxa_1_1_Z),
	.B(MemCntlState_Z[5]),
	.Y(NextFLASHCSN_1_sqmuxa_Z)
);
defparam NextFLASHCSN_1_sqmuxa.INIT=4'h8;
// @5:1306
  CFG3 NextMemCntlState_1_sqmuxa_2 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[4]),
	.Y(NextMemCntlState_1_sqmuxa_2_Z)
);
defparam NextMemCntlState_1_sqmuxa_2.INIT=8'h20;
// @5:1678
  CFG3 \MemCntlState_ns_0_a2_2[2]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(Valid),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(N_410)
);
defparam \MemCntlState_ns_0_a2_2[2] .INIT=8'h40;
// @5:1678
  CFG3 \un13_i_a2[2]  (
	.A(MemCntlState_Z[6]),
	.B(N_341_i),
	.C(MemCntlState_Z[7]),
	.Y(N_205_i)
);
defparam \un13_i_a2[2] .INIT=8'h04;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_2_2[5]  (
	.A(HselSramReg_Z),
	.B(MemCntlState_Z[6]),
	.C(MemCntlState_Z[1]),
	.D(pipeline_rd_d1_Z),
	.Y(N_382_2)
);
defparam \MemCntlState_ns_0_a5_2_2[5] .INIT=16'h0008;
// @5:950
  CFG3 NextMEMDATAOEN_1_iv_RNO (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(NextMemCntlState_2_sqmuxa_1_Z),
	.C(WSCounterLoadVal_1_sqmuxa_2_Z),
	.Y(NextMEMDATAOEN_m)
);
defparam NextMEMDATAOEN_1_iv_RNO.INIT=8'h54;
// @5:1678
  CFG3 \MemCntlState_ns_0_2[9]  (
	.A(MemCntlState_Z[6]),
	.B(pipeline_rd_d1_Z),
	.C(pipeline_rd),
	.Y(N_423_2)
);
defparam \MemCntlState_ns_0_2[9] .INIT=8'hF8;
// @5:677
  CFG3 \un2_NextWait_1.SUM[2]  (
	.A(CurrentWait_Z[2]),
	.B(CurrentWait_Z[1]),
	.C(CurrentWait_Z[0]),
	.Y(N_13)
);
defparam \un2_NextWait_1.SUM[2] .INIT=8'h56;
// @5:1554
  CFG3 LoadWSCounter_0_sqmuxa_1 (
	.A(HselFlashReg_Z),
	.B(MemCntlState_Z[6]),
	.C(pipeline_rd_d1_Z),
	.Y(LoadWSCounter_0_sqmuxa_1_Z)
);
defparam LoadWSCounter_0_sqmuxa_1.INIT=8'h08;
// @5:1220
  CFG3 LoadWSCounter_0_sqmuxa_2 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(N_341_i),
	.Y(LoadWSCounter_0_sqmuxa_2_Z)
);
defparam LoadWSCounter_0_sqmuxa_2.INIT=8'h08;
// @5:1223
  CFG3 un2_HselFlash (
	.A(Valid),
	.B(next_transaction_done_Z),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(un2_HselFlash_i)
);
defparam un2_HselFlash.INIT=8'hFD;
// @5:950
  CFG4 un1_HoldHreadyLow (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow21),
	.D(HoldHreadyLow12),
	.Y(un1_HoldHreadyLow_i)
);
defparam un1_HoldHreadyLow.INIT=16'h8880;
// @5:1678
  CFG4 \MemCntlState_ns_0[1]  (
	.A(MemCntlState_Z[1]),
	.B(Valid),
	.C(MemCntlState_Z[0]),
	.D(Valid_d_Z),
	.Y(MemCntlState_ns[1])
);
defparam \MemCntlState_ns_0[1] .INIT=16'hC0EA;
// @5:1468
  CFG3 ssram_split_trans_en_1_sqmuxa (
	.A(ANB1),
	.B(ANC0),
	.C(MemCntlState_Z[9]),
	.Y(ssram_split_trans_en_1_sqmuxa_Z)
);
defparam ssram_split_trans_en_1_sqmuxa.INIT=8'hE0;
// @5:1678
  CFG3 \MemCntlState_ns_i_o4[6]  (
	.A(ANB1),
	.B(ANC0),
	.C(MemCntlState_Z[9]),
	.Y(N_340)
);
defparam \MemCntlState_ns_i_o4[6] .INIT=8'hEF;
// @5:1330
  CFG3 transaction_done_0_sqmuxa_5 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.B(Valid),
	.C(NextMemCntlState_1_sqmuxa_2_Z),
	.Y(transaction_done_0_sqmuxa_5_Z)
);
defparam transaction_done_0_sqmuxa_5.INIT=8'hB0;
// @5:950
  CFG3 transaction_done_1_iv_RNO (
	.A(NextMemCntlState_1_sqmuxa_2_Z),
	.B(un1_transaction_done_1_sqmuxa_i),
	.C(next_transaction_done_Z),
	.Y(transaction_done_m_0)
);
defparam transaction_done_1_iv_RNO.INIT=8'h0E;
// @5:1831
  CFG2 \genblk8.iSRAMWEN_RNO  (
	.A(N_330_i),
	.B(MemCntlState_Z[5]),
	.Y(N_417_i)
);
defparam \genblk8.iSRAMWEN_RNO .INIT=4'hB;
// @5:1846
  CFG2 \HsizeReg_RNI37058[1]  (
	.A(HsizeReg[0]),
	.B(HsizeReg[1]),
	.Y(N_334_i)
);
defparam \HsizeReg_RNI37058[1] .INIT=4'h4;
// @5:671
  CFG4 \NextWait_4[0]  (
	.A(N_330_i),
	.B(CurrentWait_Z[0]),
	.C(LoadWSCounter),
	.D(un1_WSCounterLoadVal_1_sqmuxa_i),
	.Y(NextWait_4_Z[0])
);
defparam \NextWait_4[0] .INIT=16'h01F1;
// @5:950
  CFG4 NextSelHaddrReg_u (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(MemCntlState_Z[0]),
	.C(WSCounterLoadVal_1_sqmuxa_1_Z),
	.D(Valid),
	.Y(NextSelHaddrReg)
);
defparam NextSelHaddrReg_u.INIT=16'hAFA3;
// @5:711
  CFG3 MEMDATAOut_sn_m4 (
	.A(un1_MEMDATAOut_0_sqmuxa_i),
	.B(iFLASHCSN_1z),
	.C(MEMDATAOut_0_sqmuxa_2),
	.Y(m8_1)
);
defparam MEMDATAOut_sn_m4.INIT=8'h2E;
// @5:696
  CFG4 iHready_3_1 (
	.A(MemCntlState_Z[6]),
	.B(pipeline_rd),
	.C(ssram_split_trans_en_1_sqmuxa_Z),
	.D(pipeline_rd_d1_Z),
	.Y(iHready_3_1_Z)
);
defparam iHready_3_1.INIT=16'h0103;
// @5:950
  CFG4 \WSCounterLoadVal_1_iv_4[1]  (
	.A(WSCounterLoadVal_3_sqmuxa_3),
	.B(WSCounterLoadVal_0_sqmuxa_3_Z),
	.C(NextMemCntlState_5_sqmuxa_1_Z),
	.D(WSCounterLoadVal_2_sqmuxa_2_Z),
	.Y(WSCounterLoadVal_1_iv_4_Z[1])
);
defparam \WSCounterLoadVal_1_iv_4[1] .INIT=16'hFFFE;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_RNO[0]  (
	.A(HaddrReg_27),
	.B(N_341_i),
	.C(N_330_i),
	.D(NextSRAMCSN34_Z),
	.Y(NextSRAMCSN_9_m_2)
);
defparam \genblk4.iSRAMCSN_3_0_iv_RNO[0] .INIT=16'h0010;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_5 (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow21),
	.D(HoldHreadyLow12),
	.Y(un1_LoadWSCounter_0_sqmuxa_5_Z)
);
defparam un1_LoadWSCounter_0_sqmuxa_5.INIT=16'h8880;
// @5:950
  CFG4 trans_split_en_iv_0 (
	.A(N_330_i),
	.B(N_205_i),
	.C(un1_HoldHreadyLow_i),
	.D(NextSRAMCSN34_Z),
	.Y(trans_split_en_iv_0_Z)
);
defparam trans_split_en_iv_0.INIT=16'hF2F0;
// @5:1678
  CFG4 \MemCntlState_ns_i_a5_1_0[0]  (
	.A(MemCntlState_Z[0]),
	.B(MemCntlState_Z[5]),
	.C(MemCntlState_Z[4]),
	.D(iSRAMCSN_3_4[0]),
	.Y(MemCntlState_ns_i_a5_1_Z[0])
);
defparam \MemCntlState_ns_i_a5_1_0[0] .INIT=16'h0001;
// @5:950
  CFG4 NextFLASHCSN_1_iv_i_a3_0_3 (
	.A(HoldHreadyLow26_Z),
	.B(transaction_done_0_sqmuxa_Z),
	.C(NextFLASHCSN_1_iv_i_a3_0_3_1_Z),
	.D(HoldHreadyLow21),
	.Y(NextFLASHCSN_1_iv_i_a3_0_3_Z)
);
defparam NextFLASHCSN_1_iv_i_a3_0_3.INIT=16'h0010;
// @5:950
  CFG4 transaction_done_1_iv (
	.A(transaction_done_0_sqmuxa_1),
	.B(transaction_done_0_sqmuxa_4_Z),
	.C(transaction_done_0_sqmuxa_3_Z),
	.D(transaction_done_m_0),
	.Y(transaction_done_1)
);
defparam transaction_done_1_iv.INIT=16'hFFFE;
// @5:1678
  CFG4 NextMEMDATAOEN_4_sqmuxa (
	.A(MemCntlState_Z[6]),
	.B(HwriteReg_Z),
	.C(NextFLASHCSN63_Z),
	.D(pipeline_rd_d1_Z),
	.Y(NextMEMDATAOEN_4_sqmuxa_Z)
);
defparam NextMEMDATAOEN_4_sqmuxa.INIT=16'h0020;
// @5:623
  CFG4 HoldHreadyLow26 (
	.A(CurrentWait_Z[0]),
	.B(HoldHreadyLow25_i_2),
	.C(CurrentWait_Z[4]),
	.D(CurrentWait_Z[1]),
	.Y(HoldHreadyLow26_Z)
);
defparam HoldHreadyLow26.INIT=16'h0008;
// @5:1678
  CFG4 \MemCntlState_ns_i_o4[7]  (
	.A(CurrentWait_Z[0]),
	.B(MemCntlState_ns_i_o4_1_Z[7]),
	.C(CurrentWait_Z[4]),
	.D(CurrentWait_Z[3]),
	.Y(N_330)
);
defparam \MemCntlState_ns_i_o4[7] .INIT=16'hFFFE;
// @5:1678
  CFG3 \MemCntlState_ns_0_a5_3[4]  (
	.A(HselFlashReg_Z),
	.B(N_382_2),
	.C(HwriteReg_Z),
	.Y(N_382)
);
defparam \MemCntlState_ns_0_a5_3[4] .INIT=8'h04;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_4[2]  (
	.A(MemCntlState_Z[1]),
	.B(HwriteReg_Z),
	.C(LoadWSCounter_0_sqmuxa_1_i_1),
	.D(pipeline_rd_d1_Z),
	.Y(N_372)
);
defparam \MemCntlState_ns_0_a5_4[2] .INIT=16'h0010;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_3[3]  (
	.A(MemCntlState_Z[1]),
	.B(HwriteReg_Z),
	.C(LoadWSCounter_0_sqmuxa_1_i_1),
	.D(pipeline_rd_d1_Z),
	.Y(N_377)
);
defparam \MemCntlState_ns_0_a5_3[3] .INIT=16'h0040;
// @5:1264
  CFG3 WSCounterLoadVal_1_sqmuxa_2 (
	.A(Valid),
	.B(trans_split_reset_2_sqmuxa_0),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(WSCounterLoadVal_1_sqmuxa_2_Z)
);
defparam WSCounterLoadVal_1_sqmuxa_2.INIT=8'h80;
// @5:1223
  CFG3 trans_split_reset_2_sqmuxa (
	.A(Valid),
	.B(trans_split_reset_2_sqmuxa_0),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(trans_split_reset_2_sqmuxa_Z)
);
defparam trans_split_reset_2_sqmuxa.INIT=8'h08;
// @5:1264
  CFG4 WSCounterLoadVal_3_sqmuxa_2 (
	.A(next_transaction_done_Z),
	.B(trans_split_reset_2_sqmuxa_0),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.D(Valid),
	.Y(WSCounterLoadVal_3_sqmuxa_2_Z)
);
defparam WSCounterLoadVal_3_sqmuxa_2.INIT=16'h0800;
// @5:1678
  CFG4 \MemCntlState_ns_0_o4[2]  (
	.A(HsizeReg[1]),
	.B(trans_split_count[1]),
	.C(trans_split_count[0]),
	.D(HsizeReg[0]),
	.Y(N_347)
);
defparam \MemCntlState_ns_0_o4[2] .INIT=16'hFAD5;
// @5:1678
  CFG4 wr_follow_rd_3_sqmuxa (
	.A(HselFlashReg_Z),
	.B(HselSramReg_Z),
	.C(pipeline_rd_d1_Z),
	.D(MemCntlState_Z[6]),
	.Y(wr_follow_rd_3_sqmuxa_Z)
);
defparam wr_follow_rd_3_sqmuxa.INIT=16'h0400;
// @5:1715
  CFG4 ssram_split_trans_en_1_sqmuxa_1_RNI41HIG (
	.A(ANC0),
	.B(MemCntlState_Z[6]),
	.C(pipeline_rd_d1_Z),
	.D(ssram_split_trans_en_1_sqmuxa_1_Z),
	.Y(ssram_split_trans_en_1_sqmuxa_1_RNI41HIG_Z)
);
defparam ssram_split_trans_en_1_sqmuxa_1_RNI41HIG.INIT=16'h556A;
// @5:677
  CFG4 \un2_NextWait_1.SUM[4]  (
	.A(CurrentWait_Z[0]),
	.B(HoldHreadyLow25_i_2),
	.C(CurrentWait_Z[4]),
	.D(CurrentWait_Z[1]),
	.Y(N_11)
);
defparam \un2_NextWait_1.SUM[4] .INIT=16'h0F4B;
// @5:677
  CFG4 \un2_NextWait_1.SUM[3]  (
	.A(CurrentWait_Z[3]),
	.B(CurrentWait_Z[2]),
	.C(CurrentWait_Z[1]),
	.D(CurrentWait_Z[0]),
	.Y(N_14)
);
defparam \un2_NextWait_1.SUM[3] .INIT=16'h5556;
// @5:1468
  CFG3 HoldHreadyLow_1_sqmuxa_2 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.B(Valid),
	.C(N_340),
	.Y(HoldHreadyLow_1_sqmuxa_2_Z)
);
defparam HoldHreadyLow_1_sqmuxa_2.INIT=8'h04;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_1_2[5]  (
	.A(MemCntlState_Z[1]),
	.B(next_transaction_done_Z),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(N_381_2)
);
defparam \MemCntlState_ns_0_a5_1_2[5] .INIT=16'h0010;
// @5:1072
  CFG4 trans_split_reset_2_sqmuxa_1 (
	.A(N_330_i),
	.B(MemCntlState_Z[3]),
	.C(HoldHreadyLow21),
	.D(HoldHreadyLow12),
	.Y(trans_split_reset_2_sqmuxa_1_Z)
);
defparam trans_split_reset_2_sqmuxa_1.INIT=16'h0008;
// @5:1130
  CFG4 NextMemCntlState_3_sqmuxa (
	.A(HoldHreadyLow_3_Z),
	.B(MemCntlState_Z[3]),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(NextMemCntlState_3_sqmuxa_Z)
);
defparam NextMemCntlState_3_sqmuxa.INIT=16'h0040;
// @5:1139
  CFG4 HoldHreadyLow_3_sqmuxa (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow21),
	.D(HoldHreadyLow12),
	.Y(HoldHreadyLow_3_sqmuxa_Z)
);
defparam HoldHreadyLow_3_sqmuxa.INIT=16'h0008;
// @5:1139
  CFG4 NextMemCntlState_5_sqmuxa_1 (
	.A(HoldHreadyLow_3_Z),
	.B(NextMemCntlState_0_sqmuxa_Z),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(NextMemCntlState_5_sqmuxa_1_Z)
);
defparam NextMemCntlState_5_sqmuxa_1.INIT=16'h0040;
// @5:1139
  CFG4 WSCounterLoadVal_3_sqmuxa_1 (
	.A(HoldHreadyLow_3_Z),
	.B(MemCntlState_Z[2]),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(WSCounterLoadVal_3_sqmuxa_1_Z)
);
defparam WSCounterLoadVal_3_sqmuxa_1.INIT=16'h4000;
// @5:1130
  CFG4 NextMemCntlState_2_sqmuxa_1 (
	.A(HoldHreadyLow_3_Z),
	.B(NextFLASHWEN_0_sqmuxa),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(NextMemCntlState_2_sqmuxa_1_Z)
);
defparam NextMemCntlState_2_sqmuxa_1.INIT=16'h4000;
// @5:1468
  CFG2 WSCounterLoadVal_1_sqmuxa_1 (
	.A(un2_HselFlash_i),
	.B(N_340),
	.Y(WSCounterLoadVal_1_sqmuxa_1_Z)
);
defparam WSCounterLoadVal_1_sqmuxa_1.INIT=4'h1;
// @5:1468
  CFG4 WSCounterLoadVal_2_sqmuxa_2 (
	.A(N_340),
	.B(next_transaction_done_Z),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(WSCounterLoadVal_2_sqmuxa_2_Z)
);
defparam WSCounterLoadVal_2_sqmuxa_2.INIT=16'h0040;
// @5:1474
  CFG3 transaction_done_1_sqmuxa_1 (
	.A(MemCntlState_Z[9]),
	.B(N_338),
	.C(Valid),
	.Y(transaction_done_1_sqmuxa_1_Z)
);
defparam transaction_done_1_sqmuxa_1.INIT=8'h8A;
// @5:950
  CFG4 trans_split_reset_18_iv_RNO (
	.A(NextMemCntlState_1_sqmuxa_2_Z),
	.B(trans_split_reset_2_sqmuxa_1_Z),
	.C(HoldHreadyLow_3_sqmuxa_Z),
	.D(Valid),
	.Y(Valid_m_0)
);
defparam trans_split_reset_18_iv_RNO.INIT=16'hFE00;
// @5:1468
  CFG3 WSCounterLoadVal_0_sqmuxa_3 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.B(Valid),
	.C(N_340),
	.Y(WSCounterLoadVal_0_sqmuxa_3_Z)
);
defparam WSCounterLoadVal_0_sqmuxa_3.INIT=8'h08;
// @5:1313
  CFG4 transaction_done_0_sqmuxa_4 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[4]),
	.D(HoldHreadyLow26_Z),
	.Y(transaction_done_0_sqmuxa_4_Z)
);
defparam transaction_done_0_sqmuxa_4.INIT=16'hF080;
// @5:1220
  CFG4 transaction_done_0_sqmuxa_3 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[5]),
	.D(HoldHreadyLow26_Z),
	.Y(transaction_done_0_sqmuxa_3_Z)
);
defparam transaction_done_0_sqmuxa_3.INIT=16'hF080;
// @5:1475
  CFG3 NextSRAMCSN_24 (
	.A(ssram_read_buzy_next_d_Z),
	.B(pipeline_rd_d1_Z),
	.C(Valid),
	.Y(N_10)
);
defparam NextSRAMCSN_24.INIT=8'h0E;
// @5:711
  CFG4 \MEMDATAOut_4[7]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_31),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_15),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut156_1z),
	.Y(N_692)
);
defparam \MEMDATAOut_4[7] .INIT=16'hCA00;
// @5:711
  CFG4 \MEMDATAOut_4[2]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_26),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_10),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut156_1z),
	.Y(N_687)
);
defparam \MEMDATAOut_4[2] .INIT=16'hCA00;
// @5:711
  CFG4 \MEMDATAOut_4[0]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA_24),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA_8),
	.C(un1_MEMDATAOut_1_sqmuxa_i),
	.D(MEMDATAOut156_1z),
	.Y(N_685)
);
defparam \MEMDATAOut_4[0] .INIT=16'hCA00;
// @5:2610
  CFG4 \HRDATA_4_1[9]  (
	.A(MEMDATAInReg[25]),
	.B(MEMDATA_in[9]),
	.C(HRDATA_sn_N_15_mux),
	.D(HRDATA_sn_N_14_mux),
	.Y(N_563_1)
);
defparam \HRDATA_4_1[9] .INIT=16'h0A0C;
// @5:950
  CFG4 \WSCounterLoadVal_1_iv_5[1]  (
	.A(WSCounterLoadVal_1_sqmuxa_3_Z),
	.B(NextMemCntlState_3_sqmuxa_Z),
	.C(WSCounterLoadVal_3_sqmuxa_2_Z),
	.D(WSCounterLoadVal_1_iv_4_Z[1]),
	.Y(WSCounterLoadVal_1_iv_5_Z[1])
);
defparam \WSCounterLoadVal_1_iv_5[1] .INIT=16'hFFFE;
// @5:950
  CFG3 NextMEMDATAOEN_1_iv_4 (
	.A(NextMEMDATAOEN_1_iv_2_Z),
	.B(NextMEMDATAOEN_2_sqmuxa),
	.C(NextMEMDATAOEN_1_sqmuxa_Z),
	.Y(NextMEMDATAOEN_1_iv_4_Z)
);
defparam NextMEMDATAOEN_1_iv_4.INIT=8'hFE;
// @5:1678
  CFG4 \MemCntlState_ns_0_0[5]  (
	.A(HwriteReg_Z),
	.B(HselFlashReg_Z),
	.C(transaction_done_0_sqmuxa_1),
	.D(N_382_2),
	.Y(MemCntlState_ns_0_0_Z[5])
);
defparam \MemCntlState_ns_0_0[5] .INIT=16'hF2F0;
// @5:1678
  CFG4 \MemCntlState_ns_i_0[6]  (
	.A(MemCntlState_ns_i_a5_0_1_Z[6]),
	.B(N_340),
	.C(next_transaction_done_Z),
	.D(MemCntlState_Z[5]),
	.Y(MemCntlState_ns_i_0_Z[6])
);
defparam \MemCntlState_ns_i_0[6] .INIT=16'h8F88;
// @5:1678
  CFG2 \MemCntlState_ns_0_a5_1_0_0[2]  (
	.A(N_347),
	.B(MemCntlState_Z[3]),
	.Y(MemCntlState_ns_0_a5_1_0_0_Z[2])
);
defparam \MemCntlState_ns_0_a5_1_0_0[2] .INIT=4'h8;
// @5:1678
  CFG4 \MemCntlState_ns_i_o4_1_RNI1J6NP[7]  (
	.A(CurrentWait_Z[0]),
	.B(MemCntlState_ns_i_o4_1_Z[7]),
	.C(CurrentWait_Z[4]),
	.D(CurrentWait_Z[3]),
	.Y(N_330_i)
);
defparam \MemCntlState_ns_i_o4_1_RNI1J6NP[7] .INIT=16'h0001;
// @5:950
  CFG4 un1_trans_split_reset_2_sqmuxa_RNI0E53P (
	.A(N_341_i),
	.B(ssram_split_trans_en_1_sqmuxa_Z),
	.C(un1_trans_split_reset_2_sqmuxa_i),
	.D(WSCounterLoadVal_4_sqmuxa_1_1_Z),
	.Y(LoadWSCounter_sn_N_3)
);
defparam un1_trans_split_reset_2_sqmuxa_RNI0E53P.INIT=16'h0203;
// @5:950
  CFG3 trans_split_en_iv (
	.A(trans_split_en_iv_0_Z),
	.B(HoldHreadyLow_3_Z),
	.C(NextFLASHWEN_0_sqmuxa),
	.Y(trans_split_en)
);
defparam trans_split_en_iv.INIT=8'hEA;
// @5:1678
  CFG3 \MemCntlState_ns_0_a2_3[2]  (
	.A(N_330),
	.B(MemCntlState_Z[5]),
	.C(N_337),
	.Y(N_413)
);
defparam \MemCntlState_ns_0_a2_3[2] .INIT=8'h40;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_1[5]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(un2_HselFlash_i),
	.C(MemCntlState_Z[5]),
	.D(MemCntlState_Z[1]),
	.Y(N_385)
);
defparam \MemCntlState_ns_0_a5_1[5] .INIT=16'h0020;
// @5:1340
  CFG4 \WSCounterLoadVal_1_iv_4_RNO[1]  (
	.A(NextSRAMCSN34_Z),
	.B(WSCounterLoadVal_m2_e_0_0),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(WSCounterLoadVal_3_sqmuxa_3)
);
defparam \WSCounterLoadVal_1_iv_4_RNO[1] .INIT=16'h0040;
// @5:1468
  CFG4 WSCounterLoadVal_4_sqmuxa (
	.A(pipeline_rd_d1_Z),
	.B(ssram_read_buzy_next_d_Z),
	.C(Valid),
	.D(N_340),
	.Y(WSCounterLoadVal_4_sqmuxa_Z)
);
defparam WSCounterLoadVal_4_sqmuxa.INIT=16'h0004;
// @5:1678
  CFG3 \MemCntlState_ns_0_a5_1[9]  (
	.A(Valid),
	.B(ssram_read_buzy_next_d_Z),
	.C(N_340),
	.Y(N_394)
);
defparam \MemCntlState_ns_0_a5_1[9] .INIT=8'h04;
// @5:1678
  CFG3 \MemCntlState_ns_i_a2[0]  (
	.A(N_340),
	.B(ssram_read_buzy_next_d_Z),
	.C(MemCntlState_Z[6]),
	.Y(N_409)
);
defparam \MemCntlState_ns_i_a2[0] .INIT=8'h0E;
// @5:1678
  CFG2 \MemCntlState_ns_i_o5[7]  (
	.A(N_330),
	.B(N_347),
	.Y(N_339)
);
defparam \MemCntlState_ns_i_o5[7] .INIT=4'hB;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4[0]  (
	.A(N_330),
	.B(N_337),
	.Y(N_332)
);
defparam \MemCntlState_ns_i_o4[0] .INIT=4'hB;
// @5:1220
  CFG4 transaction_done_2_sqmuxa (
	.A(WSCounterLoadVal_4_sqmuxa_1_1_Z),
	.B(Valid),
	.C(MemCntlState_Z[5]),
	.D(un1_HoldHreadyLow25_Z),
	.Y(transaction_done_2_sqmuxa_Z)
);
defparam transaction_done_2_sqmuxa.INIT=16'h20F0;
// @5:950
  CFG3 un1_transaction_done_1_sqmuxa (
	.A(Valid),
	.B(N_340),
	.C(trans_split_reset_2_sqmuxa_0),
	.Y(un1_transaction_done_1_sqmuxa_i)
);
defparam un1_transaction_done_1_sqmuxa.INIT=8'hA2;
// @5:1808
  CFG3 iSRAMOEN_RNO (
	.A(MemCntlState_Z[4]),
	.B(N_423_2),
	.C(MemCntlState_Z[9]),
	.Y(N_423_i)
);
defparam iSRAMOEN_RNO.INIT=8'h01;
// @5:1678
  CFG2 \MemCntlState_RNO[8]  (
	.A(ssram_split_trans_en_1_sqmuxa_Z),
	.B(pipeline_rd_d1_Z),
	.Y(N_325_i)
);
defparam \MemCntlState_RNO[8] .INIT=4'h2;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_RNO_0[0]  (
	.A(HaddrReg_27),
	.B(MemCntlState_Z[9]),
	.C(N_10),
	.D(N_338),
	.Y(NextSRAMCSN_27_m)
);
defparam \genblk4.iSRAMCSN_3_0_iv_RNO_0[0] .INIT=16'h0004;
// @5:2610
  CFG3 \HRDATA_4[9]  (
	.A(N_563_1),
	.B(MEMDATA_in[1]),
	.C(HRDATA_sn_N_15_mux),
	.Y(N_563)
);
defparam \HRDATA_4[9] .INIT=8'hEA;
// @5:696
  CFG4 iHready_3_5 (
	.A(HoldHreadyLow_0_sqmuxa_2_Z),
	.B(LoadWSCounter_0_sqmuxa_2_Z),
	.C(iHready_3_4_0_Z),
	.D(HoldHreadyLow12),
	.Y(iHready_3_5_Z)
);
defparam iHready_3_5.INIT=16'h1011;
// @5:696
  CFG4 iHready_3_4_1 (
	.A(iHready_3_1_Z),
	.B(iHready_3_4_0_Z),
	.C(HoldHreadyLow21),
	.D(HoldHreadyLow_0_sqmuxa_3_Z),
	.Y(iHready_3_4_1_Z)
);
defparam iHready_3_4_1.INIT=16'h008A;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_2_0 (
	.A(pipeline_rd_d1_Z),
	.B(wr_follow_rd_3_sqmuxa_Z),
	.C(N_340),
	.D(un1_LoadWSCounter_0_sqmuxa_0),
	.Y(un1_LoadWSCounter_0_sqmuxa_2_0_Z)
);
defparam un1_LoadWSCounter_0_sqmuxa_2_0.INIT=16'hFFCE;
// @5:950
  CFG4 NextFLASHCSN_1_iv_i_0 (
	.A(iSRAMCSN_3_4[0]),
	.B(NextFLASHCSN_1_iv_i_a3_0_3_Z),
	.C(transaction_done_0_sqmuxa_Z),
	.D(LoadWSCounter_0_sqmuxa_1_Z),
	.Y(NextFLASHCSN_1_iv_i_0_Z)
);
defparam NextFLASHCSN_1_iv_i_0.INIT=16'h00CD;
// @5:950
  CFG4 un1_transaction_done_2_sqmuxa (
	.A(transaction_done_2_sqmuxa_Z),
	.B(transaction_done_1_sqmuxa_1_Z),
	.C(MemCntlState_Z[4]),
	.D(un1_HoldHreadyLow25_Z),
	.Y(un1_transaction_done_2_sqmuxa_i)
);
defparam un1_transaction_done_2_sqmuxa.INIT=16'hEEFE;
// @5:950
  CFG4 \WSCounterLoadVal_1_iv[1]  (
	.A(WSCounterLoadVal_2_sqmuxa_1_Z),
	.B(WSCounterLoadVal_1_iv_5_Z[1]),
	.C(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.D(WSCounterLoadVal_3_sqmuxa_1_Z),
	.Y(WSCounterLoadVal_1[1])
);
defparam \WSCounterLoadVal_1_iv[1] .INIT=16'hFCEC;
// @5:950
  CFG2 un1_WSCounterLoadVal_1_sqmuxa (
	.A(WSCounterLoadVal_1_sqmuxa_1_Z),
	.B(WSCounterLoadVal_4_sqmuxa_Z),
	.Y(un1_WSCounterLoadVal_1_sqmuxa_i)
);
defparam un1_WSCounterLoadVal_1_sqmuxa.INIT=4'hE;
// @5:1678
  CFG4 next_transaction_done_RNO (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.B(transaction_done_0_sqmuxa_5_Z),
	.C(un1_transaction_done_1_sqmuxa_i),
	.D(un1_transaction_done_2_sqmuxa_i),
	.Y(un1_transaction_done_2_sqmuxa_1_i)
);
defparam next_transaction_done_RNO.INIT=16'h0013;
// @5:711
  CFG3 \MEMDATAOut[15]  (
	.A(N_692),
	.B(N_683),
	.C(MEMDATAOut_2_1_0),
	.Y(MEMDATAOut15)
);
defparam \MEMDATAOut[15] .INIT=8'hCA;
// @5:711
  CFG3 \MEMDATAOut[10]  (
	.A(N_687),
	.B(N_678),
	.C(MEMDATAOut_2_1_0),
	.Y(MEMDATAOut10)
);
defparam \MEMDATAOut[10] .INIT=8'hCA;
// @5:711
  CFG3 \MEMDATAOut[8]  (
	.A(N_685),
	.B(N_676),
	.C(MEMDATAOut_2_1_0),
	.Y(MEMDATAOut8)
);
defparam \MEMDATAOut[8] .INIT=8'hCA;
// @5:950
  CFG4 LoadWSCounter_u_1_0 (
	.A(N_338),
	.B(ssram_split_trans_en_1_sqmuxa_Z),
	.C(LoadWSCounter_sn_N_3),
	.D(Valid),
	.Y(LoadWSCounter_i_1)
);
defparam LoadWSCounter_u_1_0.INIT=16'h0704;
// @5:696
  CFG4 iHready_3_8 (
	.A(HoldHreadyLow12),
	.B(NextMemCntlState_0_sqmuxa_Z),
	.C(HoldHreadyLow21),
	.D(iHready_3_5_Z),
	.Y(iHready_3_8_Z)
);
defparam iHready_3_8.INIT=16'h3700;
// @5:696
  CFG3 iHready_3_7 (
	.A(iHready_3_4_1_Z),
	.B(HoldHreadyLow_3_Z),
	.C(NextFLASHWEN_0_sqmuxa),
	.Y(iHready_3_7_Z)
);
defparam iHready_3_7.INIT=8'h2A;
// @5:1678
  CFG4 \MemCntlState_ns_0_1[4]  (
	.A(N_380),
	.B(MemCntlState_Z[4]),
	.C(N_332),
	.D(N_382),
	.Y(MemCntlState_ns_0_1_Z[4])
);
defparam \MemCntlState_ns_0_1[4] .INIT=16'hFFEA;
// @5:1678
  CFG4 \MemCntlState_ns_0_1[2]  (
	.A(N_370),
	.B(MemCntlState_Z[2]),
	.C(N_339),
	.D(N_372),
	.Y(MemCntlState_ns_0_1_Z[2])
);
defparam \MemCntlState_ns_0_1[2] .INIT=16'hFFEA;
// @5:1678
  CFG4 \MemCntlState_ns_0_1[3]  (
	.A(N_375),
	.B(MemCntlState_Z[3]),
	.C(N_339),
	.D(N_377),
	.Y(MemCntlState_ns_0_1_Z[3])
);
defparam \MemCntlState_ns_0_1[3] .INIT=16'hFFEA;
// @5:1678
  CFG3 \MemCntlState_ns_i_1[0]  (
	.A(N_339),
	.B(iSRAMCSN_3_4[0]),
	.C(MemCntlState_ns_i_0_Z[0]),
	.Y(MemCntlState_ns_i_1_Z[0])
);
defparam \MemCntlState_ns_i_1[0] .INIT=8'hF8;
  CFG4 \MemCntlState_ns_0_RNO[3]  (
	.A(N_413),
	.B(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.C(MemCntlState_Z[3]),
	.D(MemCntlState_Z[1]),
	.Y(MemCntlState_ns_0_117_0)
);
defparam \MemCntlState_ns_0_RNO[3] .INIT=16'h88C8;
// @5:950
  CFG4 NextFLASHCSN_1_iv_i (
	.A(NextFLASHCSN_1_iv_i_0_Z),
	.B(un1_trans_split_reset_2_sqmuxa_1_Z),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.D(Valid),
	.Y(NextFLASHCSN_1)
);
defparam NextFLASHCSN_1_iv_i.INIT=16'h2AAA;
// @5:950
  CFG4 trans_split_reset_18_iv (
	.A(WSCounterLoadVal_1_sqmuxa_2_Z),
	.B(trans_split_reset_7_m),
	.C(trans_split_reset_18_iv_1_Z),
	.D(Valid_m_0),
	.Y(trans_split_reset_18_iv_1z)
);
defparam trans_split_reset_18_iv.INIT=16'hFFFE;
// @5:1678
  CFG4 \MemCntlState_ns_0[9]  (
	.A(N_394),
	.B(transaction_done_1_sqmuxa_1_Z),
	.C(pipeline_rd_d1_Z),
	.D(N_423_2),
	.Y(MemCntlState_ns[9])
);
defparam \MemCntlState_ns_0[9] .INIT=16'hFFEA;
// @5:1678
  CFG4 \MemCntlState_ns_0_3_tz[2]  (
	.A(MemCntlState_Z[1]),
	.B(MemCntlState_Z[2]),
	.C(N_330),
	.D(MemCntlState_ns_0_a5_1_0_0_Z[2]),
	.Y(MemCntlState_ns_0_3_tz_Z[2])
);
defparam \MemCntlState_ns_0_3_tz[2] .INIT=16'h4F44;
// @5:1678
  CFG3 \MemCntlState_ns_i_a5[6]  (
	.A(N_339),
	.B(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.C(MemCntlState_Z[2]),
	.Y(N_387)
);
defparam \MemCntlState_ns_i_a5[6] .INIT=8'hB0;
// @5:1678
  CFG3 \ssram_split_trans_next_RNO[1]  (
	.A(ANB1),
	.B(ANC0),
	.C(ssram_split_trans_en_1_sqmuxa_1_RNI41HIG_Z),
	.Y(N_20_i_i)
);
defparam \ssram_split_trans_next_RNO[1] .INIT=8'h9A;
// @5:1678
  CFG4 \MemCntlState_ns_0_2[4]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(un2_HselFlash_i),
	.C(N_413),
	.D(MemCntlState_ns_0_1_Z[4]),
	.Y(MemCntlState_ns_0_2_Z[4])
);
defparam \MemCntlState_ns_0_2[4] .INIT=16'hFF10;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_4 (
	.A(NextFLASHWEN_0_sqmuxa),
	.B(WSCounterLoadVal_0_sqmuxa_Z),
	.C(un1_LoadWSCounter_0_sqmuxa_2_0_Z),
	.D(HoldHreadyLow21),
	.Y(un1_LoadWSCounter_0_sqmuxa_4_Z)
);
defparam un1_LoadWSCounter_0_sqmuxa_4.INIT=16'hFEFC;
// @5:1678
  CFG4 \MemCntlState_ns_i_2[0]  (
	.A(N_409),
	.B(pipeline_rd_d1_Z),
	.C(N_363),
	.D(MemCntlState_ns_i_a5_1_Z[0]),
	.Y(MemCntlState_ns_i_2_Z[0])
);
defparam \MemCntlState_ns_i_2[0] .INIT=16'hFEF0;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv[0]  (
	.A(NextSRAMCSN_9_m_2),
	.B(iSRAMCSN_3_0_iv_4[0]),
	.C(un2_HselFlash_i),
	.D(NextSRAMCSN_27_m),
	.Y(iSRAMCSN_3[0])
);
defparam \genblk4.iSRAMCSN_3_0_iv[0] .INIT=16'hFFEC;
// @5:950
  CFG4 NextMEMDATAOEN_1_iv (
	.A(NextMEMDATAOEN_4_sqmuxa_Z),
	.B(NextMEMDATAOEN_1_iv_4_Z),
	.C(trans_split_reset_7_m),
	.D(NextMEMDATAOEN_m),
	.Y(NextMEMDATAOEN_1)
);
defparam NextMEMDATAOEN_1_iv.INIT=16'hFFFE;
// @5:1678
  CFG4 \MemCntlState_ns_0[5]  (
	.A(MemCntlState_Z[5]),
	.B(MemCntlState_ns_0_0_Z[5]),
	.C(N_332),
	.D(N_385),
	.Y(MemCntlState_ns[5])
);
defparam \MemCntlState_ns_0[5] .INIT=16'hFFEC;
// @5:671
  CFG4 \NextWait_4[1]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_12),
	.D(N_330_i),
	.Y(NextWait_4_Z[1])
);
defparam \NextWait_4[1] .INIT=16'h888D;
// @5:671
  CFG4 \NextWait_4[2]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_13),
	.D(N_330_i),
	.Y(NextWait_4_Z[2])
);
defparam \NextWait_4[2] .INIT=16'h888D;
// @5:671
  CFG4 \NextWait_4[3]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_14),
	.D(N_330_i),
	.Y(NextWait_4_Z[3])
);
defparam \NextWait_4[3] .INIT=16'h888D;
// @5:671
  CFG4 \NextWait_4[4]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_11),
	.D(N_330_i),
	.Y(NextWait_4_Z[4])
);
defparam \NextWait_4[4] .INIT=16'h888D;
// @5:696
  CFG4 iHready_3_10 (
	.A(iHready_3_7_Z),
	.B(MemCntlState_Z[0]),
	.C(Valid),
	.D(iHready_3_8_Z),
	.Y(iHready_3_10_Z)
);
defparam iHready_3_10.INIT=16'h2A00;
// @5:1678
  CFG4 \MemCntlState_ns_i_4[6]  (
	.A(MemCntlState_ns_i_0_Z[6]),
	.B(N_363),
	.C(N_354),
	.D(N_391),
	.Y(MemCntlState_ns_i_4_Z[6])
);
defparam \MemCntlState_ns_i_4[6] .INIT=16'hFFFE;
// @5:1678
  CFG4 \MemCntlState_ns_0[4]  (
	.A(MemCntlState_Z[4]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.C(N_381_2),
	.D(MemCntlState_ns_0_2_Z[4]),
	.Y(MemCntlState_ns[4])
);
defparam \MemCntlState_ns_0[4] .INIT=16'hFF20;
// @5:1678
  CFG4 \MemCntlState_ns_0[3]  (
	.A(MemCntlState_ns_0_1_Z[3]),
	.B(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.C(Valid),
	.D(MemCntlState_ns_0_117_0),
	.Y(MemCntlState_ns[3])
);
defparam \MemCntlState_ns_0[3] .INIT=16'hEAAA;
// @5:1678
  CFG4 \MemCntlState_RNO[7]  (
	.A(N_339),
	.B(iSRAMCSN_3_4[0]),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.Y(N_323_i)
);
defparam \MemCntlState_RNO[7] .INIT=16'h0040;
// @5:696
  CFG2 iHready_3_14 (
	.A(NextWait_4_Z[2]),
	.B(NextWait_4_Z[4]),
	.Y(iHready_3_14_Z)
);
defparam iHready_3_14.INIT=4'h1;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_7 (
	.A(un1_LoadWSCounter_0_sqmuxa_4_Z),
	.B(Valid),
	.C(N_340),
	.D(un1_LoadWSCounter_0_sqmuxa_5_Z),
	.Y(un1_LoadWSCounter_0_sqmuxa_7_Z)
);
defparam un1_LoadWSCounter_0_sqmuxa_7.INIT=16'hFFAE;
// @5:1678
  CFG4 \MemCntlState_ns_0[2]  (
	.A(MemCntlState_ns_0_3_tz_Z[2]),
	.B(N_413),
	.C(MemCntlState_ns_0_1_Z[2]),
	.D(N_410),
	.Y(MemCntlState_ns[2])
);
defparam \MemCntlState_ns_0[2] .INIT=16'hFEF0;
// @5:950
  CFG2 un1_LoadWSCounter_0_sqmuxa (
	.A(WSCounterLoadVal_4_sqmuxa_Z),
	.B(un1_LoadWSCounter_0_sqmuxa_7_Z),
	.Y(un1_LoadWSCounter_0_sqmuxa_i)
);
defparam un1_LoadWSCounter_0_sqmuxa.INIT=4'hE;
// @5:390
  CFG4 Valid_a0 (
	.A(GATEDHTRANS),
	.B(masterAddrInProg_0),
	.C(popfeedthru_unused),
	.D(un1_HTRANS_0),
	.Y(Valid)
);
defparam Valid_a0.INIT=16'h8000;
// @5:1678
  CFG4 \MemCntlState_RNO[6]  (
	.A(N_387),
	.B(MemCntlState_ns_i_4_Z[6]),
	.C(MemCntlState_Z[7]),
	.D(Valid),
	.Y(N_321_i)
);
defparam \MemCntlState_RNO[6] .INIT=16'h1110;
// @5:1678
  CFG4 \MemCntlState_RNO[0]  (
	.A(MemCntlState_Z[6]),
	.B(MemCntlState_ns_i_2_Z[0]),
	.C(MemCntlState_ns_i_1_Z[0]),
	.D(Valid),
	.Y(N_314_i)
);
defparam \MemCntlState_RNO[0] .INIT=16'h0203;
// @5:696
  CFG4 iHready_3 (
	.A(NextWait_4_Z[1]),
	.B(NextWait_4_Z[3]),
	.C(iHready_3_14_Z),
	.D(iHready_3_12_Z),
	.Y(iHready_3_Z)
);
defparam iHready_3.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreMemCtrl_Z1 */

module CoreMemCtrl_C0 (
  HsizeReg_fast_0,
  SRAMCSN_c_0,
  masterAddrInProg_0,
  HsizeReg,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  HaddrReg_27,
  HaddrReg_1,
  HaddrReg_0,
  HaddrReg_12,
  HaddrReg_11,
  HaddrReg_10,
  HaddrReg_9,
  HaddrReg_8,
  HaddrReg_7,
  HaddrReg_6,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_3,
  HaddrReg_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_25,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_7,
  teste_sb_0_AMBA_SLAVE_0_HADDR_6,
  teste_sb_0_AMBA_SLAVE_0_HADDR_5,
  teste_sb_0_AMBA_SLAVE_0_HADDR_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_3,
  teste_sb_0_AMBA_SLAVE_0_HADDR_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  MEMDATAInReg_2,
  MEMDATAInReg_0,
  trans_split_count,
  trans_split_count_3,
  masterDataInProg_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  MEMDATAOut_2_1_0,
  MEMDATA_in,
  teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0,
  M0GATEDHADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_2,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_10,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_18,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_26,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_31,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_23,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_16,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_15,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_8,
  iMEMDATAOEN_i,
  POWER_ON_RESET_N,
  teste_sb_0_FIC_0_CLK,
  N_136_i_fast,
  ACRegEn,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  SelHaddrReg,
  SRAMWEN_c,
  teste_sb_0_FIC_0_CLK_i,
  SRAMOEN_c,
  popfeedthru_unused,
  iFLASHCSN,
  N_134_i,
  N_135_i,
  N_136_i,
  m8_1,
  N_560,
  N_557,
  N_559,
  N_554,
  N_561,
  N_556_0,
  N_569_0,
  HRDATA_sn_N_7,
  N_525,
  HRDATA_sn_N_4,
  N_526,
  N_524,
  N_523,
  un1_MEMDATAOut_1_sqmuxa_i,
  MEMDATAOut156,
  N_520,
  N_538,
  un1_MEMDATAOut_0_sqmuxa_i,
  MEMDATAOut_0_sqmuxa_2,
  N_564,
  N_530,
  N_542,
  MEMDATAOut0,
  N_536,
  N_533_0,
  MEMDATAOut1,
  N_521_0,
  N_555_0,
  MEMDATAOut6,
  N_534_0,
  MEMDATAOut5,
  N_541,
  N_540,
  MEMDATAOut7,
  N_543,
  MEMDATAOut2,
  N_558,
  MEMDATAOut3,
  N_539,
  MEMDATAOut4,
  N_532_0,
  N_31_0_i,
  N_535_0,
  N_522_0,
  HRDATA_sn_N_13,
  g1_11,
  N_528_0,
  N_562_0,
  N_531_0,
  N_565_0,
  g1_8,
  g1_7,
  N_567_0,
  N_568_0,
  g1_4,
  g1_3,
  g1_2,
  g1_1,
  N_566_0,
  g1,
  N_537,
  HoldHreadyLow12,
  HoldHreadyLow21,
  N_334_i,
  N_575,
  N_576,
  N_571,
  N_572,
  N_573,
  N_574,
  N_577,
  N_570,
  trans_split_en,
  N_563,
  MEMDATAOut15,
  MEMDATAOut10,
  MEMDATAOut8,
  trans_split_reset_18_iv,
  GATEDHTRANS,
  un1_HTRANS_0
)
;
output HsizeReg_fast_0 ;
output SRAMCSN_c_0 ;
input masterAddrInProg_0 ;
output [1:0] HsizeReg ;
input teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output HaddrReg_27 ;
output HaddrReg_1 ;
output HaddrReg_0 ;
output HaddrReg_12 ;
output HaddrReg_11 ;
output HaddrReg_10 ;
output HaddrReg_9 ;
output HaddrReg_8 ;
output HaddrReg_7 ;
output HaddrReg_6 ;
output HaddrReg_5 ;
output HaddrReg_4 ;
output HaddrReg_3 ;
output HaddrReg_2 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output MEMDATAInReg_2 ;
output MEMDATAInReg_0 ;
output [1:0] trans_split_count ;
input [1:0] trans_split_count_3 ;
input masterDataInProg_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
output MEMDATAOut_2_1_0 ;
input [15:0] MEMDATA_in ;
output [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0 ;
input M0GATEDHADDR_0 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
output iMEMDATAOEN_i ;
input POWER_ON_RESET_N ;
input teste_sb_0_FIC_0_CLK ;
input N_136_i_fast ;
input ACRegEn ;
input teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output SelHaddrReg ;
output SRAMWEN_c ;
input teste_sb_0_FIC_0_CLK_i ;
output SRAMOEN_c ;
output popfeedthru_unused ;
output iFLASHCSN ;
input N_134_i ;
input N_135_i ;
input N_136_i ;
output m8_1 ;
output N_560 ;
output N_557 ;
output N_559 ;
output N_554 ;
output N_561 ;
output N_556_0 ;
output N_569_0 ;
input HRDATA_sn_N_7 ;
output N_525 ;
output HRDATA_sn_N_4 ;
output N_526 ;
output N_524 ;
output N_523 ;
input un1_MEMDATAOut_1_sqmuxa_i ;
output MEMDATAOut156 ;
output N_520 ;
output N_538 ;
input un1_MEMDATAOut_0_sqmuxa_i ;
input MEMDATAOut_0_sqmuxa_2 ;
output N_564 ;
output N_530 ;
output N_542 ;
output MEMDATAOut0 ;
output N_536 ;
output N_533_0 ;
output MEMDATAOut1 ;
output N_521_0 ;
output N_555_0 ;
output MEMDATAOut6 ;
output N_534_0 ;
output MEMDATAOut5 ;
output N_541 ;
output N_540 ;
output MEMDATAOut7 ;
output N_543 ;
output MEMDATAOut2 ;
output N_558 ;
output MEMDATAOut3 ;
output N_539 ;
output MEMDATAOut4 ;
output N_532_0 ;
input N_31_0_i ;
output N_535_0 ;
output N_522_0 ;
input HRDATA_sn_N_13 ;
output g1_11 ;
output N_528_0 ;
output N_562_0 ;
output N_531_0 ;
output N_565_0 ;
output g1_8 ;
output g1_7 ;
output N_567_0 ;
output N_568_0 ;
output g1_4 ;
output g1_3 ;
output g1_2 ;
output g1_1 ;
output N_566_0 ;
output g1 ;
output N_537 ;
input HoldHreadyLow12 ;
input HoldHreadyLow21 ;
output N_334_i ;
output N_575 ;
output N_576 ;
output N_571 ;
output N_572 ;
output N_573 ;
output N_574 ;
output N_577 ;
output N_570 ;
output trans_split_en ;
output N_563 ;
output MEMDATAOut15 ;
output MEMDATAOut10 ;
output MEMDATAOut8 ;
output trans_split_reset_18_iv ;
input GATEDHTRANS ;
input un1_HTRANS_0 ;
wire HsizeReg_fast_0 ;
wire SRAMCSN_c_0 ;
wire masterAddrInProg_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire HaddrReg_27 ;
wire HaddrReg_1 ;
wire HaddrReg_0 ;
wire HaddrReg_12 ;
wire HaddrReg_11 ;
wire HaddrReg_10 ;
wire HaddrReg_9 ;
wire HaddrReg_8 ;
wire HaddrReg_7 ;
wire HaddrReg_6 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire MEMDATAInReg_2 ;
wire MEMDATAInReg_0 ;
wire masterDataInProg_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire MEMDATAOut_2_1_0 ;
wire M0GATEDHADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
wire iMEMDATAOEN_i ;
wire POWER_ON_RESET_N ;
wire teste_sb_0_FIC_0_CLK ;
wire N_136_i_fast ;
wire ACRegEn ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire SelHaddrReg ;
wire SRAMWEN_c ;
wire teste_sb_0_FIC_0_CLK_i ;
wire SRAMOEN_c ;
wire popfeedthru_unused ;
wire iFLASHCSN ;
wire N_134_i ;
wire N_135_i ;
wire N_136_i ;
wire m8_1 ;
wire N_560 ;
wire N_557 ;
wire N_559 ;
wire N_554 ;
wire N_561 ;
wire N_556_0 ;
wire N_569_0 ;
wire HRDATA_sn_N_7 ;
wire N_525 ;
wire HRDATA_sn_N_4 ;
wire N_526 ;
wire N_524 ;
wire N_523 ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire MEMDATAOut156 ;
wire N_520 ;
wire N_538 ;
wire un1_MEMDATAOut_0_sqmuxa_i ;
wire MEMDATAOut_0_sqmuxa_2 ;
wire N_564 ;
wire N_530 ;
wire N_542 ;
wire MEMDATAOut0 ;
wire N_536 ;
wire N_533_0 ;
wire MEMDATAOut1 ;
wire N_521_0 ;
wire N_555_0 ;
wire MEMDATAOut6 ;
wire N_534_0 ;
wire MEMDATAOut5 ;
wire N_541 ;
wire N_540 ;
wire MEMDATAOut7 ;
wire N_543 ;
wire MEMDATAOut2 ;
wire N_558 ;
wire MEMDATAOut3 ;
wire N_539 ;
wire MEMDATAOut4 ;
wire N_532_0 ;
wire N_31_0_i ;
wire N_535_0 ;
wire N_522_0 ;
wire HRDATA_sn_N_13 ;
wire g1_11 ;
wire N_528_0 ;
wire N_562_0 ;
wire N_531_0 ;
wire N_565_0 ;
wire g1_8 ;
wire g1_7 ;
wire N_567_0 ;
wire N_568_0 ;
wire g1_4 ;
wire g1_3 ;
wire g1_2 ;
wire g1_1 ;
wire N_566_0 ;
wire g1 ;
wire N_537 ;
wire HoldHreadyLow12 ;
wire HoldHreadyLow21 ;
wire N_334_i ;
wire N_575 ;
wire N_576 ;
wire N_571 ;
wire N_572 ;
wire N_573 ;
wire N_574 ;
wire N_577 ;
wire N_570 ;
wire trans_split_en ;
wire N_563 ;
wire MEMDATAOut15 ;
wire MEMDATAOut10 ;
wire MEMDATAOut8 ;
wire trans_split_reset_18_iv ;
wire GATEDHTRANS ;
wire un1_HTRANS_0 ;
wire GND ;
wire VCC ;
// @6:219
  CoreMemCtrl_Z1 CoreMemCtrl_C0_0 (
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_2(teste_sb_0_AMBA_SLAVE_0_HWDATA_2),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_10(teste_sb_0_AMBA_SLAVE_0_HWDATA_10),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_18(teste_sb_0_AMBA_SLAVE_0_HWDATA_18),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_26(teste_sb_0_AMBA_SLAVE_0_HWDATA_26),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_24(teste_sb_0_AMBA_SLAVE_0_HWDATA_24),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_31(teste_sb_0_AMBA_SLAVE_0_HWDATA_31),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_23(teste_sb_0_AMBA_SLAVE_0_HWDATA_23),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_16(teste_sb_0_AMBA_SLAVE_0_HWDATA_16),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_7(teste_sb_0_AMBA_SLAVE_0_HWDATA_7),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_15(teste_sb_0_AMBA_SLAVE_0_HWDATA_15),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_8(teste_sb_0_AMBA_SLAVE_0_HWDATA_8),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31:24]),
	.MEMDATA_in(MEMDATA_in[15:0]),
	.MEMDATAOut_2_1_0(MEMDATAOut_2_1_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.masterDataInProg_0(masterDataInProg_0),
	.trans_split_count_3(trans_split_count_3[1:0]),
	.trans_split_count(trans_split_count[1:0]),
	.MEMDATAInReg_2(MEMDATAInReg_2),
	.MEMDATAInReg_0(MEMDATAInReg_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_25(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_7(teste_sb_0_AMBA_SLAVE_0_HADDR_7),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_6(teste_sb_0_AMBA_SLAVE_0_HADDR_6),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_5(teste_sb_0_AMBA_SLAVE_0_HADDR_5),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_4(teste_sb_0_AMBA_SLAVE_0_HADDR_4),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_3(teste_sb_0_AMBA_SLAVE_0_HADDR_3),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_2(teste_sb_0_AMBA_SLAVE_0_HADDR_2),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.HaddrReg_27(HaddrReg_27),
	.HaddrReg_1(HaddrReg_1),
	.HaddrReg_0(HaddrReg_0),
	.HaddrReg_12(HaddrReg_12),
	.HaddrReg_11(HaddrReg_11),
	.HaddrReg_10(HaddrReg_10),
	.HaddrReg_9(HaddrReg_9),
	.HaddrReg_8(HaddrReg_8),
	.HaddrReg_7(HaddrReg_7),
	.HaddrReg_6(HaddrReg_6),
	.HaddrReg_5(HaddrReg_5),
	.HaddrReg_4(HaddrReg_4),
	.HaddrReg_3(HaddrReg_3),
	.HaddrReg_2(HaddrReg_2),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.HsizeReg(HsizeReg[1:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.SRAMCSN_c_0(SRAMCSN_c_0),
	.HsizeReg_fast_0(HsizeReg_fast_0),
	.un1_HTRANS_0(un1_HTRANS_0),
	.GATEDHTRANS(GATEDHTRANS),
	.trans_split_reset_18_iv_1z(trans_split_reset_18_iv),
	.MEMDATAOut8(MEMDATAOut8),
	.MEMDATAOut10(MEMDATAOut10),
	.MEMDATAOut15(MEMDATAOut15),
	.N_563(N_563),
	.trans_split_en(trans_split_en),
	.N_570(N_570),
	.N_577(N_577),
	.N_574(N_574),
	.N_573(N_573),
	.N_572(N_572),
	.N_571(N_571),
	.N_576(N_576),
	.N_575(N_575),
	.N_334_i(N_334_i),
	.HoldHreadyLow21(HoldHreadyLow21),
	.HoldHreadyLow12(HoldHreadyLow12),
	.N_537(N_537),
	.g1(g1),
	.N_566_0(N_566_0),
	.g1_1(g1_1),
	.g1_2(g1_2),
	.g1_3(g1_3),
	.g1_4(g1_4),
	.N_568_0(N_568_0),
	.N_567_0(N_567_0),
	.g1_7(g1_7),
	.g1_8(g1_8),
	.N_565_0(N_565_0),
	.N_531_0(N_531_0),
	.N_562_0(N_562_0),
	.N_528_0(N_528_0),
	.g1_11(g1_11),
	.HRDATA_sn_N_13(HRDATA_sn_N_13),
	.N_522_0(N_522_0),
	.N_535_0(N_535_0),
	.N_31_0_i(N_31_0_i),
	.N_532_0(N_532_0),
	.MEMDATAOut4(MEMDATAOut4),
	.N_539(N_539),
	.MEMDATAOut3(MEMDATAOut3),
	.N_558(N_558),
	.MEMDATAOut2(MEMDATAOut2),
	.N_543(N_543),
	.MEMDATAOut7(MEMDATAOut7),
	.N_540(N_540),
	.N_541(N_541),
	.MEMDATAOut5(MEMDATAOut5),
	.N_534_0(N_534_0),
	.MEMDATAOut6(MEMDATAOut6),
	.N_555_0(N_555_0),
	.N_521_0(N_521_0),
	.MEMDATAOut1(MEMDATAOut1),
	.N_533_0(N_533_0),
	.N_536(N_536),
	.MEMDATAOut0(MEMDATAOut0),
	.N_542(N_542),
	.N_530(N_530),
	.N_564(N_564),
	.MEMDATAOut_0_sqmuxa_2(MEMDATAOut_0_sqmuxa_2),
	.un1_MEMDATAOut_0_sqmuxa_i(un1_MEMDATAOut_0_sqmuxa_i),
	.N_538(N_538),
	.N_520(N_520),
	.MEMDATAOut156_1z(MEMDATAOut156),
	.un1_MEMDATAOut_1_sqmuxa_i(un1_MEMDATAOut_1_sqmuxa_i),
	.N_523(N_523),
	.N_524(N_524),
	.N_526(N_526),
	.HRDATA_sn_N_4(HRDATA_sn_N_4),
	.N_525(N_525),
	.HRDATA_sn_N_7(HRDATA_sn_N_7),
	.N_569_0(N_569_0),
	.N_556_0(N_556_0),
	.N_561(N_561),
	.N_554(N_554),
	.N_559(N_559),
	.N_557(N_557),
	.N_560(N_560),
	.m8_1(m8_1),
	.N_136_i(N_136_i),
	.N_135_i(N_135_i),
	.N_134_i(N_134_i),
	.iFLASHCSN_1z(iFLASHCSN),
	.popfeedthru_unused(popfeedthru_unused),
	.SRAMOEN_c(SRAMOEN_c),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.SRAMWEN_c(SRAMWEN_c),
	.SelHaddrReg_1z(SelHaddrReg),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.ACRegEn(ACRegEn),
	.N_136_i_fast(N_136_i_fast),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.iMEMDATAOEN_i(iMEMDATAOEN_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreMemCtrl_C0 */

module teste_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  teste_sb_0_FIC_0_CLK_i,
  teste_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output teste_sb_0_FIC_0_CLK_i ;
output teste_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire teste_sb_0_FIC_0_CLK_i ;
wire teste_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
  CFG1 GL0_INST_RNISMK43 (
	.A(teste_sb_0_FIC_0_CLK),
	.Y(teste_sb_0_FIC_0_CLK_i)
);
defparam GL0_INST_RNISMK43.INIT=2'h1;
// @16:18
  CLKINT GL0_INST (
	.Y(teste_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
//@28:322
// @16:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000045174000318C6318C1F18C61EC0404040400101;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb_CCC_0_FCCC */

module COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 (
  MDATASEL_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  PREVDATASLAVEREADY_20_iv_i,
  popfeedthru_unused,
  HREADY_M_pre_20_iv_i,
  s0m0DataReady,
  un1_SDATASELInt_18_i,
  DEFSLAVEDATASEL_9,
  DEFSLAVEDATASEL_11,
  DEFSLAVEDATASEL_10,
  defSlaveSMNextState_1z,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int
)
;
input MDATASEL_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
output PREVDATASLAVEREADY_20_iv_i ;
input popfeedthru_unused ;
output HREADY_M_pre_20_iv_i ;
input s0m0DataReady ;
input un1_SDATASELInt_18_i ;
input DEFSLAVEDATASEL_9 ;
input DEFSLAVEDATASEL_11 ;
input DEFSLAVEDATASEL_10 ;
output defSlaveSMNextState_1z ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
wire MDATASEL_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire PREVDATASLAVEREADY_20_iv_i ;
wire popfeedthru_unused ;
wire HREADY_M_pre_20_iv_i ;
wire s0m0DataReady ;
wire un1_SDATASELInt_18_i ;
wire DEFSLAVEDATASEL_9 ;
wire DEFSLAVEDATASEL_11 ;
wire DEFSLAVEDATASEL_10 ;
wire defSlaveSMNextState_1z ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire defSlaveSMCurrentState_Z ;
wire VCC ;
wire GND ;
wire HRESP_DEFAULT_Z ;
// @23:64
  SLE defSlaveSMCurrentState (
	.Q(defSlaveSMCurrentState_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(defSlaveSMNextState_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:43
  CFG4 HRESP_DEFAULT (
	.A(DEFSLAVEDATASEL_10),
	.B(defSlaveSMCurrentState_Z),
	.C(DEFSLAVEDATASEL_11),
	.D(DEFSLAVEDATASEL_9),
	.Y(HRESP_DEFAULT_Z)
);
defparam HRESP_DEFAULT.INIT=16'hFFFE;
// @23:43
  CFG4 defSlaveSMNextState (
	.A(DEFSLAVEDATASEL_10),
	.B(defSlaveSMCurrentState_Z),
	.C(DEFSLAVEDATASEL_11),
	.D(DEFSLAVEDATASEL_9),
	.Y(defSlaveSMNextState_1z)
);
defparam defSlaveSMNextState.INIT=16'h3332;
// @25:258
  CFG2 HRESP_DEFAULT_RNIPMU6C (
	.A(un1_SDATASELInt_18_i),
	.B(HRESP_DEFAULT_Z),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0)
);
defparam HRESP_DEFAULT_RNIPMU6C.INIT=4'h4;
// @25:564
  CFG3 defSlaveSMNextState_RNI6FACD (
	.A(un1_SDATASELInt_18_i),
	.B(s0m0DataReady),
	.C(defSlaveSMNextState_1z),
	.Y(HREADY_M_pre_20_iv_i)
);
defparam defSlaveSMNextState_RNI6FACD.INIT=8'h8C;
// @22:155
  CFG4 defSlaveSMNextState_RNI7MU0F (
	.A(defSlaveSMNextState_1z),
	.B(un1_SDATASELInt_18_i),
	.C(popfeedthru_unused),
	.D(MDATASEL_0),
	.Y(PREVDATASLAVEREADY_20_iv_i)
);
defparam defSlaveSMNextState_RNI7MU0F.INIT=16'hD0DD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 */

module COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 (
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0,
  MEMDATA_in_6,
  MEMDATA_in_14,
  MEMDATA_in_0,
  MEMDATA_in_8,
  MEMDATAInReg_0,
  MEMDATAInReg_2,
  HaddrReg_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  MDATASEL_0,
  regHADDR,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  regHSIZE,
  M0GATEDHADDR_0,
  HREADY_M_pre_20_iv_i,
  popfeedthru_unused,
  ACRegEn,
  s0m0DataReady,
  defSlaveSMNextState,
  N_530,
  N_564,
  N_560,
  N_526,
  N_559,
  N_525,
  N_557,
  N_523,
  N_520,
  N_554,
  N_524,
  N_558,
  N_563,
  N_543,
  N_577,
  N_540,
  N_574,
  N_539,
  N_573,
  N_538,
  N_572,
  N_537,
  N_571,
  N_542,
  N_576,
  N_536,
  N_570,
  N_541,
  N_575,
  m0s0AddrSel,
  un1_SDATASELInt_18_i,
  g1,
  N_532_0,
  N_566_0,
  g1_1,
  g1_2,
  g1_3,
  g1_4,
  N_534_0,
  N_568_0,
  N_533_0,
  N_567_0,
  g1_7,
  N_521_0,
  N_555_0,
  g1_8,
  N_531_0,
  N_565_0,
  N_528_0,
  N_562_0,
  g1_11,
  N_556_0,
  N_522_0,
  N_569_0,
  N_535_0,
  HRDATA_sn_N_13,
  N_561,
  iFLASHCSN,
  HRDATA_sn_N_7,
  HRDATA_sn_N_4,
  GATEDHTRANS_1z,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  regHWRITE_1z,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int,
  masterRegAddrSel_1z
)
;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
output [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
input [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0 ;
input MEMDATA_in_6 ;
input MEMDATA_in_14 ;
input MEMDATA_in_0 ;
input MEMDATA_in_8 ;
input MEMDATAInReg_0 ;
input MEMDATAInReg_2 ;
input HaddrReg_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
output MDATASEL_0 ;
output [12:0] regHADDR ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output [1:0] regHSIZE ;
output M0GATEDHADDR_0 ;
output HREADY_M_pre_20_iv_i ;
input popfeedthru_unused ;
input ACRegEn ;
input s0m0DataReady ;
output defSlaveSMNextState ;
input N_530 ;
input N_564 ;
input N_560 ;
input N_526 ;
input N_559 ;
input N_525 ;
input N_557 ;
input N_523 ;
input N_520 ;
input N_554 ;
input N_524 ;
input N_558 ;
input N_563 ;
input N_543 ;
input N_577 ;
input N_540 ;
input N_574 ;
input N_539 ;
input N_573 ;
input N_538 ;
input N_572 ;
input N_537 ;
input N_571 ;
input N_542 ;
input N_576 ;
input N_536 ;
input N_570 ;
input N_541 ;
input N_575 ;
output m0s0AddrSel ;
output un1_SDATASELInt_18_i ;
input g1 ;
input N_532_0 ;
input N_566_0 ;
input g1_1 ;
input g1_2 ;
input g1_3 ;
input g1_4 ;
input N_534_0 ;
input N_568_0 ;
input N_533_0 ;
input N_567_0 ;
input g1_7 ;
input N_521_0 ;
input N_555_0 ;
input g1_8 ;
input N_531_0 ;
input N_565_0 ;
input N_528_0 ;
input N_562_0 ;
input g1_11 ;
input N_556_0 ;
input N_522_0 ;
input N_569_0 ;
input N_535_0 ;
input HRDATA_sn_N_13 ;
input N_561 ;
input iFLASHCSN ;
input HRDATA_sn_N_7 ;
input HRDATA_sn_N_4 ;
output GATEDHTRANS_1z ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output regHWRITE_1z ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
output masterRegAddrSel_1z ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire MEMDATA_in_6 ;
wire MEMDATA_in_14 ;
wire MEMDATA_in_0 ;
wire MEMDATA_in_8 ;
wire MEMDATAInReg_0 ;
wire MEMDATAInReg_2 ;
wire HaddrReg_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire MDATASEL_0 ;
wire M0GATEDHADDR_0 ;
wire HREADY_M_pre_20_iv_i ;
wire popfeedthru_unused ;
wire ACRegEn ;
wire s0m0DataReady ;
wire defSlaveSMNextState ;
wire N_530 ;
wire N_564 ;
wire N_560 ;
wire N_526 ;
wire N_559 ;
wire N_525 ;
wire N_557 ;
wire N_523 ;
wire N_520 ;
wire N_554 ;
wire N_524 ;
wire N_558 ;
wire N_563 ;
wire N_543 ;
wire N_577 ;
wire N_540 ;
wire N_574 ;
wire N_539 ;
wire N_573 ;
wire N_538 ;
wire N_572 ;
wire N_537 ;
wire N_571 ;
wire N_542 ;
wire N_576 ;
wire N_536 ;
wire N_570 ;
wire N_541 ;
wire N_575 ;
wire m0s0AddrSel ;
wire un1_SDATASELInt_18_i ;
wire g1 ;
wire N_532_0 ;
wire N_566_0 ;
wire g1_1 ;
wire g1_2 ;
wire g1_3 ;
wire g1_4 ;
wire N_534_0 ;
wire N_568_0 ;
wire N_533_0 ;
wire N_567_0 ;
wire g1_7 ;
wire N_521_0 ;
wire N_555_0 ;
wire g1_8 ;
wire N_531_0 ;
wire N_565_0 ;
wire N_528_0 ;
wire N_562_0 ;
wire g1_11 ;
wire N_556_0 ;
wire N_522_0 ;
wire N_569_0 ;
wire N_535_0 ;
wire HRDATA_sn_N_13 ;
wire N_561 ;
wire iFLASHCSN ;
wire HRDATA_sn_N_7 ;
wire HRDATA_sn_N_4 ;
wire GATEDHTRANS_1z ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire regHWRITE_1z ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire masterRegAddrSel_1z ;
wire [26:24] M0GATEDHADDR;
wire [5:5] SADDRSEL_1_Z;
wire [14:0] SADDRSEL_fast_Z;
wire [6:6] SADDRSEL_1;
wire [8:1] SADDRSEL_2_Z;
wire [15:1] SDATASELInt_Z;
wire [15:4] SADDRSEL_Z;
wire [27:24] regHADDR_Z;
wire [10:4] SADDRSEL_0_Z;
wire VCC ;
wire d_masterRegAddrSel_Z ;
wire GND ;
wire regHTRANS_Z ;
wire masterAddrClockEnable_Z ;
wire PREVDATASLAVEREADY_20_iv_i ;
wire HRDATA_3_N_3L3_Z ;
wire HRDATA_3_N_4L6_Z ;
wire N_4 ;
wire N_529 ;
wire un1_SDATASELInt_17_i ;
wire un1_SDATASELInt_17_10_Z ;
wire un1_SDATASELInt_17_9_Z ;
wire un1_SDATASELInt_17_8_Z ;
wire DEFSLAVEDATASEL_10_Z ;
wire DEFSLAVEDATASEL_9_Z ;
wire DEFSLAVEDATASEL_8_Z ;
wire masterAddrClockEnable6_1_0_Z ;
wire un1_SDATASELInt_17_11_Z ;
wire DEFSLAVEDATASEL_11_Z ;
wire masterAddrClockEnable6_0_Z ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
// @25:218
  CFG3 \SADDRSEL_fast[5]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR_0),
	.C(SADDRSEL_1_Z[5]),
	.Y(SADDRSEL_fast_Z[5])
);
defparam \SADDRSEL_fast[5] .INIT=8'h10;
// @25:218
  CFG3 \SADDRSEL_fast[6]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_1[6]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[6])
);
defparam \SADDRSEL_fast[6] .INIT=8'h04;
// @25:218
  CFG3 \SADDRSEL_fast[8]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[8]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[8])
);
defparam \SADDRSEL_fast[8] .INIT=8'h40;
// @25:218
  CFG3 \SADDRSEL_fast[9]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[8]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[9])
);
defparam \SADDRSEL_fast[9] .INIT=8'h80;
// @25:218
  CFG3 \SADDRSEL_fast[13]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR_0),
	.C(SADDRSEL_1_Z[5]),
	.Y(SADDRSEL_fast_Z[13])
);
defparam \SADDRSEL_fast[13] .INIT=8'h40;
// @25:218
  CFG3 \SADDRSEL_fast[14]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_1[6]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[14])
);
defparam \SADDRSEL_fast[14] .INIT=8'h40;
// @25:218
  CFG3 \SADDRSEL_fast[0]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[0])
);
defparam \SADDRSEL_fast[0] .INIT=8'h04;
// @25:218
  CFG3 \SADDRSEL_fast[1]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[1])
);
defparam \SADDRSEL_fast[1] .INIT=8'h08;
// @25:218
  CFG3 \SADDRSEL_fast[2]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[2])
);
defparam \SADDRSEL_fast[2] .INIT=8'h40;
// @25:218
  CFG3 \SADDRSEL_fast[3]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[3])
);
defparam \SADDRSEL_fast[3] .INIT=8'h80;
// @25:625
  SLE masterRegAddrSel (
	.Q(masterRegAddrSel_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(d_masterRegAddrSel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE regHTRANS (
	.Q(regHTRANS_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE regHWRITE (
	.Q(regHWRITE_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[6]  (
	.Q(regHADDR[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[5]  (
	.Q(regHADDR[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[4]  (
	.Q(regHADDR[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[3]  (
	.Q(regHADDR[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[2]  (
	.Q(regHADDR[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[1]  (
	.Q(regHADDR[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[0]  (
	.Q(regHADDR[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHSIZE_Z[1]  (
	.Q(regHSIZE[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHSIZE_Z[0]  (
	.Q(regHSIZE[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[12]  (
	.Q(regHADDR[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[11]  (
	.Q(regHADDR[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[10]  (
	.Q(regHADDR[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[9]  (
	.Q(regHADDR[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[8]  (
	.Q(regHADDR[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR_Z[7]  (
	.Q(regHADDR[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[4]  (
	.Q(SDATASELInt_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[4]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[3]  (
	.Q(SDATASELInt_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[3]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[2]  (
	.Q(SDATASELInt_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[2]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[1]  (
	.Q(SDATASELInt_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[1]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[0]  (
	.Q(MDATASEL_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[0]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:163
  SLE \regHADDR[27]  (
	.Q(regHADDR_Z[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR[26]  (
	.Q(regHADDR_Z[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR[25]  (
	.Q(regHADDR_Z[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:163
  SLE \regHADDR[24]  (
	.Q(regHADDR_Z[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[15]  (
	.Q(SDATASELInt_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[15]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[14]  (
	.Q(SDATASELInt_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[14]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[13]  (
	.Q(SDATASELInt_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[13]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[12]  (
	.Q(SDATASELInt_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[12]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[11]  (
	.Q(SDATASELInt_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[11]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[10]  (
	.Q(SDATASELInt_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[10]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[9]  (
	.Q(SDATASELInt_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[9]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[8]  (
	.Q(SDATASELInt_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[8]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[7]  (
	.Q(SDATASELInt_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[7]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:229
  SLE \SDATASELInt[6]  (
	.Q(SDATASELInt_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[6]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:229
  SLE \SDATASELInt[5]  (
	.Q(SDATASELInt_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[5]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:258
  CFG4 HRDATA_3_N_3L3 (
	.A(MEMDATA_in_6),
	.B(MEMDATAInReg_0),
	.C(HRDATA_sn_N_4),
	.D(HRDATA_sn_N_7),
	.Y(HRDATA_3_N_3L3_Z)
);
defparam HRDATA_3_N_3L3.INIT=16'hCA00;
// @25:258
  CFG4 HRDATA_3_N_4L6 (
	.A(HaddrReg_0),
	.B(MEMDATA_in_14),
	.C(HRDATA_3_N_3L3_Z),
	.D(iFLASHCSN),
	.Y(HRDATA_3_N_4L6_Z)
);
defparam HRDATA_3_N_4L6.INIT=16'h070F;
// @25:258
  CFG4 \HRDATA_3[7]  (
	.A(HRDATA_3_N_4L6_Z),
	.B(N_561),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[7])
);
defparam \HRDATA_3[7] .INIT=16'h50C0;
  CFG3 \HRDATA_3_RNO_0[9]  (
	.A(MEMDATA_in_0),
	.B(MEMDATAInReg_2),
	.C(HRDATA_sn_N_4),
	.Y(N_4)
);
defparam \HRDATA_3_RNO_0[9] .INIT=8'hCA;
  CFG4 \HRDATA_3_RNO[9]  (
	.A(HRDATA_sn_N_7),
	.B(N_4),
	.C(MEMDATA_in_8),
	.D(iFLASHCSN),
	.Y(N_529)
);
defparam \HRDATA_3_RNO[9] .INIT=16'hD888;
// @25:258
  CFG4 \SDATASELInt_RNISCELP1[0]  (
	.A(N_535_0),
	.B(N_569_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[15])
);
defparam \SDATASELInt_RNISCELP1[0] .INIT=16'hA0C0;
// @25:258
  CFG4 \SDATASELInt_RNINS2TS1[0]  (
	.A(N_522_0),
	.B(N_556_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[2])
);
defparam \SDATASELInt_RNINS2TS1[0] .INIT=16'hA0C0;
// @25:258
  CFG4 \SDATASELInt_RNIT7BRJ1[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[28]),
	.D(g1_11),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[28])
);
defparam \SDATASELInt_RNIT7BRJ1[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNI6FBQ42[0]  (
	.A(N_562_0),
	.B(N_528_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[8])
);
defparam \SDATASELInt_RNI6FBQ42[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \SDATASELInt_RNI64AHN1[0]  (
	.A(N_565_0),
	.B(N_531_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[11])
);
defparam \SDATASELInt_RNI64AHN1[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \SDATASELInt_RNI6SC412[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[25]),
	.D(g1_8),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[25])
);
defparam \SDATASELInt_RNI6SC412[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNI5EHEA2[0]  (
	.A(N_555_0),
	.B(N_521_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[1])
);
defparam \SDATASELInt_RNI5EHEA2[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \SDATASELInt_RNIQ4BRJ1[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[27]),
	.D(g1_7),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[27])
);
defparam \SDATASELInt_RNIQ4BRJ1[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNIURCJV1[0]  (
	.A(N_567_0),
	.B(N_533_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[13])
);
defparam \SDATASELInt_RNIURCJV1[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \SDATASELInt_RNIRPDJV1[0]  (
	.A(N_568_0),
	.B(N_534_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[14])
);
defparam \SDATASELInt_RNIRPDJV1[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \SDATASELInt_RNI3EBRJ1[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[30]),
	.D(g1_4),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[30])
);
defparam \SDATASELInt_RNI3EBRJ1[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNIN1BRJ1[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[26]),
	.D(g1_3),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[26])
);
defparam \SDATASELInt_RNIN1BRJ1[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNI6HBRJ1[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31]),
	.D(g1_2),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31])
);
defparam \SDATASELInt_RNI6HBRJ1[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNI3PC412[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[24]),
	.D(g1_1),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[24])
);
defparam \SDATASELInt_RNI3PC412[0] .INIT=16'hA8A0;
// @25:258
  CFG4 \SDATASELInt_RNIOLCJV1[0]  (
	.A(N_566_0),
	.B(N_532_0),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[12])
);
defparam \SDATASELInt_RNIOLCJV1[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \SDATASELInt_RNI0BBRJ1[0]  (
	.A(MDATASEL_0),
	.B(HRDATA_sn_N_13),
	.C(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[29]),
	.D(g1),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[29])
);
defparam \SDATASELInt_RNI0BBRJ1[0] .INIT=16'hA8A0;
// @25:218
  CFG2 \SADDRSEL_0[10]  (
	.A(GATEDHTRANS_1z),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_0_Z[10])
);
defparam \SADDRSEL_0[10] .INIT=4'h2;
// @25:218
  CFG2 \SADDRSEL_0[4]  (
	.A(GATEDHTRANS_1z),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_0_Z[4])
);
defparam \SADDRSEL_0[4] .INIT=4'h8;
// @25:218
  CFG2 \SADDRSEL_1[14]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1[6])
);
defparam \SADDRSEL_1[14] .INIT=4'h8;
// @25:218
  CFG2 \SADDRSEL_2[1]  (
	.A(M0GATEDHADDR_0),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_2_Z[1])
);
defparam \SADDRSEL_2[1] .INIT=4'h1;
// @25:218
  CFG2 \SADDRSEL_1[5]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1_Z[5])
);
defparam \SADDRSEL_1[5] .INIT=4'h8;
// @25:218
  CFG2 \SADDRSEL_2[8]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_2_Z[8])
);
defparam \SADDRSEL_2[8] .INIT=4'h1;
// @25:258
  CFG2 un1_SDATASELInt_18 (
	.A(un1_SDATASELInt_17_i),
	.B(MDATASEL_0),
	.Y(un1_SDATASELInt_18_i)
);
defparam un1_SDATASELInt_18.INIT=4'hE;
// @25:187
  CFG3 \PREGATEDHADDR[24]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.C(regHADDR_Z[24]),
	.Y(M0GATEDHADDR[24])
);
defparam \PREGATEDHADDR[24] .INIT=8'hE4;
// @25:187
  CFG3 \PREGATEDHADDR[25]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.C(regHADDR_Z[25]),
	.Y(M0GATEDHADDR[25])
);
defparam \PREGATEDHADDR[25] .INIT=8'hE4;
// @25:187
  CFG3 \PREGATEDHADDR[26]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.C(regHADDR_Z[26]),
	.Y(M0GATEDHADDR[26])
);
defparam \PREGATEDHADDR[26] .INIT=8'hE4;
// @25:187
  CFG3 \PREGATEDHADDR[27]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.C(regHADDR_Z[27]),
	.Y(M0GATEDHADDR_0)
);
defparam \PREGATEDHADDR[27] .INIT=8'hE4;
// @25:187
  CFG3 GATEDHTRANS (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.C(regHTRANS_Z),
	.Y(GATEDHTRANS_1z)
);
defparam GATEDHTRANS.INIT=8'hE4;
// @25:9
  CFG4 un1_SDATASELInt_17_10 (
	.A(SDATASELInt_Z[14]),
	.B(SDATASELInt_Z[10]),
	.C(SDATASELInt_Z[6]),
	.D(SDATASELInt_Z[4]),
	.Y(un1_SDATASELInt_17_10_Z)
);
defparam un1_SDATASELInt_17_10.INIT=16'h0001;
// @25:9
  CFG4 un1_SDATASELInt_17_9 (
	.A(SDATASELInt_Z[15]),
	.B(SDATASELInt_Z[8]),
	.C(SDATASELInt_Z[2]),
	.D(SDATASELInt_Z[1]),
	.Y(un1_SDATASELInt_17_9_Z)
);
defparam un1_SDATASELInt_17_9.INIT=16'h0001;
// @25:9
  CFG4 un1_SDATASELInt_17_8 (
	.A(SDATASELInt_Z[12]),
	.B(SDATASELInt_Z[11]),
	.C(SDATASELInt_Z[7]),
	.D(SDATASELInt_Z[5]),
	.Y(un1_SDATASELInt_17_8_Z)
);
defparam un1_SDATASELInt_17_8.INIT=16'h0001;
// @25:152
  CFG4 DEFSLAVEDATASEL_10 (
	.A(SDATASELInt_Z[6]),
	.B(SDATASELInt_Z[4]),
	.C(SDATASELInt_Z[3]),
	.D(SDATASELInt_Z[2]),
	.Y(DEFSLAVEDATASEL_10_Z)
);
defparam DEFSLAVEDATASEL_10.INIT=16'hFFFE;
// @25:152
  CFG4 DEFSLAVEDATASEL_9 (
	.A(SDATASELInt_Z[10]),
	.B(SDATASELInt_Z[8]),
	.C(SDATASELInt_Z[7]),
	.D(SDATASELInt_Z[5]),
	.Y(DEFSLAVEDATASEL_9_Z)
);
defparam DEFSLAVEDATASEL_9.INIT=16'hFFFE;
// @25:152
  CFG4 DEFSLAVEDATASEL_8 (
	.A(SDATASELInt_Z[14]),
	.B(SDATASELInt_Z[12]),
	.C(SDATASELInt_Z[11]),
	.D(SDATASELInt_Z[9]),
	.Y(DEFSLAVEDATASEL_8_Z)
);
defparam DEFSLAVEDATASEL_8.INIT=16'hFFFE;
// @25:564
  CFG4 masterAddrClockEnable6_1_0 (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(m0s0AddrSel),
	.D(SADDRSEL_2_Z[1]),
	.Y(masterAddrClockEnable6_1_0_Z)
);
defparam masterAddrClockEnable6_1_0.INIT=16'h1000;
// @25:9
  CFG4 un1_SDATASELInt_17_11 (
	.A(SDATASELInt_Z[3]),
	.B(MDATASEL_0),
	.C(SDATASELInt_Z[13]),
	.D(SDATASELInt_Z[9]),
	.Y(un1_SDATASELInt_17_11_Z)
);
defparam un1_SDATASELInt_17_11.INIT=16'h0001;
// @25:152
  CFG4 DEFSLAVEDATASEL_11 (
	.A(SDATASELInt_Z[15]),
	.B(SDATASELInt_Z[13]),
	.C(SDATASELInt_Z[1]),
	.D(DEFSLAVEDATASEL_8_Z),
	.Y(DEFSLAVEDATASEL_11_Z)
);
defparam DEFSLAVEDATASEL_11.INIT=16'hFFFE;
// @25:218
  CFG4 \SADDRSEL[10]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[10]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[10])
);
defparam \SADDRSEL[10] .INIT=16'h4000;
// @25:218
  CFG4 \SADDRSEL[11]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[10]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[11])
);
defparam \SADDRSEL[11] .INIT=16'h8000;
// @25:218
  CFG4 \SADDRSEL[7]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[7])
);
defparam \SADDRSEL[7] .INIT=16'h0080;
// @25:218
  CFG4 \SADDRSEL[4]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[4])
);
defparam \SADDRSEL[4] .INIT=16'h0004;
// @25:218
  CFG4 \SADDRSEL[15]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[15])
);
defparam \SADDRSEL[15] .INIT=16'h8000;
// @25:218
  CFG4 \SADDRSEL[12]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[12])
);
defparam \SADDRSEL[12] .INIT=16'h0400;
// @25:218
  CFG4 \SADDRSEL[0]  (
	.A(M0GATEDHADDR[25]),
	.B(GATEDHTRANS_1z),
	.C(SADDRSEL_2_Z[1]),
	.D(M0GATEDHADDR[24]),
	.Y(m0s0AddrSel)
);
defparam \SADDRSEL[0] .INIT=16'h0040;
// @25:9
  CFG4 un1_SDATASELInt_17 (
	.A(un1_SDATASELInt_17_8_Z),
	.B(un1_SDATASELInt_17_11_Z),
	.C(un1_SDATASELInt_17_10_Z),
	.D(un1_SDATASELInt_17_9_Z),
	.Y(un1_SDATASELInt_17_i)
);
defparam un1_SDATASELInt_17.INIT=16'h8000;
// @25:258
  CFG4 \HRDATA_3[21]  (
	.A(N_575),
	.B(N_541),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[21])
);
defparam \HRDATA_3[21] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[16]  (
	.A(N_570),
	.B(N_536),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[16])
);
defparam \HRDATA_3[16] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[22]  (
	.A(N_576),
	.B(N_542),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[22])
);
defparam \HRDATA_3[22] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[17]  (
	.A(N_571),
	.B(N_537),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[17])
);
defparam \HRDATA_3[17] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[18]  (
	.A(N_572),
	.B(N_538),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[18])
);
defparam \HRDATA_3[18] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[19]  (
	.A(N_573),
	.B(N_539),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[19])
);
defparam \HRDATA_3[19] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[20]  (
	.A(N_574),
	.B(N_540),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[20])
);
defparam \HRDATA_3[20] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[23]  (
	.A(N_577),
	.B(N_543),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[23])
);
defparam \HRDATA_3[23] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[9]  (
	.A(N_529),
	.B(N_563),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[9])
);
defparam \HRDATA_3[9] .INIT=16'hA0C0;
// @25:258
  CFG4 \HRDATA_3[4]  (
	.A(N_558),
	.B(N_524),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[4])
);
defparam \HRDATA_3[4] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[0]  (
	.A(N_554),
	.B(N_520),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[0])
);
defparam \HRDATA_3[0] .INIT=16'hC0A0;
// @25:258
  CFG4 \HRDATA_3[3]  (
	.A(N_523),
	.B(N_557),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[3])
);
defparam \HRDATA_3[3] .INIT=16'hA0C0;
// @25:258
  CFG4 \HRDATA_3[5]  (
	.A(N_525),
	.B(N_559),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[5])
);
defparam \HRDATA_3[5] .INIT=16'hA0C0;
// @25:258
  CFG4 \HRDATA_3[6]  (
	.A(N_526),
	.B(N_560),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[6])
);
defparam \HRDATA_3[6] .INIT=16'hA0C0;
// @25:258
  CFG4 \HRDATA_3[10]  (
	.A(N_564),
	.B(N_530),
	.C(MDATASEL_0),
	.D(HRDATA_sn_N_13),
	.Y(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[10])
);
defparam \HRDATA_3[10] .INIT=16'hC0A0;
// @25:564
  CFG4 masterAddrClockEnable6_0 (
	.A(defSlaveSMNextState),
	.B(s0m0DataReady),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.D(un1_SDATASELInt_18_i),
	.Y(masterAddrClockEnable6_0_Z)
);
defparam masterAddrClockEnable6_0.INIT=16'hC040;
// @25:561
  CFG4 masterAddrClockEnable (
	.A(masterRegAddrSel_1z),
	.B(masterAddrClockEnable6_0_Z),
	.C(masterAddrClockEnable6_1_0_Z),
	.D(ACRegEn),
	.Y(masterAddrClockEnable_Z)
);
defparam masterAddrClockEnable.INIT=16'h0040;
// @25:561
  CFG4 d_masterRegAddrSel (
	.A(masterRegAddrSel_1z),
	.B(masterAddrClockEnable6_0_Z),
	.C(masterAddrClockEnable6_1_0_Z),
	.D(ACRegEn),
	.Y(d_masterRegAddrSel_Z)
);
defparam d_masterRegAddrSel.INIT=16'h00E0;
// @25:639
  COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 default_slave_sm (
	.MDATASEL_0(MDATASEL_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.PREVDATASLAVEREADY_20_iv_i(PREVDATASLAVEREADY_20_iv_i),
	.popfeedthru_unused(popfeedthru_unused),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.s0m0DataReady(s0m0DataReady),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.DEFSLAVEDATASEL_9(DEFSLAVEDATASEL_9_Z),
	.DEFSLAVEDATASEL_11(DEFSLAVEDATASEL_11_Z),
	.DEFSLAVEDATASEL_10(DEFSLAVEDATASEL_10_Z),
	.defSlaveSMNextState_1z(defSlaveSMNextState),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 */

module COREAHBLITE_SLAVEARBITER_Z4_0 (
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0,
  regHSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR,
  regHADDR,
  masterAddrInProg_0,
  HaddrReg_8,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_3,
  HaddrReg_2,
  HaddrReg_0,
  N_72_i,
  N_71,
  N_77_i,
  N_76,
  N_57_i,
  N_56_1,
  N_56_2,
  N_68_i,
  N_60_1,
  N_60_2,
  N_65_i,
  N_64_1,
  N_64_2,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  regHWRITE,
  masterRegAddrSel,
  ACRegEn,
  popfeedthru_unused,
  N_128_i,
  N_43_2,
  N_38_0_i,
  N_37_0_2,
  N_33_0_i,
  N_127_2,
  N_28_0_i,
  N_124_2,
  N_122_i,
  N_22_0_2,
  MEMADDR_sn_N_9_mux,
  N_16_0_i,
  SelHaddrReg,
  iFLASHCSN,
  N_15_0_2,
  m0s0AddrSel,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int
)
;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0 ;
input regHSIZE_0 ;
output [12:2] teste_sb_0_AMBA_SLAVE_0_HADDR ;
input [12:2] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR ;
input [12:2] regHADDR ;
output masterAddrInProg_0 ;
input HaddrReg_8 ;
input HaddrReg_5 ;
input HaddrReg_4 ;
input HaddrReg_3 ;
input HaddrReg_2 ;
input HaddrReg_0 ;
output N_72_i ;
input N_71 ;
output N_77_i ;
input N_76 ;
output N_57_i ;
input N_56_1 ;
input N_56_2 ;
output N_68_i ;
input N_60_1 ;
input N_60_2 ;
output N_65_i ;
input N_64_1 ;
input N_64_2 ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
input regHWRITE ;
input masterRegAddrSel ;
output ACRegEn ;
input popfeedthru_unused ;
output N_128_i ;
input N_43_2 ;
output N_38_0_i ;
input N_37_0_2 ;
output N_33_0_i ;
input N_127_2 ;
output N_28_0_i ;
input N_124_2 ;
output N_122_i ;
input N_22_0_2 ;
input MEMADDR_sn_N_9_mux ;
output N_16_0_i ;
input SelHaddrReg ;
input iFLASHCSN ;
input N_15_0_2 ;
input m0s0AddrSel ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0 ;
wire regHSIZE_0 ;
wire masterAddrInProg_0 ;
wire HaddrReg_8 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire HaddrReg_0 ;
wire N_72_i ;
wire N_71 ;
wire N_77_i ;
wire N_76 ;
wire N_57_i ;
wire N_56_1 ;
wire N_56_2 ;
wire N_68_i ;
wire N_60_1 ;
wire N_60_2 ;
wire N_65_i ;
wire N_64_1 ;
wire N_64_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire regHWRITE ;
wire masterRegAddrSel ;
wire ACRegEn ;
wire popfeedthru_unused ;
wire N_128_i ;
wire N_43_2 ;
wire N_38_0_i ;
wire N_37_0_2 ;
wire N_33_0_i ;
wire N_127_2 ;
wire N_28_0_i ;
wire N_124_2 ;
wire N_122_i ;
wire N_22_0_2 ;
wire MEMADDR_sn_N_9_mux ;
wire N_16_0_i ;
wire SelHaddrReg ;
wire iFLASHCSN ;
wire N_15_0_2 ;
wire m0s0AddrSel ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire [13:0] arbRegSMCurrentState_Z;
wire GND ;
wire VCC ;
wire N_90_i ;
wire N_88_i ;
wire N_16_0_i_1 ;
wire N_122_i_1 ;
wire N_28_0_i_1 ;
wire N_33_0_i_1 ;
wire N_38_0_i_1 ;
wire N_128_i_1 ;
wire N_142 ;
wire N_332 ;
wire N_237 ;
wire N_236 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
// @21:449
  SLE \arbRegSMCurrentState[13]  (
	.Q(arbRegSMCurrentState_Z[13]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(m0s0AddrSel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:449
  SLE \arbRegSMCurrentState[1]  (
	.Q(arbRegSMCurrentState_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_90_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:449
  SLE \arbRegSMCurrentState[0]  (
	.Q(arbRegSMCurrentState_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_88_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 \arbRegSMCurrentState_RNID2OET2[13]  (
	.A(N_16_0_i_1),
	.B(N_15_0_2),
	.C(iFLASHCSN),
	.D(SelHaddrReg),
	.Y(N_16_0_i)
);
defparam \arbRegSMCurrentState_RNID2OET2[13] .INIT=16'h3155;
  CFG4 \arbRegSMCurrentState_RNI9I3U42[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[12]),
	.B(SelHaddrReg),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg_8),
	.Y(N_16_0_i_1)
);
defparam \arbRegSMCurrentState_RNI9I3U42[13] .INIT=16'h01FD;
  CFG4 \arbRegSMCurrentState_RNI5HRAF2[13]  (
	.A(N_122_i_1),
	.B(N_22_0_2),
	.C(iFLASHCSN),
	.D(SelHaddrReg),
	.Y(N_122_i)
);
defparam \arbRegSMCurrentState_RNI5HRAF2[13] .INIT=16'h3155;
  CFG4 \arbRegSMCurrentState_RNIL1UAT1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[9]),
	.B(SelHaddrReg),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg_5),
	.Y(N_122_i_1)
);
defparam \arbRegSMCurrentState_RNIL1UAT1[13] .INIT=16'h01FD;
  CFG4 \arbRegSMCurrentState_RNI1DRAF2[13]  (
	.A(N_28_0_i_1),
	.B(N_124_2),
	.C(iFLASHCSN),
	.D(SelHaddrReg),
	.Y(N_28_0_i)
);
defparam \arbRegSMCurrentState_RNI1DRAF2[13] .INIT=16'h3155;
  CFG4 \arbRegSMCurrentState_RNIJVTAT1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[8]),
	.B(SelHaddrReg),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg_4),
	.Y(N_28_0_i_1)
);
defparam \arbRegSMCurrentState_RNIJVTAT1[13] .INIT=16'h01FD;
  CFG4 \arbRegSMCurrentState_RNIT8RAF2[13]  (
	.A(N_33_0_i_1),
	.B(N_127_2),
	.C(iFLASHCSN),
	.D(SelHaddrReg),
	.Y(N_33_0_i)
);
defparam \arbRegSMCurrentState_RNIT8RAF2[13] .INIT=16'h3155;
  CFG4 \arbRegSMCurrentState_RNIHTTAT1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[7]),
	.B(SelHaddrReg),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg_3),
	.Y(N_33_0_i_1)
);
defparam \arbRegSMCurrentState_RNIHTTAT1[13] .INIT=16'h01FD;
  CFG4 \arbRegSMCurrentState_RNIP4RAF2[13]  (
	.A(N_38_0_i_1),
	.B(N_37_0_2),
	.C(iFLASHCSN),
	.D(SelHaddrReg),
	.Y(N_38_0_i)
);
defparam \arbRegSMCurrentState_RNIP4RAF2[13] .INIT=16'h3155;
  CFG4 \arbRegSMCurrentState_RNIFRTAT1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[6]),
	.B(SelHaddrReg),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg_2),
	.Y(N_38_0_i_1)
);
defparam \arbRegSMCurrentState_RNIFRTAT1[13] .INIT=16'h01FD;
  CFG4 \arbRegSMCurrentState_RNIHSQAF2[13]  (
	.A(N_128_i_1),
	.B(N_43_2),
	.C(iFLASHCSN),
	.D(SelHaddrReg),
	.Y(N_128_i)
);
defparam \arbRegSMCurrentState_RNIHSQAF2[13] .INIT=16'h3155;
  CFG4 \arbRegSMCurrentState_RNIBNTAT1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[4]),
	.B(SelHaddrReg),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg_0),
	.Y(N_128_i_1)
);
defparam \arbRegSMCurrentState_RNIBNTAT1[13] .INIT=16'h01FD;
// @22:216
  CFG2 \arbRegSMCurrentState_RNIAJHSQ[13]  (
	.A(masterAddrInProg_0),
	.B(popfeedthru_unused),
	.Y(ACRegEn)
);
defparam \arbRegSMCurrentState_RNIAJHSQ[13] .INIT=4'h8;
  CFG4 \arbRegSMCurrentState_RNIR3NC01[13]  (
	.A(regHADDR[4]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[4])
);
defparam \arbRegSMCurrentState_RNIR3NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIT5NC01[13]  (
	.A(regHADDR[6]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[6])
);
defparam \arbRegSMCurrentState_RNIT5NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIU6NC01[13]  (
	.A(regHADDR[7]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[7])
);
defparam \arbRegSMCurrentState_RNIU6NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIV7NC01[13]  (
	.A(regHADDR[8]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[8])
);
defparam \arbRegSMCurrentState_RNIV7NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNI09NC01[13]  (
	.A(regHADDR[9]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[9])
);
defparam \arbRegSMCurrentState_RNI09NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIA9HN41[13]  (
	.A(regHADDR[12]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[12])
);
defparam \arbRegSMCurrentState_RNIA9HN41[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIQ2NC01[13]  (
	.A(regHADDR[3]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[3])
);
defparam \arbRegSMCurrentState_RNIQ2NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNI87HN41[13]  (
	.A(regHADDR[10]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[10])
);
defparam \arbRegSMCurrentState_RNI87HN41[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNI98HN41[13]  (
	.A(regHADDR[11]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[11])
);
defparam \arbRegSMCurrentState_RNI98HN41[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIS4NC01[13]  (
	.A(regHADDR[5]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[5])
);
defparam \arbRegSMCurrentState_RNIS4NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIVHC801[13]  (
	.A(regHWRITE),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWRITE)
);
defparam \arbRegSMCurrentState_RNIVHC801[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNIP1NC01[13]  (
	.A(regHADDR[2]),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[2])
);
defparam \arbRegSMCurrentState_RNIP1NC01[13] .INIT=16'hB800;
  CFG4 \arbRegSMCurrentState_RNINMPU41[13]  (
	.A(regHSIZE_0),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HSIZE_0)
);
defparam \arbRegSMCurrentState_RNINMPU41[13] .INIT=16'hB800;
// @21:449
  CFG4 \arbRegSMCurrentState_ns_i_a2[0]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(arbRegSMCurrentState_Z[0]),
	.C(arbRegSMCurrentState_Z[1]),
	.D(m0s0AddrSel),
	.Y(N_142)
);
defparam \arbRegSMCurrentState_ns_i_a2[0] .INIT=16'h0133;
// @22:216
  CFG4 \arbRegSMCurrentState_RNICVHJN[13]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(arbRegSMCurrentState_Z[0]),
	.C(arbRegSMCurrentState_Z[1]),
	.D(m0s0AddrSel),
	.Y(masterAddrInProg_0)
);
defparam \arbRegSMCurrentState_RNICVHJN[13] .INIT=16'hFECC;
// @21:449
  CFG2 \arbRegSMCurrentState_RNO[0]  (
	.A(N_142),
	.B(popfeedthru_unused),
	.Y(N_88_i)
);
defparam \arbRegSMCurrentState_RNO[0] .INIT=4'h1;
// @21:449
  CFG4 \arbRegSMCurrentState_RNO[1]  (
	.A(m0s0AddrSel),
	.B(N_142),
	.C(arbRegSMCurrentState_Z[1]),
	.D(popfeedthru_unused),
	.Y(N_90_i)
);
defparam \arbRegSMCurrentState_RNO[1] .INIT=16'hF350;
  CFG4 \arbRegSMCurrentState_RNI8RSFK1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[5]),
	.B(N_64_2),
	.C(N_64_1),
	.D(SelHaddrReg),
	.Y(N_65_i)
);
defparam \arbRegSMCurrentState_RNI8RSFK1[13] .INIT=16'h03AA;
  CFG4 \arbRegSMCurrentState_RNIAQ23S1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[10]),
	.B(N_60_2),
	.C(N_60_1),
	.D(SelHaddrReg),
	.Y(N_68_i)
);
defparam \arbRegSMCurrentState_RNIAQ23S1[13] .INIT=16'h03AA;
  CFG4 \arbRegSMCurrentState_RNILBEBV1[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[11]),
	.B(N_56_2),
	.C(N_56_1),
	.D(SelHaddrReg),
	.Y(N_57_i)
);
defparam \arbRegSMCurrentState_RNILBEBV1[13] .INIT=16'h03AA;
  CFG3 \arbRegSMCurrentState_RNILK54O2[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[2]),
	.B(N_76),
	.C(SelHaddrReg),
	.Y(N_77_i)
);
defparam \arbRegSMCurrentState_RNILK54O2[13] .INIT=8'h3A;
  CFG3 \arbRegSMCurrentState_RNIS3N1A2[13]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[3]),
	.B(N_71),
	.C(SelHaddrReg),
	.Y(N_72_i)
);
defparam \arbRegSMCurrentState_RNIS3N1A2[13] .INIT=8'h3A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVEARBITER_Z4_0 */

module COREAHBLITE_SLAVESTAGE_0s_0_0_1 (
  regHADDR,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR,
  teste_sb_0_AMBA_SLAVE_0_HADDR_25,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_3,
  teste_sb_0_AMBA_SLAVE_0_HADDR_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_5,
  teste_sb_0_AMBA_SLAVE_0_HADDR_6,
  teste_sb_0_AMBA_SLAVE_0_HADDR_7,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  regHSIZE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  trans_split_count_3,
  SRAMCSN_c_0,
  HsizeReg,
  HaddrReg_1,
  HaddrReg_0,
  HaddrReg_27,
  HaddrReg_3,
  HaddrReg_2,
  HaddrReg_11,
  HaddrReg_10,
  HaddrReg_9,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_8,
  HaddrReg_6,
  HaddrReg_12,
  HaddrReg_7,
  MDATASEL_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_10,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_2,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_15,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_18,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_23,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_26,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_31,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_16,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  M0GATEDHADDR_0,
  HsizeReg_fast_0,
  trans_split_count,
  masterAddrInProg_0,
  masterDataInProg_0,
  m0s0AddrSel,
  N_16_0_i,
  N_122_i,
  N_28_0_i,
  N_33_0_i,
  N_38_0_i,
  N_128_i,
  ACRegEn,
  regHWRITE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  N_65_i,
  N_68_i,
  N_57_i,
  N_77_i,
  N_72_i,
  un1_HTRANS_0_1z,
  defSlaveSMNextState,
  un1_SDATASELInt_18_i,
  N_112_mux_i_1z,
  trans_split_reset_18_iv,
  trans_split_en,
  N_111_mux_i_1z,
  N_31_0_i_1z,
  un1_MEMDATAOut_1_sqmuxa_i,
  HRDATA_sn_N_13,
  N_136_i_1z,
  N_135_i_1z,
  N_134_i_1z,
  HoldHreadyLow21,
  MEMDATAOut_0_sqmuxa_2,
  s0m0DataReady,
  SelHaddrReg,
  HRDATA_sn_N_7,
  iFLASHCSN,
  HoldHreadyLow12,
  N_136_i_fast_1z,
  masterRegAddrSel,
  un1_MEMDATAOut_0_sqmuxa_i,
  N_334_i,
  popfeedthru_unused,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int
)
;
input [12:0] regHADDR ;
input [12:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
input [1:0] regHSIZE ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output [1:0] trans_split_count_3 ;
input SRAMCSN_c_0 ;
input [1:0] HsizeReg ;
input HaddrReg_1 ;
input HaddrReg_0 ;
input HaddrReg_27 ;
input HaddrReg_3 ;
input HaddrReg_2 ;
input HaddrReg_11 ;
input HaddrReg_10 ;
input HaddrReg_9 ;
input HaddrReg_5 ;
input HaddrReg_4 ;
input HaddrReg_8 ;
input HaddrReg_6 ;
input HaddrReg_12 ;
input HaddrReg_7 ;
input MDATASEL_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
input M0GATEDHADDR_0 ;
input HsizeReg_fast_0 ;
input [1:0] trans_split_count ;
output masterAddrInProg_0 ;
output masterDataInProg_0 ;
input m0s0AddrSel ;
output N_16_0_i ;
output N_122_i ;
output N_28_0_i ;
output N_33_0_i ;
output N_38_0_i ;
output N_128_i ;
output ACRegEn ;
input regHWRITE ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output N_65_i ;
output N_68_i ;
output N_57_i ;
output N_77_i ;
output N_72_i ;
output un1_HTRANS_0_1z ;
input defSlaveSMNextState ;
input un1_SDATASELInt_18_i ;
output N_112_mux_i_1z ;
input trans_split_reset_18_iv ;
input trans_split_en ;
output N_111_mux_i_1z ;
output N_31_0_i_1z ;
output un1_MEMDATAOut_1_sqmuxa_i ;
output HRDATA_sn_N_13 ;
output N_136_i_1z ;
output N_135_i_1z ;
output N_134_i_1z ;
output HoldHreadyLow21 ;
output MEMDATAOut_0_sqmuxa_2 ;
output s0m0DataReady ;
input SelHaddrReg ;
output HRDATA_sn_N_7 ;
input iFLASHCSN ;
output HoldHreadyLow12 ;
output N_136_i_fast_1z ;
input masterRegAddrSel ;
output un1_MEMDATAOut_0_sqmuxa_i ;
input N_334_i ;
input popfeedthru_unused ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire SRAMCSN_c_0 ;
wire HaddrReg_1 ;
wire HaddrReg_0 ;
wire HaddrReg_27 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire HaddrReg_11 ;
wire HaddrReg_10 ;
wire HaddrReg_9 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_8 ;
wire HaddrReg_6 ;
wire HaddrReg_12 ;
wire HaddrReg_7 ;
wire MDATASEL_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire M0GATEDHADDR_0 ;
wire HsizeReg_fast_0 ;
wire masterAddrInProg_0 ;
wire masterDataInProg_0 ;
wire m0s0AddrSel ;
wire N_16_0_i ;
wire N_122_i ;
wire N_28_0_i ;
wire N_33_0_i ;
wire N_38_0_i ;
wire N_128_i ;
wire ACRegEn ;
wire regHWRITE ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire N_65_i ;
wire N_68_i ;
wire N_57_i ;
wire N_77_i ;
wire N_72_i ;
wire un1_HTRANS_0_1z ;
wire defSlaveSMNextState ;
wire un1_SDATASELInt_18_i ;
wire N_112_mux_i_1z ;
wire trans_split_reset_18_iv ;
wire trans_split_en ;
wire N_111_mux_i_1z ;
wire N_31_0_i_1z ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire HRDATA_sn_N_13 ;
wire N_136_i_1z ;
wire N_135_i_1z ;
wire N_134_i_1z ;
wire HoldHreadyLow21 ;
wire MEMDATAOut_0_sqmuxa_2 ;
wire s0m0DataReady ;
wire SelHaddrReg ;
wire HRDATA_sn_N_7 ;
wire iFLASHCSN ;
wire HoldHreadyLow12 ;
wire N_136_i_fast_1z ;
wire masterRegAddrSel ;
wire un1_MEMDATAOut_0_sqmuxa_i ;
wire N_334_i ;
wire popfeedthru_unused ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire VCC ;
wire GND ;
wire SRAMBYTEN28 ;
wire m27_rn_1 ;
wire N_24_0 ;
wire N_29_0 ;
wire N_70 ;
wire N_74 ;
wire MEMADDR_sn_N_9_mux ;
wire N_108_mux ;
wire N_56_2 ;
wire N_56_1 ;
wire N_64_2 ;
wire N_64_1 ;
wire N_60_2 ;
wire N_60_1 ;
wire N_37_0_2 ;
wire N_15_0_2 ;
wire N_124_2 ;
wire N_43_2 ;
wire N_22_0_2 ;
wire N_127_2 ;
wire N_73 ;
wire N_75 ;
wire N_76 ;
wire N_69 ;
wire i16_mux_0 ;
wire N_71 ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
// @22:79
  SLE \masterDataInProg[0]  (
	.Q(masterDataInProg_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(masterAddrInProg_0),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 m27_rn (
	.A(HaddrReg_1),
	.B(trans_split_count[0]),
	.C(SRAMBYTEN28),
	.D(trans_split_count[1]),
	.Y(m27_rn_1)
);
defparam m27_rn.INIT=16'h1033;
  CFG3 m27_mb (
	.A(m27_rn_1),
	.B(N_24_0),
	.C(N_334_i),
	.Y(un1_MEMDATAOut_0_sqmuxa_i)
);
defparam m27_mb.INIT=8'hAC;
// @5:403
  CFG3 N_136_i_fast (
	.A(masterRegAddrSel),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.C(regHSIZE[1]),
	.Y(N_136_i_fast_1z)
);
defparam N_136_i_fast.INIT=8'hE4;
  CFG2 m28 (
	.A(HaddrReg_0),
	.B(SRAMBYTEN28),
	.Y(N_29_0)
);
defparam m28.INIT=4'h1;
  CFG2 m24 (
	.A(SRAMBYTEN28),
	.B(trans_split_count[0]),
	.Y(HoldHreadyLow12)
);
defparam m24.INIT=4'h2;
  CFG2 m34 (
	.A(HsizeReg[0]),
	.B(HsizeReg_fast_0),
	.Y(SRAMBYTEN28)
);
defparam m34.INIT=4'h2;
// @22:101
  CFG2 \HADDR[27]  (
	.A(masterAddrInProg_0),
	.B(M0GATEDHADDR_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_25)
);
defparam \HADDR[27] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[10]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_10)
);
defparam \HWDATA[10] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[2]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_2)
);
defparam \HWDATA[2] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[7]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_7)
);
defparam \HWDATA[7] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[15]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_15)
);
defparam \HWDATA[15] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[18]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_18)
);
defparam \HWDATA[18] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[23]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_23)
);
defparam \HWDATA[23] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[26]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_26)
);
defparam \HWDATA[26] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[31]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_31)
);
defparam \HWDATA[31] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[24]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_24)
);
defparam \HWDATA[24] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[16]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_16)
);
defparam \HWDATA[16] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[0]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_0)
);
defparam \HWDATA[0] .INIT=4'h8;
// @22:159
  CFG2 \HWDATA[8]  (
	.A(masterDataInProg_0),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_8)
);
defparam \HWDATA[8] .INIT=4'h8;
// @5:2610
  CFG3 m77 (
	.A(HaddrReg_0),
	.B(iFLASHCSN),
	.C(HsizeReg[0]),
	.Y(HRDATA_sn_N_7)
);
defparam m77.INIT=8'h47;
  CFG3 m69 (
	.A(HaddrReg_27),
	.B(HaddrReg_3),
	.C(HaddrReg_2),
	.Y(N_70)
);
defparam m69.INIT=8'h27;
  CFG3 m73 (
	.A(trans_split_count[0]),
	.B(N_334_i),
	.C(HaddrReg_1),
	.Y(N_74)
);
defparam m73.INIT=8'h47;
  CFG3 m7 (
	.A(SelHaddrReg),
	.B(SRAMBYTEN28),
	.C(N_334_i),
	.Y(MEMADDR_sn_N_9_mux)
);
defparam m7.INIT=8'h20;
// @22:256
  CFG3 \MDATAREADY_1_iv[0]  (
	.A(MDATASEL_0),
	.B(popfeedthru_unused),
	.C(masterDataInProg_0),
	.Y(s0m0DataReady)
);
defparam \MDATAREADY_1_iv[0] .INIT=8'hD5;
  CFG3 m36 (
	.A(SRAMBYTEN28),
	.B(HsizeReg[0]),
	.C(HaddrReg_0),
	.Y(N_108_mux)
);
defparam m36.INIT=8'h45;
  CFG4 m23 (
	.A(trans_split_count[0]),
	.B(SRAMBYTEN28),
	.C(HaddrReg_1),
	.D(HaddrReg_0),
	.Y(N_24_0)
);
defparam m23.INIT=16'h0407;
  CFG4 m88 (
	.A(trans_split_count[0]),
	.B(N_334_i),
	.C(HaddrReg_27),
	.D(HaddrReg_1),
	.Y(MEMDATAOut_0_sqmuxa_2)
);
defparam m88.INIT=16'h0B08;
  CFG3 m90 (
	.A(trans_split_count[1]),
	.B(trans_split_count[0]),
	.C(N_334_i),
	.Y(HoldHreadyLow21)
);
defparam m90.INIT=8'h70;
// @5:403
  CFG3 N_134_i (
	.A(masterRegAddrSel),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.C(regHADDR[1]),
	.Y(N_134_i_1z)
);
defparam N_134_i.INIT=8'hE4;
// @5:403
  CFG3 N_135_i (
	.A(masterRegAddrSel),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.C(regHADDR[0]),
	.Y(N_135_i_1z)
);
defparam N_135_i.INIT=8'hE4;
// @5:403
  CFG3 N_136_i (
	.A(masterRegAddrSel),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.C(regHSIZE[1]),
	.Y(N_136_i_1z)
);
defparam N_136_i.INIT=8'hE4;
  CFG4 m55_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_11),
	.D(HaddrReg_10),
	.Y(N_56_2)
);
defparam m55_2_0.INIT=16'h082A;
  CFG2 m55_1_0 (
	.A(HaddrReg_9),
	.B(iFLASHCSN),
	.Y(N_56_1)
);
defparam m55_1_0.INIT=4'h1;
  CFG4 m63_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_5),
	.D(HaddrReg_4),
	.Y(N_64_2)
);
defparam m63_2_0.INIT=16'h082A;
  CFG2 m63_1_0 (
	.A(HaddrReg_3),
	.B(iFLASHCSN),
	.Y(N_64_1)
);
defparam m63_1_0.INIT=4'h1;
  CFG4 m59_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_10),
	.D(HaddrReg_9),
	.Y(N_60_2)
);
defparam m59_2_0.INIT=16'h082A;
  CFG2 m59_1_0 (
	.A(HaddrReg_8),
	.B(iFLASHCSN),
	.Y(N_60_1)
);
defparam m59_1_0.INIT=4'h1;
  CFG4 m36_0_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_6),
	.D(HaddrReg_5),
	.Y(N_37_0_2)
);
defparam m36_0_2_0.INIT=16'h082A;
  CFG4 m14_0_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_12),
	.D(HaddrReg_11),
	.Y(N_15_0_2)
);
defparam m14_0_2_0.INIT=16'h082A;
  CFG4 m26_0_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_8),
	.D(HaddrReg_7),
	.Y(N_124_2)
);
defparam m26_0_2_0.INIT=16'h082A;
  CFG4 m42_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_4),
	.D(HaddrReg_3),
	.Y(N_43_2)
);
defparam m42_2_0.INIT=16'h082A;
  CFG4 m21_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_9),
	.D(HaddrReg_8),
	.Y(N_22_0_2)
);
defparam m21_2_0.INIT=16'h082A;
  CFG4 m31_0_2_0 (
	.A(iFLASHCSN),
	.B(HaddrReg_27),
	.C(HaddrReg_7),
	.D(HaddrReg_6),
	.Y(N_127_2)
);
defparam m31_0_2_0.INIT=16'h082A;
  CFG4 m72 (
	.A(trans_split_count[0]),
	.B(SRAMBYTEN28),
	.C(N_334_i),
	.D(HaddrReg_0),
	.Y(N_73)
);
defparam m72.INIT=16'h5457;
  CFG3 m74 (
	.A(N_74),
	.B(HaddrReg_27),
	.C(HaddrReg_2),
	.Y(N_75)
);
defparam m74.INIT=8'h2E;
  CFG4 m82 (
	.A(HaddrReg_1),
	.B(HsizeReg[1]),
	.C(iFLASHCSN),
	.D(HsizeReg[0]),
	.Y(HRDATA_sn_N_13)
);
defparam m82.INIT=16'h023F;
  CFG4 m20 (
	.A(trans_split_count[1]),
	.B(SRAMBYTEN28),
	.C(N_334_i),
	.D(HaddrReg_1),
	.Y(un1_MEMDATAOut_1_sqmuxa_i)
);
defparam m20.INIT=16'h50DF;
  CFG3 m75 (
	.A(N_75),
	.B(N_73),
	.C(iFLASHCSN),
	.Y(N_76)
);
defparam m75.INIT=8'hAC;
// @5:711
  CFG4 N_31_0_i (
	.A(N_29_0),
	.B(trans_split_count[0]),
	.C(N_334_i),
	.D(HoldHreadyLow12),
	.Y(N_31_0_i_1z)
);
defparam N_31_0_i.INIT=16'hFF3A;
  CFG4 m67 (
	.A(trans_split_count[1]),
	.B(SRAMBYTEN28),
	.C(N_334_i),
	.D(HaddrReg_1),
	.Y(N_69)
);
defparam m67.INIT=16'h10DF;
  CFG4 m46 (
	.A(N_29_0),
	.B(SRAMBYTEN28),
	.C(HsizeReg[0]),
	.D(HaddrReg_27),
	.Y(i16_mux_0)
);
defparam m46.INIT=16'h30B1;
  CFG4 N_111_mux_i (
	.A(SRAMCSN_c_0),
	.B(N_108_mux),
	.C(N_334_i),
	.D(HaddrReg_27),
	.Y(N_111_mux_i_1z)
);
defparam N_111_mux_i.INIT=16'hAFAE;
  CFG3 m87 (
	.A(trans_split_en),
	.B(trans_split_reset_18_iv),
	.C(trans_split_count[0]),
	.Y(trans_split_count_3[0])
);
defparam m87.INIT=8'h12;
  CFG3 m70 (
	.A(N_70),
	.B(N_69),
	.C(iFLASHCSN),
	.Y(N_71)
);
defparam m70.INIT=8'hAC;
  CFG4 m85 (
	.A(trans_split_en),
	.B(trans_split_reset_18_iv),
	.C(trans_split_count[1]),
	.D(trans_split_count[0]),
	.Y(trans_split_count_3[1])
);
defparam m85.INIT=16'h1230;
  CFG3 N_112_mux_i (
	.A(i16_mux_0),
	.B(SRAMCSN_c_0),
	.C(N_334_i),
	.Y(N_112_mux_i_1z)
);
defparam N_112_mux_i.INIT=8'hCE;
// @22:155
  CFG3 un1_HTRANS_0 (
	.A(un1_SDATASELInt_18_i),
	.B(MDATASEL_0),
	.C(defSlaveSMNextState),
	.Y(un1_HTRANS_0_1z)
);
defparam un1_HTRANS_0.INIT=8'hEF;
// @22:87
  COREAHBLITE_SLAVEARBITER_Z4_0 slave_arbiter (
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]),
	.regHSIZE_0(regHSIZE[0]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR({teste_sb_0_AMBA_SLAVE_0_HADDR_10, teste_sb_0_AMBA_SLAVE_0_HADDR_9, teste_sb_0_AMBA_SLAVE_0_HADDR_8, teste_sb_0_AMBA_SLAVE_0_HADDR_7, teste_sb_0_AMBA_SLAVE_0_HADDR_6, teste_sb_0_AMBA_SLAVE_0_HADDR_5, teste_sb_0_AMBA_SLAVE_0_HADDR_4, teste_sb_0_AMBA_SLAVE_0_HADDR_3, teste_sb_0_AMBA_SLAVE_0_HADDR_2, teste_sb_0_AMBA_SLAVE_0_HADDR_1, teste_sb_0_AMBA_SLAVE_0_HADDR_0}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12:2]),
	.regHADDR(regHADDR[12:2]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.HaddrReg_8(HaddrReg_10),
	.HaddrReg_5(HaddrReg_7),
	.HaddrReg_4(HaddrReg_6),
	.HaddrReg_3(HaddrReg_5),
	.HaddrReg_2(HaddrReg_4),
	.HaddrReg_0(HaddrReg_2),
	.N_72_i(N_72_i),
	.N_71(N_71),
	.N_77_i(N_77_i),
	.N_76(N_76),
	.N_57_i(N_57_i),
	.N_56_1(N_56_1),
	.N_56_2(N_56_2),
	.N_68_i(N_68_i),
	.N_60_1(N_60_1),
	.N_60_2(N_60_2),
	.N_65_i(N_65_i),
	.N_64_1(N_64_1),
	.N_64_2(N_64_2),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.regHWRITE(regHWRITE),
	.masterRegAddrSel(masterRegAddrSel),
	.ACRegEn(ACRegEn),
	.popfeedthru_unused(popfeedthru_unused),
	.N_128_i(N_128_i),
	.N_43_2(N_43_2),
	.N_38_0_i(N_38_0_i),
	.N_37_0_2(N_37_0_2),
	.N_33_0_i(N_33_0_i),
	.N_127_2(N_127_2),
	.N_28_0_i(N_28_0_i),
	.N_124_2(N_124_2),
	.N_122_i(N_122_i),
	.N_22_0_2(N_22_0_2),
	.MEMADDR_sn_N_9_mux(MEMADDR_sn_N_9_mux),
	.N_16_0_i(N_16_0_i),
	.SelHaddrReg(SelHaddrReg),
	.iFLASHCSN(iFLASHCSN),
	.N_15_0_2(N_15_0_2),
	.m0s0AddrSel(m0s0AddrSel),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVESTAGE_0s_0_0_1 */

module COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s (
  masterDataInProg_0,
  masterAddrInProg_0,
  trans_split_count,
  HsizeReg_fast_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_10,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_2,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_15,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_18,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_23,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_26,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_31,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_16,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_8,
  HaddrReg_0,
  HaddrReg_1,
  HaddrReg_27,
  HaddrReg_3,
  HaddrReg_2,
  HaddrReg_11,
  HaddrReg_10,
  HaddrReg_9,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_8,
  HaddrReg_6,
  HaddrReg_12,
  HaddrReg_7,
  HsizeReg,
  SRAMCSN_c_0,
  trans_split_count_3,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_25,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_3,
  teste_sb_0_AMBA_SLAVE_0_HADDR_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_5,
  teste_sb_0_AMBA_SLAVE_0_HADDR_6,
  teste_sb_0_AMBA_SLAVE_0_HADDR_7,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  M0GATEDHADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  MEMDATAInReg_0,
  MEMDATAInReg_2,
  MEMDATA_in_6,
  MEMDATA_in_14,
  MEMDATA_in_0,
  MEMDATA_in_8,
  teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  N_334_i,
  un1_MEMDATAOut_0_sqmuxa_i,
  N_136_i_fast,
  HoldHreadyLow12,
  SelHaddrReg,
  MEMDATAOut_0_sqmuxa_2,
  HoldHreadyLow21,
  N_134_i,
  N_135_i,
  N_136_i,
  un1_MEMDATAOut_1_sqmuxa_i,
  N_31_0_i,
  N_111_mux_i,
  trans_split_en,
  trans_split_reset_18_iv,
  N_112_mux_i,
  un1_HTRANS_0,
  N_72_i,
  N_77_i,
  N_57_i,
  N_68_i,
  N_65_i,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  N_128_i,
  N_38_0_i,
  N_33_0_i,
  N_28_0_i,
  N_122_i,
  N_16_0_i,
  MSS_HPMS_READY_int,
  teste_sb_0_FIC_0_CLK,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  GATEDHTRANS,
  HRDATA_sn_N_4,
  HRDATA_sn_N_7,
  iFLASHCSN,
  N_561,
  HRDATA_sn_N_13,
  N_535_0,
  N_569_0,
  N_522_0,
  N_556_0,
  g1_11,
  N_562_0,
  N_528_0,
  N_565_0,
  N_531_0,
  g1_8,
  N_555_0,
  N_521_0,
  g1_7,
  N_567_0,
  N_533_0,
  N_568_0,
  N_534_0,
  g1_4,
  g1_3,
  g1_2,
  g1_1,
  N_566_0,
  N_532_0,
  g1,
  N_575,
  N_541,
  N_570,
  N_536,
  N_576,
  N_542,
  N_571,
  N_537,
  N_572,
  N_538,
  N_573,
  N_539,
  N_574,
  N_540,
  N_577,
  N_543,
  N_563,
  N_558,
  N_524,
  N_554,
  N_520,
  N_523,
  N_557,
  N_525,
  N_559,
  N_526,
  N_560,
  N_564,
  N_530,
  ACRegEn,
  popfeedthru_unused,
  HREADY_M_pre_20_iv_i
)
;
output masterDataInProg_0 ;
output masterAddrInProg_0 ;
input [1:0] trans_split_count ;
input HsizeReg_fast_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
input HaddrReg_0 ;
input HaddrReg_1 ;
input HaddrReg_27 ;
input HaddrReg_3 ;
input HaddrReg_2 ;
input HaddrReg_11 ;
input HaddrReg_10 ;
input HaddrReg_9 ;
input HaddrReg_5 ;
input HaddrReg_4 ;
input HaddrReg_8 ;
input HaddrReg_6 ;
input HaddrReg_12 ;
input HaddrReg_7 ;
input [1:0] HsizeReg ;
input SRAMCSN_c_0 ;
output [1:0] trans_split_count_3 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output M0GATEDHADDR_0 ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
input MEMDATAInReg_0 ;
input MEMDATAInReg_2 ;
input MEMDATA_in_6 ;
input MEMDATA_in_14 ;
input MEMDATA_in_0 ;
input MEMDATA_in_8 ;
input [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
input N_334_i ;
output un1_MEMDATAOut_0_sqmuxa_i ;
output N_136_i_fast ;
output HoldHreadyLow12 ;
input SelHaddrReg ;
output MEMDATAOut_0_sqmuxa_2 ;
output HoldHreadyLow21 ;
output N_134_i ;
output N_135_i ;
output N_136_i ;
output un1_MEMDATAOut_1_sqmuxa_i ;
output N_31_0_i ;
output N_111_mux_i ;
input trans_split_en ;
input trans_split_reset_18_iv ;
output N_112_mux_i ;
output un1_HTRANS_0 ;
output N_72_i ;
output N_77_i ;
output N_57_i ;
output N_68_i ;
output N_65_i ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output N_128_i ;
output N_38_0_i ;
output N_33_0_i ;
output N_28_0_i ;
output N_122_i ;
output N_16_0_i ;
input MSS_HPMS_READY_int ;
input teste_sb_0_FIC_0_CLK ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output GATEDHTRANS ;
input HRDATA_sn_N_4 ;
output HRDATA_sn_N_7 ;
input iFLASHCSN ;
input N_561 ;
output HRDATA_sn_N_13 ;
input N_535_0 ;
input N_569_0 ;
input N_522_0 ;
input N_556_0 ;
input g1_11 ;
input N_562_0 ;
input N_528_0 ;
input N_565_0 ;
input N_531_0 ;
input g1_8 ;
input N_555_0 ;
input N_521_0 ;
input g1_7 ;
input N_567_0 ;
input N_533_0 ;
input N_568_0 ;
input N_534_0 ;
input g1_4 ;
input g1_3 ;
input g1_2 ;
input g1_1 ;
input N_566_0 ;
input N_532_0 ;
input g1 ;
input N_575 ;
input N_541 ;
input N_570 ;
input N_536 ;
input N_576 ;
input N_542 ;
input N_571 ;
input N_537 ;
input N_572 ;
input N_538 ;
input N_573 ;
input N_539 ;
input N_574 ;
input N_540 ;
input N_577 ;
input N_543 ;
input N_563 ;
input N_558 ;
input N_524 ;
input N_554 ;
input N_520 ;
input N_523 ;
input N_557 ;
input N_525 ;
input N_559 ;
input N_526 ;
input N_560 ;
input N_564 ;
input N_530 ;
output ACRegEn ;
input popfeedthru_unused ;
output HREADY_M_pre_20_iv_i ;
wire masterDataInProg_0 ;
wire masterAddrInProg_0 ;
wire HsizeReg_fast_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
wire HaddrReg_0 ;
wire HaddrReg_1 ;
wire HaddrReg_27 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire HaddrReg_11 ;
wire HaddrReg_10 ;
wire HaddrReg_9 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_8 ;
wire HaddrReg_6 ;
wire HaddrReg_12 ;
wire HaddrReg_7 ;
wire SRAMCSN_c_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire M0GATEDHADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire MEMDATAInReg_0 ;
wire MEMDATAInReg_2 ;
wire MEMDATA_in_6 ;
wire MEMDATA_in_14 ;
wire MEMDATA_in_0 ;
wire MEMDATA_in_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire N_334_i ;
wire un1_MEMDATAOut_0_sqmuxa_i ;
wire N_136_i_fast ;
wire HoldHreadyLow12 ;
wire SelHaddrReg ;
wire MEMDATAOut_0_sqmuxa_2 ;
wire HoldHreadyLow21 ;
wire N_134_i ;
wire N_135_i ;
wire N_136_i ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire N_31_0_i ;
wire N_111_mux_i ;
wire trans_split_en ;
wire trans_split_reset_18_iv ;
wire N_112_mux_i ;
wire un1_HTRANS_0 ;
wire N_72_i ;
wire N_77_i ;
wire N_57_i ;
wire N_68_i ;
wire N_65_i ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire N_128_i ;
wire N_38_0_i ;
wire N_33_0_i ;
wire N_28_0_i ;
wire N_122_i ;
wire N_16_0_i ;
wire MSS_HPMS_READY_int ;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire GATEDHTRANS ;
wire HRDATA_sn_N_4 ;
wire HRDATA_sn_N_7 ;
wire iFLASHCSN ;
wire N_561 ;
wire HRDATA_sn_N_13 ;
wire N_535_0 ;
wire N_569_0 ;
wire N_522_0 ;
wire N_556_0 ;
wire g1_11 ;
wire N_562_0 ;
wire N_528_0 ;
wire N_565_0 ;
wire N_531_0 ;
wire g1_8 ;
wire N_555_0 ;
wire N_521_0 ;
wire g1_7 ;
wire N_567_0 ;
wire N_533_0 ;
wire N_568_0 ;
wire N_534_0 ;
wire g1_4 ;
wire g1_3 ;
wire g1_2 ;
wire g1_1 ;
wire N_566_0 ;
wire N_532_0 ;
wire g1 ;
wire N_575 ;
wire N_541 ;
wire N_570 ;
wire N_536 ;
wire N_576 ;
wire N_542 ;
wire N_571 ;
wire N_537 ;
wire N_572 ;
wire N_538 ;
wire N_573 ;
wire N_539 ;
wire N_574 ;
wire N_540 ;
wire N_577 ;
wire N_543 ;
wire N_563 ;
wire N_558 ;
wire N_524 ;
wire N_554 ;
wire N_520 ;
wire N_523 ;
wire N_557 ;
wire N_525 ;
wire N_559 ;
wire N_526 ;
wire N_560 ;
wire N_564 ;
wire N_530 ;
wire ACRegEn ;
wire popfeedthru_unused ;
wire HREADY_M_pre_20_iv_i ;
wire [0:0] MDATASEL;
wire [12:0] regHADDR;
wire [1:0] regHSIZE;
wire s0m0DataReady ;
wire defSlaveSMNextState ;
wire m0s0AddrSel ;
wire un1_SDATASELInt_18_i ;
wire regHWRITE ;
wire masterRegAddrSel ;
wire GND ;
wire VCC ;
// @26:2639
  COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 masterstage_0 (
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31:24]),
	.MEMDATA_in_6(MEMDATA_in_6),
	.MEMDATA_in_14(MEMDATA_in_14),
	.MEMDATA_in_0(MEMDATA_in_0),
	.MEMDATA_in_8(MEMDATA_in_8),
	.MEMDATAInReg_0(MEMDATAInReg_0),
	.MEMDATAInReg_2(MEMDATAInReg_2),
	.HaddrReg_0(HaddrReg_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.MDATASEL_0(MDATASEL[0]),
	.regHADDR(regHADDR[12:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.regHSIZE(regHSIZE[1:0]),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.popfeedthru_unused(popfeedthru_unused),
	.ACRegEn(ACRegEn),
	.s0m0DataReady(s0m0DataReady),
	.defSlaveSMNextState(defSlaveSMNextState),
	.N_530(N_530),
	.N_564(N_564),
	.N_560(N_560),
	.N_526(N_526),
	.N_559(N_559),
	.N_525(N_525),
	.N_557(N_557),
	.N_523(N_523),
	.N_520(N_520),
	.N_554(N_554),
	.N_524(N_524),
	.N_558(N_558),
	.N_563(N_563),
	.N_543(N_543),
	.N_577(N_577),
	.N_540(N_540),
	.N_574(N_574),
	.N_539(N_539),
	.N_573(N_573),
	.N_538(N_538),
	.N_572(N_572),
	.N_537(N_537),
	.N_571(N_571),
	.N_542(N_542),
	.N_576(N_576),
	.N_536(N_536),
	.N_570(N_570),
	.N_541(N_541),
	.N_575(N_575),
	.m0s0AddrSel(m0s0AddrSel),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.g1(g1),
	.N_532_0(N_532_0),
	.N_566_0(N_566_0),
	.g1_1(g1_1),
	.g1_2(g1_2),
	.g1_3(g1_3),
	.g1_4(g1_4),
	.N_534_0(N_534_0),
	.N_568_0(N_568_0),
	.N_533_0(N_533_0),
	.N_567_0(N_567_0),
	.g1_7(g1_7),
	.N_521_0(N_521_0),
	.N_555_0(N_555_0),
	.g1_8(g1_8),
	.N_531_0(N_531_0),
	.N_565_0(N_565_0),
	.N_528_0(N_528_0),
	.N_562_0(N_562_0),
	.g1_11(g1_11),
	.N_556_0(N_556_0),
	.N_522_0(N_522_0),
	.N_569_0(N_569_0),
	.N_535_0(N_535_0),
	.HRDATA_sn_N_13(HRDATA_sn_N_13),
	.N_561(N_561),
	.iFLASHCSN(iFLASHCSN),
	.HRDATA_sn_N_7(HRDATA_sn_N_7),
	.HRDATA_sn_N_4(HRDATA_sn_N_4),
	.GATEDHTRANS_1z(GATEDHTRANS),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.regHWRITE_1z(regHWRITE),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.masterRegAddrSel_1z(masterRegAddrSel)
);
// @26:2890
  COREAHBLITE_SLAVESTAGE_0s_0_0_1 slavestage_0 (
	.regHADDR(regHADDR[12:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR({teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0}),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_25(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_2(teste_sb_0_AMBA_SLAVE_0_HADDR_2),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_3(teste_sb_0_AMBA_SLAVE_0_HADDR_3),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_4(teste_sb_0_AMBA_SLAVE_0_HADDR_4),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_5(teste_sb_0_AMBA_SLAVE_0_HADDR_5),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_6(teste_sb_0_AMBA_SLAVE_0_HADDR_6),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_7(teste_sb_0_AMBA_SLAVE_0_HADDR_7),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.regHSIZE(regHSIZE[1:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.trans_split_count_3(trans_split_count_3[1:0]),
	.SRAMCSN_c_0(SRAMCSN_c_0),
	.HsizeReg(HsizeReg[1:0]),
	.HaddrReg_1(HaddrReg_1),
	.HaddrReg_0(HaddrReg_0),
	.HaddrReg_27(HaddrReg_27),
	.HaddrReg_3(HaddrReg_3),
	.HaddrReg_2(HaddrReg_2),
	.HaddrReg_11(HaddrReg_11),
	.HaddrReg_10(HaddrReg_10),
	.HaddrReg_9(HaddrReg_9),
	.HaddrReg_5(HaddrReg_5),
	.HaddrReg_4(HaddrReg_4),
	.HaddrReg_8(HaddrReg_8),
	.HaddrReg_6(HaddrReg_6),
	.HaddrReg_12(HaddrReg_12),
	.HaddrReg_7(HaddrReg_7),
	.MDATASEL_0(MDATASEL[0]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_10(teste_sb_0_AMBA_SLAVE_0_HWDATA_10),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_2(teste_sb_0_AMBA_SLAVE_0_HWDATA_2),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_7(teste_sb_0_AMBA_SLAVE_0_HWDATA_7),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_15(teste_sb_0_AMBA_SLAVE_0_HWDATA_15),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_18(teste_sb_0_AMBA_SLAVE_0_HWDATA_18),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_23(teste_sb_0_AMBA_SLAVE_0_HWDATA_23),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_26(teste_sb_0_AMBA_SLAVE_0_HWDATA_26),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_31(teste_sb_0_AMBA_SLAVE_0_HWDATA_31),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_24(teste_sb_0_AMBA_SLAVE_0_HWDATA_24),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_16(teste_sb_0_AMBA_SLAVE_0_HWDATA_16),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_8(teste_sb_0_AMBA_SLAVE_0_HWDATA_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.HsizeReg_fast_0(HsizeReg_fast_0),
	.trans_split_count(trans_split_count[1:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.masterDataInProg_0(masterDataInProg_0),
	.m0s0AddrSel(m0s0AddrSel),
	.N_16_0_i(N_16_0_i),
	.N_122_i(N_122_i),
	.N_28_0_i(N_28_0_i),
	.N_33_0_i(N_33_0_i),
	.N_38_0_i(N_38_0_i),
	.N_128_i(N_128_i),
	.ACRegEn(ACRegEn),
	.regHWRITE(regHWRITE),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.N_65_i(N_65_i),
	.N_68_i(N_68_i),
	.N_57_i(N_57_i),
	.N_77_i(N_77_i),
	.N_72_i(N_72_i),
	.un1_HTRANS_0_1z(un1_HTRANS_0),
	.defSlaveSMNextState(defSlaveSMNextState),
	.un1_SDATASELInt_18_i(un1_SDATASELInt_18_i),
	.N_112_mux_i_1z(N_112_mux_i),
	.trans_split_reset_18_iv(trans_split_reset_18_iv),
	.trans_split_en(trans_split_en),
	.N_111_mux_i_1z(N_111_mux_i),
	.N_31_0_i_1z(N_31_0_i),
	.un1_MEMDATAOut_1_sqmuxa_i(un1_MEMDATAOut_1_sqmuxa_i),
	.HRDATA_sn_N_13(HRDATA_sn_N_13),
	.N_136_i_1z(N_136_i),
	.N_135_i_1z(N_135_i),
	.N_134_i_1z(N_134_i),
	.HoldHreadyLow21(HoldHreadyLow21),
	.MEMDATAOut_0_sqmuxa_2(MEMDATAOut_0_sqmuxa_2),
	.s0m0DataReady(s0m0DataReady),
	.SelHaddrReg(SelHaddrReg),
	.HRDATA_sn_N_7(HRDATA_sn_N_7),
	.iFLASHCSN(iFLASHCSN),
	.HoldHreadyLow12(HoldHreadyLow12),
	.N_136_i_fast_1z(N_136_i_fast),
	.masterRegAddrSel(masterRegAddrSel),
	.un1_MEMDATAOut_0_sqmuxa_i(un1_MEMDATAOut_0_sqmuxa_i),
	.N_334_i(N_334_i),
	.popfeedthru_unused(popfeedthru_unused),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s */

module CoreAHBLite_Z5 (
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0,
  MEMDATA_in_6,
  MEMDATA_in_14,
  MEMDATA_in_0,
  MEMDATA_in_8,
  MEMDATAInReg_0,
  MEMDATAInReg_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  M0GATEDHADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_25,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_3,
  teste_sb_0_AMBA_SLAVE_0_HADDR_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_5,
  teste_sb_0_AMBA_SLAVE_0_HADDR_6,
  teste_sb_0_AMBA_SLAVE_0_HADDR_7,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  trans_split_count_3,
  SRAMCSN_c_0,
  HsizeReg,
  HaddrReg_0,
  HaddrReg_1,
  HaddrReg_27,
  HaddrReg_3,
  HaddrReg_2,
  HaddrReg_11,
  HaddrReg_10,
  HaddrReg_9,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_8,
  HaddrReg_6,
  HaddrReg_12,
  HaddrReg_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_10,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_2,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_15,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_18,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_23,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_26,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_31,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_16,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  HsizeReg_fast_0,
  trans_split_count,
  masterAddrInProg_0,
  masterDataInProg_0,
  HREADY_M_pre_20_iv_i,
  popfeedthru_unused,
  ACRegEn,
  N_530,
  N_564,
  N_560,
  N_526,
  N_559,
  N_525,
  N_557,
  N_523,
  N_520,
  N_554,
  N_524,
  N_558,
  N_563,
  N_543,
  N_577,
  N_540,
  N_574,
  N_539,
  N_573,
  N_538,
  N_572,
  N_537,
  N_571,
  N_542,
  N_576,
  N_536,
  N_570,
  N_541,
  N_575,
  g1,
  N_532_0,
  N_566_0,
  g1_1,
  g1_2,
  g1_3,
  g1_4,
  N_534_0,
  N_568_0,
  N_533_0,
  N_567_0,
  g1_7,
  N_521_0,
  N_555_0,
  g1_8,
  N_531_0,
  N_565_0,
  N_528_0,
  N_562_0,
  g1_11,
  N_556_0,
  N_522_0,
  N_569_0,
  N_535_0,
  HRDATA_sn_N_13,
  N_561,
  iFLASHCSN,
  HRDATA_sn_N_7,
  HRDATA_sn_N_4,
  GATEDHTRANS,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int,
  N_16_0_i,
  N_122_i,
  N_28_0_i,
  N_33_0_i,
  N_38_0_i,
  N_128_i,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  N_65_i,
  N_68_i,
  N_57_i,
  N_77_i,
  N_72_i,
  un1_HTRANS_0,
  N_112_mux_i,
  trans_split_reset_18_iv,
  trans_split_en,
  N_111_mux_i,
  N_31_0_i,
  un1_MEMDATAOut_1_sqmuxa_i,
  N_136_i,
  N_135_i,
  N_134_i,
  HoldHreadyLow21,
  MEMDATAOut_0_sqmuxa_2,
  SelHaddrReg,
  HoldHreadyLow12,
  N_136_i_fast,
  un1_MEMDATAOut_0_sqmuxa_i,
  N_334_i
)
;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
output [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
input [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0 ;
input MEMDATA_in_6 ;
input MEMDATA_in_14 ;
input MEMDATA_in_0 ;
input MEMDATA_in_8 ;
input MEMDATAInReg_0 ;
input MEMDATAInReg_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output M0GATEDHADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output [1:0] trans_split_count_3 ;
input SRAMCSN_c_0 ;
input [1:0] HsizeReg ;
input HaddrReg_0 ;
input HaddrReg_1 ;
input HaddrReg_27 ;
input HaddrReg_3 ;
input HaddrReg_2 ;
input HaddrReg_11 ;
input HaddrReg_10 ;
input HaddrReg_9 ;
input HaddrReg_5 ;
input HaddrReg_4 ;
input HaddrReg_8 ;
input HaddrReg_6 ;
input HaddrReg_12 ;
input HaddrReg_7 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
input HsizeReg_fast_0 ;
input [1:0] trans_split_count ;
output masterAddrInProg_0 ;
output masterDataInProg_0 ;
output HREADY_M_pre_20_iv_i ;
input popfeedthru_unused ;
output ACRegEn ;
input N_530 ;
input N_564 ;
input N_560 ;
input N_526 ;
input N_559 ;
input N_525 ;
input N_557 ;
input N_523 ;
input N_520 ;
input N_554 ;
input N_524 ;
input N_558 ;
input N_563 ;
input N_543 ;
input N_577 ;
input N_540 ;
input N_574 ;
input N_539 ;
input N_573 ;
input N_538 ;
input N_572 ;
input N_537 ;
input N_571 ;
input N_542 ;
input N_576 ;
input N_536 ;
input N_570 ;
input N_541 ;
input N_575 ;
input g1 ;
input N_532_0 ;
input N_566_0 ;
input g1_1 ;
input g1_2 ;
input g1_3 ;
input g1_4 ;
input N_534_0 ;
input N_568_0 ;
input N_533_0 ;
input N_567_0 ;
input g1_7 ;
input N_521_0 ;
input N_555_0 ;
input g1_8 ;
input N_531_0 ;
input N_565_0 ;
input N_528_0 ;
input N_562_0 ;
input g1_11 ;
input N_556_0 ;
input N_522_0 ;
input N_569_0 ;
input N_535_0 ;
output HRDATA_sn_N_13 ;
input N_561 ;
input iFLASHCSN ;
output HRDATA_sn_N_7 ;
input HRDATA_sn_N_4 ;
output GATEDHTRANS ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
output N_16_0_i ;
output N_122_i ;
output N_28_0_i ;
output N_33_0_i ;
output N_38_0_i ;
output N_128_i ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output N_65_i ;
output N_68_i ;
output N_57_i ;
output N_77_i ;
output N_72_i ;
output un1_HTRANS_0 ;
output N_112_mux_i ;
input trans_split_reset_18_iv ;
input trans_split_en ;
output N_111_mux_i ;
output N_31_0_i ;
output un1_MEMDATAOut_1_sqmuxa_i ;
output N_136_i ;
output N_135_i ;
output N_134_i ;
output HoldHreadyLow21 ;
output MEMDATAOut_0_sqmuxa_2 ;
input SelHaddrReg ;
output HoldHreadyLow12 ;
output N_136_i_fast ;
output un1_MEMDATAOut_0_sqmuxa_i ;
input N_334_i ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire MEMDATA_in_6 ;
wire MEMDATA_in_14 ;
wire MEMDATA_in_0 ;
wire MEMDATA_in_8 ;
wire MEMDATAInReg_0 ;
wire MEMDATAInReg_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire M0GATEDHADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire SRAMCSN_c_0 ;
wire HaddrReg_0 ;
wire HaddrReg_1 ;
wire HaddrReg_27 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire HaddrReg_11 ;
wire HaddrReg_10 ;
wire HaddrReg_9 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_8 ;
wire HaddrReg_6 ;
wire HaddrReg_12 ;
wire HaddrReg_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire HsizeReg_fast_0 ;
wire masterAddrInProg_0 ;
wire masterDataInProg_0 ;
wire HREADY_M_pre_20_iv_i ;
wire popfeedthru_unused ;
wire ACRegEn ;
wire N_530 ;
wire N_564 ;
wire N_560 ;
wire N_526 ;
wire N_559 ;
wire N_525 ;
wire N_557 ;
wire N_523 ;
wire N_520 ;
wire N_554 ;
wire N_524 ;
wire N_558 ;
wire N_563 ;
wire N_543 ;
wire N_577 ;
wire N_540 ;
wire N_574 ;
wire N_539 ;
wire N_573 ;
wire N_538 ;
wire N_572 ;
wire N_537 ;
wire N_571 ;
wire N_542 ;
wire N_576 ;
wire N_536 ;
wire N_570 ;
wire N_541 ;
wire N_575 ;
wire g1 ;
wire N_532_0 ;
wire N_566_0 ;
wire g1_1 ;
wire g1_2 ;
wire g1_3 ;
wire g1_4 ;
wire N_534_0 ;
wire N_568_0 ;
wire N_533_0 ;
wire N_567_0 ;
wire g1_7 ;
wire N_521_0 ;
wire N_555_0 ;
wire g1_8 ;
wire N_531_0 ;
wire N_565_0 ;
wire N_528_0 ;
wire N_562_0 ;
wire g1_11 ;
wire N_556_0 ;
wire N_522_0 ;
wire N_569_0 ;
wire N_535_0 ;
wire HRDATA_sn_N_13 ;
wire N_561 ;
wire iFLASHCSN ;
wire HRDATA_sn_N_7 ;
wire HRDATA_sn_N_4 ;
wire GATEDHTRANS ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire N_16_0_i ;
wire N_122_i ;
wire N_28_0_i ;
wire N_33_0_i ;
wire N_38_0_i ;
wire N_128_i ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire N_65_i ;
wire N_68_i ;
wire N_57_i ;
wire N_77_i ;
wire N_72_i ;
wire un1_HTRANS_0 ;
wire N_112_mux_i ;
wire trans_split_reset_18_iv ;
wire trans_split_en ;
wire N_111_mux_i ;
wire N_31_0_i ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire N_136_i ;
wire N_135_i ;
wire N_134_i ;
wire HoldHreadyLow21 ;
wire MEMDATAOut_0_sqmuxa_2 ;
wire SelHaddrReg ;
wire HoldHreadyLow12 ;
wire N_136_i_fast ;
wire un1_MEMDATAOut_0_sqmuxa_i ;
wire N_334_i ;
wire GND ;
wire VCC ;
// @27:541
  COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s matrix4x16 (
	.masterDataInProg_0(masterDataInProg_0),
	.masterAddrInProg_0(masterAddrInProg_0),
	.trans_split_count(trans_split_count[1:0]),
	.HsizeReg_fast_0(HsizeReg_fast_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_10(teste_sb_0_AMBA_SLAVE_0_HWDATA_10),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_2(teste_sb_0_AMBA_SLAVE_0_HWDATA_2),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_7(teste_sb_0_AMBA_SLAVE_0_HWDATA_7),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_15(teste_sb_0_AMBA_SLAVE_0_HWDATA_15),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_18(teste_sb_0_AMBA_SLAVE_0_HWDATA_18),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_23(teste_sb_0_AMBA_SLAVE_0_HWDATA_23),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_26(teste_sb_0_AMBA_SLAVE_0_HWDATA_26),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_31(teste_sb_0_AMBA_SLAVE_0_HWDATA_31),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_24(teste_sb_0_AMBA_SLAVE_0_HWDATA_24),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_16(teste_sb_0_AMBA_SLAVE_0_HWDATA_16),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_8(teste_sb_0_AMBA_SLAVE_0_HWDATA_8),
	.HaddrReg_0(HaddrReg_0),
	.HaddrReg_1(HaddrReg_1),
	.HaddrReg_27(HaddrReg_27),
	.HaddrReg_3(HaddrReg_3),
	.HaddrReg_2(HaddrReg_2),
	.HaddrReg_11(HaddrReg_11),
	.HaddrReg_10(HaddrReg_10),
	.HaddrReg_9(HaddrReg_9),
	.HaddrReg_5(HaddrReg_5),
	.HaddrReg_4(HaddrReg_4),
	.HaddrReg_8(HaddrReg_8),
	.HaddrReg_6(HaddrReg_6),
	.HaddrReg_12(HaddrReg_12),
	.HaddrReg_7(HaddrReg_7),
	.HsizeReg(HsizeReg[1:0]),
	.SRAMCSN_c_0(SRAMCSN_c_0),
	.trans_split_count_3(trans_split_count_3[1:0]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_25(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_2(teste_sb_0_AMBA_SLAVE_0_HADDR_2),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_3(teste_sb_0_AMBA_SLAVE_0_HADDR_3),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_4(teste_sb_0_AMBA_SLAVE_0_HADDR_4),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_5(teste_sb_0_AMBA_SLAVE_0_HADDR_5),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_6(teste_sb_0_AMBA_SLAVE_0_HADDR_6),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_7(teste_sb_0_AMBA_SLAVE_0_HADDR_7),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.MEMDATAInReg_0(MEMDATAInReg_0),
	.MEMDATAInReg_2(MEMDATAInReg_2),
	.MEMDATA_in_6(MEMDATA_in_6),
	.MEMDATA_in_14(MEMDATA_in_14),
	.MEMDATA_in_0(MEMDATA_in_0),
	.MEMDATA_in_8(MEMDATA_in_8),
	.teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31:24]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.N_334_i(N_334_i),
	.un1_MEMDATAOut_0_sqmuxa_i(un1_MEMDATAOut_0_sqmuxa_i),
	.N_136_i_fast(N_136_i_fast),
	.HoldHreadyLow12(HoldHreadyLow12),
	.SelHaddrReg(SelHaddrReg),
	.MEMDATAOut_0_sqmuxa_2(MEMDATAOut_0_sqmuxa_2),
	.HoldHreadyLow21(HoldHreadyLow21),
	.N_134_i(N_134_i),
	.N_135_i(N_135_i),
	.N_136_i(N_136_i),
	.un1_MEMDATAOut_1_sqmuxa_i(un1_MEMDATAOut_1_sqmuxa_i),
	.N_31_0_i(N_31_0_i),
	.N_111_mux_i(N_111_mux_i),
	.trans_split_en(trans_split_en),
	.trans_split_reset_18_iv(trans_split_reset_18_iv),
	.N_112_mux_i(N_112_mux_i),
	.un1_HTRANS_0(un1_HTRANS_0),
	.N_72_i(N_72_i),
	.N_77_i(N_77_i),
	.N_57_i(N_57_i),
	.N_68_i(N_68_i),
	.N_65_i(N_65_i),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.N_128_i(N_128_i),
	.N_38_0_i(N_38_0_i),
	.N_33_0_i(N_33_0_i),
	.N_28_0_i(N_28_0_i),
	.N_122_i(N_122_i),
	.N_16_0_i(N_16_0_i),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.GATEDHTRANS(GATEDHTRANS),
	.HRDATA_sn_N_4(HRDATA_sn_N_4),
	.HRDATA_sn_N_7(HRDATA_sn_N_7),
	.iFLASHCSN(iFLASHCSN),
	.N_561(N_561),
	.HRDATA_sn_N_13(HRDATA_sn_N_13),
	.N_535_0(N_535_0),
	.N_569_0(N_569_0),
	.N_522_0(N_522_0),
	.N_556_0(N_556_0),
	.g1_11(g1_11),
	.N_562_0(N_562_0),
	.N_528_0(N_528_0),
	.N_565_0(N_565_0),
	.N_531_0(N_531_0),
	.g1_8(g1_8),
	.N_555_0(N_555_0),
	.N_521_0(N_521_0),
	.g1_7(g1_7),
	.N_567_0(N_567_0),
	.N_533_0(N_533_0),
	.N_568_0(N_568_0),
	.N_534_0(N_534_0),
	.g1_4(g1_4),
	.g1_3(g1_3),
	.g1_2(g1_2),
	.g1_1(g1_1),
	.N_566_0(N_566_0),
	.N_532_0(N_532_0),
	.g1(g1),
	.N_575(N_575),
	.N_541(N_541),
	.N_570(N_570),
	.N_536(N_536),
	.N_576(N_576),
	.N_542(N_542),
	.N_571(N_571),
	.N_537(N_537),
	.N_572(N_572),
	.N_538(N_538),
	.N_573(N_573),
	.N_539(N_539),
	.N_574(N_574),
	.N_540(N_540),
	.N_577(N_577),
	.N_543(N_543),
	.N_563(N_563),
	.N_558(N_558),
	.N_524(N_524),
	.N_554(N_554),
	.N_520(N_520),
	.N_523(N_523),
	.N_557(N_557),
	.N_525(N_525),
	.N_559(N_559),
	.N_526(N_526),
	.N_560(N_560),
	.N_564(N_564),
	.N_530(N_530),
	.ACRegEn(ACRegEn),
	.popfeedthru_unused(popfeedthru_unused),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAHBLite_Z5 */

module CoreResetP_Z6 (
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  teste_sb_0_FIC_0_CLK,
  FIC_2_APB_M_PRESET_N,
  MSS_HPMS_READY_int_1z
)
;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input teste_sb_0_FIC_0_CLK ;
input FIC_2_APB_M_PRESET_N ;
output MSS_HPMS_READY_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire teste_sb_0_FIC_0_CLK ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_HPMS_READY_int_1z ;
wire MSS_HPMS_READY_int_0 ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire VCC ;
wire GND ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire mss_ready_state_Z ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_17 ;
wire N_16 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT MSS_HPMS_READY_int_RNINO5F3 (
	.Y(MSS_HPMS_READY_int_1z),
	.A(MSS_HPMS_READY_int_0)
);
// @15:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @15:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z6 */

module teste_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
//@28:788
// @18:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb_FABOSC_0_OSC */

module teste_sb_MSS (
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_0_FIC_0_CLK,
  MMUART_0_RXD_F2M_c,
  LOCK,
  HREADY_M_pre_20_iv_i,
  MMUART_0_TXD_M2F_c,
  MSS_RESET_N_M2F,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  FIC_2_APB_M_PRESET_N,
  SPI_0_CLK,
  SPI_0_DI,
  SPI_0_DO,
  SPI_0_SS0
)
;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
input [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA ;
output [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_0_FIC_0_CLK ;
input MMUART_0_RXD_F2M_c ;
input LOCK ;
input HREADY_M_pre_20_iv_i ;
output MMUART_0_TXD_M2F_c ;
output MSS_RESET_N_M2F ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output FIC_2_APB_M_PRESET_N ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
input SPI_0_DI ;
output SPI_0_DO ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_0_FIC_0_CLK ;
wire MMUART_0_RXD_F2M_c ;
wire LOCK ;
wire HREADY_M_pre_20_iv_i ;
wire MMUART_0_TXD_M2F_c ;
wire MSS_RESET_N_M2F ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire FIC_2_APB_M_PRESET_N ;
wire SPI_0_CLK ;
wire SPI_0_DI ;
wire SPI_0_DO ;
wire SPI_0_SS0 ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:13] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire SPI_0_SS0_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI_0_DI_PAD_Y ;
wire SPI_0_CLK_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire USBC_XCLK_OE ;
// @20:720
  BIBUF SPI_0_SS0_PAD (
	.Y(SPI_0_SS0_PAD_Y),
	.PAD(SPI_0_SS0),
	.D(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE)
);
// @20:711
  TRIBUFF SPI_0_DO_PAD (
	.PAD(SPI_0_DO),
	.D(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE)
);
// @20:703
  INBUF SPI_0_DI_PAD (
	.Y(SPI_0_DI_PAD_Y),
	.PAD(SPI_0_DI)
);
// @20:692
  BIBUF SPI_0_CLK_PAD (
	.Y(SPI_0_CLK_PAD_Y),
	.PAD(SPI_0_CLK),
	.D(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.E(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE)
);
// @20:257
  MSS_005 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[31:28], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[23:13], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0}),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.F_HM0_TRANS1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.F_HM0_WDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.F_HM0_WRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART_0_TXD_M2F_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.F_HM0_READY(HREADY_M_pre_20_iv_i),
	.F_HM0_RESP(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(MMUART_0_RXD_F2M_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(teste_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(SPI_0_CLK_PAD_Y),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(SPI_0_DI_PAD_Y),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(SPI_0_SS0_PAD_Y),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000001203610000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C00000000609300000003FFFFE400000000000010000000000F11C000001FE5F44010842108421000001FE34001FF8000000400000000020051007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb_MSS */

module teste_sb (
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29,
  masterDataInProg_0,
  masterAddrInProg_0,
  trans_split_count,
  HsizeReg_fast_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_10,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_2,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_7,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_15,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_18,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_23,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_26,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_31,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_16,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_8,
  HaddrReg_0,
  HaddrReg_1,
  HaddrReg_27,
  HaddrReg_3,
  HaddrReg_2,
  HaddrReg_11,
  HaddrReg_10,
  HaddrReg_9,
  HaddrReg_5,
  HaddrReg_4,
  HaddrReg_8,
  HaddrReg_6,
  HaddrReg_12,
  HaddrReg_7,
  HsizeReg,
  SRAMCSN_c_0,
  trans_split_count_3,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_25,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_2,
  teste_sb_0_AMBA_SLAVE_0_HADDR_3,
  teste_sb_0_AMBA_SLAVE_0_HADDR_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_5,
  teste_sb_0_AMBA_SLAVE_0_HADDR_6,
  teste_sb_0_AMBA_SLAVE_0_HADDR_7,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  M0GATEDHADDR_0,
  MEMDATAInReg_0,
  MEMDATAInReg_2,
  MEMDATA_in_6,
  MEMDATA_in_14,
  MEMDATA_in_0,
  MEMDATA_in_8,
  teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0,
  SPI_0_SS0,
  SPI_0_DO,
  SPI_0_DI,
  SPI_0_CLK,
  MMUART_0_TXD_M2F_c,
  MMUART_0_RXD_F2M_c,
  N_334_i,
  un1_MEMDATAOut_0_sqmuxa_i,
  N_136_i_fast,
  HoldHreadyLow12,
  SelHaddrReg,
  MEMDATAOut_0_sqmuxa_2,
  HoldHreadyLow21,
  N_134_i,
  N_135_i,
  N_136_i,
  un1_MEMDATAOut_1_sqmuxa_i,
  N_31_0_i,
  N_111_mux_i,
  trans_split_en,
  trans_split_reset_18_iv,
  N_112_mux_i,
  un1_HTRANS_0,
  N_72_i,
  N_77_i,
  N_57_i,
  N_68_i,
  N_65_i,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  N_128_i,
  N_38_0_i,
  N_33_0_i,
  N_28_0_i,
  N_122_i,
  N_16_0_i,
  GATEDHTRANS,
  HRDATA_sn_N_4,
  HRDATA_sn_N_7,
  iFLASHCSN,
  N_561,
  HRDATA_sn_N_13,
  N_535_0,
  N_569_0,
  N_522_0,
  N_556_0,
  g1_11,
  N_562_0,
  N_528_0,
  N_565_0,
  N_531_0,
  g1_8,
  N_555_0,
  N_521_0,
  g1_7,
  N_567_0,
  N_533_0,
  N_568_0,
  N_534_0,
  g1_4,
  g1_3,
  g1_2,
  g1_1,
  N_566_0,
  N_532_0,
  g1,
  N_575,
  N_541,
  N_570,
  N_536,
  N_576,
  N_542,
  N_571,
  N_537,
  N_572,
  N_538,
  N_573,
  N_539,
  N_574,
  N_540,
  N_577,
  N_543,
  N_563,
  N_558,
  N_524,
  N_554,
  N_520,
  N_523,
  N_557,
  N_525,
  N_559,
  N_526,
  N_560,
  N_564,
  N_530,
  ACRegEn,
  popfeedthru_unused,
  teste_sb_0_FIC_0_CLK,
  teste_sb_0_FIC_0_CLK_i,
  DEVRST_N,
  POWER_ON_RESET_N
)
;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29 ;
output masterDataInProg_0 ;
output masterAddrInProg_0 ;
input [1:0] trans_split_count ;
input HsizeReg_fast_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
input HaddrReg_0 ;
input HaddrReg_1 ;
input HaddrReg_27 ;
input HaddrReg_3 ;
input HaddrReg_2 ;
input HaddrReg_11 ;
input HaddrReg_10 ;
input HaddrReg_9 ;
input HaddrReg_5 ;
input HaddrReg_4 ;
input HaddrReg_8 ;
input HaddrReg_6 ;
input HaddrReg_12 ;
input HaddrReg_7 ;
input [1:0] HsizeReg ;
input SRAMCSN_c_0 ;
output [1:0] trans_split_count_3 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output M0GATEDHADDR_0 ;
input MEMDATAInReg_0 ;
input MEMDATAInReg_2 ;
input MEMDATA_in_6 ;
input MEMDATA_in_14 ;
input MEMDATA_in_0 ;
input MEMDATA_in_8 ;
input [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0 ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
output SPI_0_DO ;
input SPI_0_DI ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
output MMUART_0_TXD_M2F_c ;
input MMUART_0_RXD_F2M_c ;
input N_334_i ;
output un1_MEMDATAOut_0_sqmuxa_i ;
output N_136_i_fast ;
output HoldHreadyLow12 ;
input SelHaddrReg ;
output MEMDATAOut_0_sqmuxa_2 ;
output HoldHreadyLow21 ;
output N_134_i ;
output N_135_i ;
output N_136_i ;
output un1_MEMDATAOut_1_sqmuxa_i ;
output N_31_0_i ;
output N_111_mux_i ;
input trans_split_en ;
input trans_split_reset_18_iv ;
output N_112_mux_i ;
output un1_HTRANS_0 ;
output N_72_i ;
output N_77_i ;
output N_57_i ;
output N_68_i ;
output N_65_i ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output N_128_i ;
output N_38_0_i ;
output N_33_0_i ;
output N_28_0_i ;
output N_122_i ;
output N_16_0_i ;
output GATEDHTRANS ;
input HRDATA_sn_N_4 ;
output HRDATA_sn_N_7 ;
input iFLASHCSN ;
input N_561 ;
output HRDATA_sn_N_13 ;
input N_535_0 ;
input N_569_0 ;
input N_522_0 ;
input N_556_0 ;
input g1_11 ;
input N_562_0 ;
input N_528_0 ;
input N_565_0 ;
input N_531_0 ;
input g1_8 ;
input N_555_0 ;
input N_521_0 ;
input g1_7 ;
input N_567_0 ;
input N_533_0 ;
input N_568_0 ;
input N_534_0 ;
input g1_4 ;
input g1_3 ;
input g1_2 ;
input g1_1 ;
input N_566_0 ;
input N_532_0 ;
input g1 ;
input N_575 ;
input N_541 ;
input N_570 ;
input N_536 ;
input N_576 ;
input N_542 ;
input N_571 ;
input N_537 ;
input N_572 ;
input N_538 ;
input N_573 ;
input N_539 ;
input N_574 ;
input N_540 ;
input N_577 ;
input N_543 ;
input N_563 ;
input N_558 ;
input N_524 ;
input N_554 ;
input N_520 ;
input N_523 ;
input N_557 ;
input N_525 ;
input N_559 ;
input N_526 ;
input N_560 ;
input N_564 ;
input N_530 ;
output ACRegEn ;
input popfeedthru_unused ;
output teste_sb_0_FIC_0_CLK ;
output teste_sb_0_FIC_0_CLK_i ;
input DEVRST_N ;
output POWER_ON_RESET_N ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29 ;
wire masterDataInProg_0 ;
wire masterAddrInProg_0 ;
wire HsizeReg_fast_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_15 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_18 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_23 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_26 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_31 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_16 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_8 ;
wire HaddrReg_0 ;
wire HaddrReg_1 ;
wire HaddrReg_27 ;
wire HaddrReg_3 ;
wire HaddrReg_2 ;
wire HaddrReg_11 ;
wire HaddrReg_10 ;
wire HaddrReg_9 ;
wire HaddrReg_5 ;
wire HaddrReg_4 ;
wire HaddrReg_8 ;
wire HaddrReg_6 ;
wire HaddrReg_12 ;
wire HaddrReg_7 ;
wire SRAMCSN_c_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_25 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_2 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_3 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_5 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_6 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_7 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire M0GATEDHADDR_0 ;
wire MEMDATAInReg_0 ;
wire MEMDATAInReg_2 ;
wire MEMDATA_in_6 ;
wire MEMDATA_in_14 ;
wire MEMDATA_in_0 ;
wire MEMDATA_in_8 ;
wire SPI_0_SS0 ;
wire SPI_0_DO ;
wire SPI_0_DI ;
wire SPI_0_CLK ;
wire MMUART_0_TXD_M2F_c ;
wire MMUART_0_RXD_F2M_c ;
wire N_334_i ;
wire un1_MEMDATAOut_0_sqmuxa_i ;
wire N_136_i_fast ;
wire HoldHreadyLow12 ;
wire SelHaddrReg ;
wire MEMDATAOut_0_sqmuxa_2 ;
wire HoldHreadyLow21 ;
wire N_134_i ;
wire N_135_i ;
wire N_136_i ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire N_31_0_i ;
wire N_111_mux_i ;
wire trans_split_en ;
wire trans_split_reset_18_iv ;
wire N_112_mux_i ;
wire un1_HTRANS_0 ;
wire N_72_i ;
wire N_77_i ;
wire N_57_i ;
wire N_68_i ;
wire N_65_i ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire N_128_i ;
wire N_38_0_i ;
wire N_33_0_i ;
wire N_28_0_i ;
wire N_122_i ;
wire N_16_0_i ;
wire GATEDHTRANS ;
wire HRDATA_sn_N_4 ;
wire HRDATA_sn_N_7 ;
wire iFLASHCSN ;
wire N_561 ;
wire HRDATA_sn_N_13 ;
wire N_535_0 ;
wire N_569_0 ;
wire N_522_0 ;
wire N_556_0 ;
wire g1_11 ;
wire N_562_0 ;
wire N_528_0 ;
wire N_565_0 ;
wire N_531_0 ;
wire g1_8 ;
wire N_555_0 ;
wire N_521_0 ;
wire g1_7 ;
wire N_567_0 ;
wire N_533_0 ;
wire N_568_0 ;
wire N_534_0 ;
wire g1_4 ;
wire g1_3 ;
wire g1_2 ;
wire g1_1 ;
wire N_566_0 ;
wire N_532_0 ;
wire g1 ;
wire N_575 ;
wire N_541 ;
wire N_570 ;
wire N_536 ;
wire N_576 ;
wire N_542 ;
wire N_571 ;
wire N_537 ;
wire N_572 ;
wire N_538 ;
wire N_573 ;
wire N_539 ;
wire N_574 ;
wire N_540 ;
wire N_577 ;
wire N_543 ;
wire N_563 ;
wire N_558 ;
wire N_524 ;
wire N_554 ;
wire N_520 ;
wire N_523 ;
wire N_557 ;
wire N_525 ;
wire N_559 ;
wire N_526 ;
wire N_560 ;
wire N_564 ;
wire N_530 ;
wire ACRegEn ;
wire popfeedthru_unused ;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_0_FIC_0_CLK_i ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire [0:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP;
wire [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA;
wire [1:1] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS;
wire [27:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE;
wire [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA;
wire SYSRESET_POR_Z ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire HREADY_M_pre_20_iv_i ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire MSS_HPMS_READY_int ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire GND ;
wire VCC ;
  CLKINT SYSRESET_POR_RNI89HK7 (
	.Y(POWER_ON_RESET_N),
	.A(SYSRESET_POR_Z)
);
// @28:801
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(SYSRESET_POR_Z),
	.DEVRST_N(DEVRST_N)
);
// @28:322
  teste_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK)
);
// @28:419
  CoreAHBLite_Z5 CoreAHBLite_0 (
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]),
	.teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31:24]),
	.MEMDATA_in_6(MEMDATA_in_6),
	.MEMDATA_in_14(MEMDATA_in_14),
	.MEMDATA_in_0(MEMDATA_in_0),
	.MEMDATA_in_8(MEMDATA_in_8),
	.MEMDATAInReg_0(MEMDATAInReg_0),
	.MEMDATAInReg_2(MEMDATAInReg_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_25(teste_sb_0_AMBA_SLAVE_0_HADDR_25),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_2(teste_sb_0_AMBA_SLAVE_0_HADDR_2),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_3(teste_sb_0_AMBA_SLAVE_0_HADDR_3),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_4(teste_sb_0_AMBA_SLAVE_0_HADDR_4),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_5(teste_sb_0_AMBA_SLAVE_0_HADDR_5),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_6(teste_sb_0_AMBA_SLAVE_0_HADDR_6),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_7(teste_sb_0_AMBA_SLAVE_0_HADDR_7),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.trans_split_count_3(trans_split_count_3[1:0]),
	.SRAMCSN_c_0(SRAMCSN_c_0),
	.HsizeReg(HsizeReg[1:0]),
	.HaddrReg_0(HaddrReg_0),
	.HaddrReg_1(HaddrReg_1),
	.HaddrReg_27(HaddrReg_27),
	.HaddrReg_3(HaddrReg_3),
	.HaddrReg_2(HaddrReg_2),
	.HaddrReg_11(HaddrReg_11),
	.HaddrReg_10(HaddrReg_10),
	.HaddrReg_9(HaddrReg_9),
	.HaddrReg_5(HaddrReg_5),
	.HaddrReg_4(HaddrReg_4),
	.HaddrReg_8(HaddrReg_8),
	.HaddrReg_6(HaddrReg_6),
	.HaddrReg_12(HaddrReg_12),
	.HaddrReg_7(HaddrReg_7),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_10(teste_sb_0_AMBA_SLAVE_0_HWDATA_10),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_2(teste_sb_0_AMBA_SLAVE_0_HWDATA_2),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_7(teste_sb_0_AMBA_SLAVE_0_HWDATA_7),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_15(teste_sb_0_AMBA_SLAVE_0_HWDATA_15),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_18(teste_sb_0_AMBA_SLAVE_0_HWDATA_18),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_23(teste_sb_0_AMBA_SLAVE_0_HWDATA_23),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_26(teste_sb_0_AMBA_SLAVE_0_HWDATA_26),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_31(teste_sb_0_AMBA_SLAVE_0_HWDATA_31),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_24(teste_sb_0_AMBA_SLAVE_0_HWDATA_24),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_16(teste_sb_0_AMBA_SLAVE_0_HWDATA_16),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_8(teste_sb_0_AMBA_SLAVE_0_HWDATA_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[2]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[7]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[15]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_23(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[23]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[26]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_31(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[24]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7),
	.HsizeReg_fast_0(HsizeReg_fast_0),
	.trans_split_count(trans_split_count[1:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.masterDataInProg_0(masterDataInProg_0),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.popfeedthru_unused(popfeedthru_unused),
	.ACRegEn(ACRegEn),
	.N_530(N_530),
	.N_564(N_564),
	.N_560(N_560),
	.N_526(N_526),
	.N_559(N_559),
	.N_525(N_525),
	.N_557(N_557),
	.N_523(N_523),
	.N_520(N_520),
	.N_554(N_554),
	.N_524(N_524),
	.N_558(N_558),
	.N_563(N_563),
	.N_543(N_543),
	.N_577(N_577),
	.N_540(N_540),
	.N_574(N_574),
	.N_539(N_539),
	.N_573(N_573),
	.N_538(N_538),
	.N_572(N_572),
	.N_537(N_537),
	.N_571(N_571),
	.N_542(N_542),
	.N_576(N_576),
	.N_536(N_536),
	.N_570(N_570),
	.N_541(N_541),
	.N_575(N_575),
	.g1(g1),
	.N_532_0(N_532_0),
	.N_566_0(N_566_0),
	.g1_1(g1_1),
	.g1_2(g1_2),
	.g1_3(g1_3),
	.g1_4(g1_4),
	.N_534_0(N_534_0),
	.N_568_0(N_568_0),
	.N_533_0(N_533_0),
	.N_567_0(N_567_0),
	.g1_7(g1_7),
	.N_521_0(N_521_0),
	.N_555_0(N_555_0),
	.g1_8(g1_8),
	.N_531_0(N_531_0),
	.N_565_0(N_565_0),
	.N_528_0(N_528_0),
	.N_562_0(N_562_0),
	.g1_11(g1_11),
	.N_556_0(N_556_0),
	.N_522_0(N_522_0),
	.N_569_0(N_569_0),
	.N_535_0(N_535_0),
	.HRDATA_sn_N_13(HRDATA_sn_N_13),
	.N_561(N_561),
	.iFLASHCSN(iFLASHCSN),
	.HRDATA_sn_N_7(HRDATA_sn_N_7),
	.HRDATA_sn_N_4(HRDATA_sn_N_4),
	.GATEDHTRANS(GATEDHTRANS),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.N_16_0_i(N_16_0_i),
	.N_122_i(N_122_i),
	.N_28_0_i(N_28_0_i),
	.N_33_0_i(N_33_0_i),
	.N_38_0_i(N_38_0_i),
	.N_128_i(N_128_i),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.N_65_i(N_65_i),
	.N_68_i(N_68_i),
	.N_57_i(N_57_i),
	.N_77_i(N_77_i),
	.N_72_i(N_72_i),
	.un1_HTRANS_0(un1_HTRANS_0),
	.N_112_mux_i(N_112_mux_i),
	.trans_split_reset_18_iv(trans_split_reset_18_iv),
	.trans_split_en(trans_split_en),
	.N_111_mux_i(N_111_mux_i),
	.N_31_0_i(N_31_0_i),
	.un1_MEMDATAOut_1_sqmuxa_i(un1_MEMDATAOut_1_sqmuxa_i),
	.N_136_i(N_136_i),
	.N_135_i(N_135_i),
	.N_134_i(N_134_i),
	.HoldHreadyLow21(HoldHreadyLow21),
	.MEMDATAOut_0_sqmuxa_2(MEMDATAOut_0_sqmuxa_2),
	.SelHaddrReg(SelHaddrReg),
	.HoldHreadyLow12(HoldHreadyLow12),
	.N_136_i_fast(N_136_i_fast),
	.un1_MEMDATAOut_0_sqmuxa_i(un1_MEMDATAOut_0_sqmuxa_i),
	.N_334_i(N_334_i)
);
// @28:717
  CoreResetP_Z6 CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_HPMS_READY_int_1z(MSS_HPMS_READY_int)
);
// @28:788
  teste_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @28:809
  teste_sb_MSS teste_sb_MSS_0 (
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRESP[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HRDATA[31:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA({teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[26], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[24:23], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[15], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[10], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[7], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[2], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[0]}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.LOCK(LOCK),
	.HREADY_M_pre_20_iv_i(HREADY_M_pre_20_iv_i),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.SPI_0_CLK(SPI_0_CLK),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_SS0(SPI_0_SS0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb */

module TAMPER_C0_TAMPER_C0_0_TAMPER (
  Ram_intferface_0_o_reset_n
)
;
input Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_reset_n ;
wire [3:0] DETECT_CATEGORY;
wire JTAG_ACTIVE ;
wire LOCK_TAMPER_DETECT ;
wire MESH_SHORT_ERROR ;
wire CLK_ERROR ;
wire DETECT_ATTEMPT ;
wire DETECT_FAIL ;
wire DIGEST_ERROR ;
wire POWERUP_DIGEST_ERROR ;
wire SC_ROM_DIGEST_ERROR ;
wire TAMPER_CHANGE_STROBE ;
wire VCC ;
wire GND ;
// @9:31
  TAMPER TAMPER_INST (
	.JTAG_ACTIVE(JTAG_ACTIVE),
	.LOCK_TAMPER_DETECT(LOCK_TAMPER_DETECT),
	.MESH_SHORT_ERROR(MESH_SHORT_ERROR),
	.CLK_ERROR(CLK_ERROR),
	.DETECT_CATEGORY(DETECT_CATEGORY[3:0]),
	.DETECT_ATTEMPT(DETECT_ATTEMPT),
	.DETECT_FAIL(DETECT_FAIL),
	.DIGEST_ERROR(DIGEST_ERROR),
	.POWERUP_DIGEST_ERROR(POWERUP_DIGEST_ERROR),
	.SC_ROM_DIGEST_ERROR(SC_ROM_DIGEST_ERROR),
	.TAMPER_CHANGE_STROBE(TAMPER_CHANGE_STROBE),
	.LOCKDOWN_ALL_N(VCC),
	.DISABLE_ALL_IOS_N(VCC),
	.RESET_N(Ram_intferface_0_o_reset_n),
	.ZEROIZE_N(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TAMPER_C0_TAMPER_C0_0_TAMPER */

module TAMPER_C0 (
  Ram_intferface_0_o_reset_n
)
;
input Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_reset_n ;
wire GND ;
wire VCC ;
// @10:117
  TAMPER_C0_TAMPER_C0_0_TAMPER TAMPER_C0_0 (
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TAMPER_C0 */

module TPSRAM_C0_TPSRAM_C0_0_TPSRAM (
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_WEN,
  Ram_intferface_0_o_TPSRAM_REN,
  teste_sb_0_FIC_0_CLK
)
;
input [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
input [7:0] Ram_intferface_0_o_TPSRAM_WD ;
input [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
output [7:0] TPSRAM_C0_0_RD ;
input Ram_intferface_0_o_TPSRAM_WEN ;
input Ram_intferface_0_o_TPSRAM_REN ;
input teste_sb_0_FIC_0_CLK ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire teste_sb_0_FIC_0_CLK ;
wire [17:8] TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_A_DOUT;
wire [17:0] TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_B_DOUT;
wire TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @11:29
  RAM1K18 TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0 (
	.A_DOUT({TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_A_DOUT[17:8], TPSRAM_C0_0_RD[7:0]}),
	.B_DOUT(TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_B_DOUT[17:0]),
	.BUSY(TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_BUSY),
	.A_CLK(teste_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({Ram_intferface_0_o_TPSRAM_REN, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(teste_sb_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({Ram_intferface_0_o_TPSRAM_WEN, VCC, VCC}),
	.B_DOUT_ARST_N(GND),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_WD[7:0]}),
	.B_ADDR({GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0], GND, GND, GND}),
	.B_WEN({GND, VCC}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TPSRAM_C0_TPSRAM_C0_0_TPSRAM */

module TPSRAM_C0 (
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  teste_sb_0_FIC_0_CLK,
  Ram_intferface_0_o_TPSRAM_REN,
  Ram_intferface_0_o_TPSRAM_WEN
)
;
output [7:0] TPSRAM_C0_0_RD ;
input [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
input [7:0] Ram_intferface_0_o_TPSRAM_WD ;
input [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
input teste_sb_0_FIC_0_CLK ;
input Ram_intferface_0_o_TPSRAM_REN ;
input Ram_intferface_0_o_TPSRAM_WEN ;
wire teste_sb_0_FIC_0_CLK ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire GND ;
wire VCC ;
// @12:106
  TPSRAM_C0_TPSRAM_C0_0_TPSRAM TPSRAM_C0_0 (
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TPSRAM_C0 */

module Ram_intferface (
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_reset_n,
  Ram_intferface_0_o_TPSRAM_REN,
  Ram_intferface_0_o_TPSRAM_WEN,
  teste_sb_0_FIC_0_CLK,
  POWER_ON_RESET_N
)
;
input [7:0] TPSRAM_C0_0_RD ;
output [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
output [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
output [7:0] Ram_intferface_0_o_TPSRAM_WD ;
output Ram_intferface_0_o_reset_n ;
output Ram_intferface_0_o_TPSRAM_REN ;
output Ram_intferface_0_o_TPSRAM_WEN ;
input teste_sb_0_FIC_0_CLK ;
input POWER_ON_RESET_N ;
wire Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire [15:0] counter_Z;
wire [15:15] counter_s_Z;
wire [14:0] counter_s;
wire [7:0] expected_data_Z;
wire [7:7] expected_data_s_Z;
wire [6:0] expected_data_s;
wire [7:0] next_data_Z;
wire [7:7] next_data_s_Z;
wire [6:0] next_data_s;
wire [5:1] next_addr_Z;
wire [5:0] o_TPSRAM_RADDR_sv_6_Z;
wire [1:0] state_tpsram_access_6;
wire [5:0] next_addr_6_Z;
wire [14:0] counter_cry_Z;
wire [14:0] counter_cry_Y;
wire [15:15] counter_s_FCO;
wire [15:15] counter_s_Y;
wire [6:0] expected_data_cry_Z;
wire [6:0] expected_data_cry_Y;
wire [7:7] expected_data_s_FCO;
wire [7:7] expected_data_s_Y;
wire [6:0] next_data_cry_Z;
wire [6:0] next_data_cry_Y;
wire [7:7] next_data_s_FCO;
wire [7:7] next_data_s_Y;
wire [1:1] state_tpsram_access_6_0_a2_0_13_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_12_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_11_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_10_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_14_Z;
wire VCC ;
wire N_40_i ;
wire GND ;
wire expected_datae ;
wire N_6_i ;
wire N_133_i ;
wire N_62_i ;
wire N_145_i ;
wire un1_state_tpsram_access_10_i_0_Z ;
wire state_tpsram_access30_i ;
wire N_44 ;
wire N_13_i ;
wire N_333_i ;
wire N_80_i ;
wire expected_data ;
wire N_88_i ;
wire N_95_i ;
wire next_data ;
wire counter ;
wire un1_state_tpsram_access27_i ;
wire counter_s_277_FCO ;
wire counter_s_277_S ;
wire counter_s_277_Y ;
wire expected_data_s_278_FCO ;
wire expected_data_s_278_S ;
wire expected_data_s_278_Y ;
wire next_data_s_279_FCO ;
wire next_data_s_279_S ;
wire next_data_s_279_Y ;
wire N_50 ;
wire un1_state_tpsram_access26_6_0_Z ;
wire N_96 ;
wire state_tpsram_access_6_m5s4_1_0_Z ;
wire N_121 ;
wire un9_next_addr_c2 ;
wire N_120 ;
wire un1_i_TPSRAM_RD_sv_NE_3_Z ;
wire un1_i_TPSRAM_RD_sv_NE_2_Z ;
wire un1_i_TPSRAM_RD_sv_NE_1_Z ;
wire un1_i_TPSRAM_RD_sv_NE_0_Z ;
wire un1_state_tpsram_access26_5_i_o2_3_Z ;
wire un9_next_addr_c4 ;
wire tpsram_test_complete7 ;
wire N_113 ;
wire N_114 ;
// @7:61
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s_Z[15]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[14]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[13]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[12]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[11]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[10]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[9]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[8]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[7]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[6]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[5]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[4]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[3]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[2]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[1]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[0]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[7]  (
	.Q(expected_data_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s_Z[7]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[6]  (
	.Q(expected_data_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[6]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[5]  (
	.Q(expected_data_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[5]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[4]  (
	.Q(expected_data_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[4]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[3]  (
	.Q(expected_data_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[3]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[2]  (
	.Q(expected_data_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[2]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[1]  (
	.Q(expected_data_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[1]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[0]  (
	.Q(expected_data_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[0]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[7]  (
	.Q(next_data_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s_Z[7]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[6]  (
	.Q(next_data_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[6]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[5]  (
	.Q(next_data_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[5]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[4]  (
	.Q(next_data_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[4]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[3]  (
	.Q(next_data_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[3]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[2]  (
	.Q(next_data_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[2]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[1]  (
	.Q(next_data_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[1]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[0]  (
	.Q(next_data_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[0]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE o_TPSRAM_WEN (
	.Q(Ram_intferface_0_o_TPSRAM_WEN),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_133_i),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE o_TPSRAM_REN (
	.Q(Ram_intferface_0_o_TPSRAM_REN),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_145_i),
	.EN(un1_state_tpsram_access_10_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE o_reset_n (
	.Q(Ram_intferface_0_o_reset_n),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(state_tpsram_access30_i),
	.EN(N_44),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[3]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[2]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[1]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_333_i),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[7]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[7]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[6]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[6]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[5]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[4]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[3]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[2]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[1]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[0]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[3]),
	.EN(N_80_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[2]),
	.EN(N_80_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[1]),
	.EN(N_80_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[0]),
	.EN(N_80_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \state_tpsram_access[2]  (
	.Q(expected_data),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_88_i),
	.EN(N_95_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \state_tpsram_access[1]  (
	.Q(next_data),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(state_tpsram_access_6[1]),
	.EN(N_95_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \state_tpsram_access[0]  (
	.Q(counter),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(state_tpsram_access_6[0]),
	.EN(N_95_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[5]  (
	.Q(next_addr_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[5]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[4]  (
	.Q(next_addr_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[4]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[3]  (
	.Q(next_addr_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[3]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[2]  (
	.Q(next_addr_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[2]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[1]  (
	.Q(next_addr_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[1]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[0]  (
	.Q(N_333_i),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[0]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[5]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[4]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[5]),
	.EN(N_80_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[4]),
	.EN(N_80_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  ARI1 counter_s_277 (
	.FCO(counter_s_277_FCO),
	.S(counter_s_277_S),
	.Y(counter_s_277_Y),
	.B(counter),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_277.INIT=20'h4AA00;
// @7:61
  ARI1 \counter_cry[0]  (
	.FCO(counter_cry_Z[0]),
	.S(counter_s[0]),
	.Y(counter_cry_Y[0]),
	.B(counter),
	.C(counter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_277_FCO)
);
defparam \counter_cry[0] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter),
	.C(counter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[0])
);
defparam \counter_cry[1] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter),
	.C(counter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter),
	.C(counter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter),
	.C(counter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter),
	.C(counter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter),
	.C(counter_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter),
	.C(counter_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter),
	.C(counter_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter),
	.C(counter_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter),
	.C(counter_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter),
	.C(counter_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter),
	.C(counter_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter),
	.C(counter_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h48800;
// @7:61
  ARI1 \counter_s[15]  (
	.FCO(counter_s_FCO[15]),
	.S(counter_s_Z[15]),
	.Y(counter_s_Y[15]),
	.B(counter),
	.C(counter_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_s[15] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter),
	.C(counter_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h48800;
// @7:61
  ARI1 expected_data_s_278 (
	.FCO(expected_data_s_278_FCO),
	.S(expected_data_s_278_S),
	.Y(expected_data_s_278_Y),
	.B(expected_data),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam expected_data_s_278.INIT=20'h4AA00;
// @7:61
  ARI1 \expected_data_cry[0]  (
	.FCO(expected_data_cry_Z[0]),
	.S(expected_data_s[0]),
	.Y(expected_data_cry_Y[0]),
	.B(expected_data),
	.C(expected_data_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_s_278_FCO)
);
defparam \expected_data_cry[0] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[1]  (
	.FCO(expected_data_cry_Z[1]),
	.S(expected_data_s[1]),
	.Y(expected_data_cry_Y[1]),
	.B(expected_data),
	.C(expected_data_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[0])
);
defparam \expected_data_cry[1] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[2]  (
	.FCO(expected_data_cry_Z[2]),
	.S(expected_data_s[2]),
	.Y(expected_data_cry_Y[2]),
	.B(expected_data),
	.C(expected_data_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[1])
);
defparam \expected_data_cry[2] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[3]  (
	.FCO(expected_data_cry_Z[3]),
	.S(expected_data_s[3]),
	.Y(expected_data_cry_Y[3]),
	.B(expected_data),
	.C(expected_data_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[2])
);
defparam \expected_data_cry[3] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[4]  (
	.FCO(expected_data_cry_Z[4]),
	.S(expected_data_s[4]),
	.Y(expected_data_cry_Y[4]),
	.B(expected_data),
	.C(expected_data_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[3])
);
defparam \expected_data_cry[4] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[5]  (
	.FCO(expected_data_cry_Z[5]),
	.S(expected_data_s[5]),
	.Y(expected_data_cry_Y[5]),
	.B(expected_data),
	.C(expected_data_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[4])
);
defparam \expected_data_cry[5] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_s[7]  (
	.FCO(expected_data_s_FCO[7]),
	.S(expected_data_s_Z[7]),
	.Y(expected_data_s_Y[7]),
	.B(expected_data),
	.C(expected_data_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[6])
);
defparam \expected_data_s[7] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[6]  (
	.FCO(expected_data_cry_Z[6]),
	.S(expected_data_s[6]),
	.Y(expected_data_cry_Y[6]),
	.B(expected_data),
	.C(expected_data_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[5])
);
defparam \expected_data_cry[6] .INIT=20'h48800;
// @7:61
  ARI1 next_data_s_279 (
	.FCO(next_data_s_279_FCO),
	.S(next_data_s_279_S),
	.Y(next_data_s_279_Y),
	.B(next_data),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam next_data_s_279.INIT=20'h4AA00;
// @7:61
  ARI1 \next_data_cry[0]  (
	.FCO(next_data_cry_Z[0]),
	.S(next_data_s[0]),
	.Y(next_data_cry_Y[0]),
	.B(next_data),
	.C(next_data_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_s_279_FCO)
);
defparam \next_data_cry[0] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[1]  (
	.FCO(next_data_cry_Z[1]),
	.S(next_data_s[1]),
	.Y(next_data_cry_Y[1]),
	.B(next_data),
	.C(next_data_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[0])
);
defparam \next_data_cry[1] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[2]  (
	.FCO(next_data_cry_Z[2]),
	.S(next_data_s[2]),
	.Y(next_data_cry_Y[2]),
	.B(next_data),
	.C(next_data_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[1])
);
defparam \next_data_cry[2] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[3]  (
	.FCO(next_data_cry_Z[3]),
	.S(next_data_s[3]),
	.Y(next_data_cry_Y[3]),
	.B(next_data),
	.C(next_data_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[2])
);
defparam \next_data_cry[3] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[4]  (
	.FCO(next_data_cry_Z[4]),
	.S(next_data_s[4]),
	.Y(next_data_cry_Y[4]),
	.B(next_data),
	.C(next_data_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[3])
);
defparam \next_data_cry[4] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[5]  (
	.FCO(next_data_cry_Z[5]),
	.S(next_data_s[5]),
	.Y(next_data_cry_Y[5]),
	.B(next_data),
	.C(next_data_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[4])
);
defparam \next_data_cry[5] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_s[7]  (
	.FCO(next_data_s_FCO[7]),
	.S(next_data_s_Z[7]),
	.Y(next_data_s_Y[7]),
	.B(next_data),
	.C(next_data_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[6])
);
defparam \next_data_s[7] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[6]  (
	.FCO(next_data_cry_Z[6]),
	.S(next_data_s[6]),
	.Y(next_data_cry_Y[6]),
	.B(next_data),
	.C(next_data_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[5])
);
defparam \next_data_cry[6] .INIT=20'h48800;
// @7:80
  CFG4 un1_state_tpsram_access26_6_0 (
	.A(expected_data),
	.B(next_data),
	.C(N_50),
	.D(counter),
	.Y(un1_state_tpsram_access26_6_0_Z)
);
defparam un1_state_tpsram_access26_6_0.INIT=16'h001F;
// @7:80
  CFG4 state_tpsram_access_6_m5s4_1_0 (
	.A(expected_data),
	.B(next_data),
	.C(N_96),
	.D(counter),
	.Y(state_tpsram_access_6_m5s4_1_0_Z)
);
defparam state_tpsram_access_6_m5s4_1_0.INIT=16'hF0F1;
// @7:80
  CFG3 state_tpsram_access_6_m5s4_1_0_a2 (
	.A(expected_data),
	.B(counter),
	.C(next_data),
	.Y(N_13_i)
);
defparam state_tpsram_access_6_m5s4_1_0_a2.INIT=8'hFE;
// @7:80
  CFG2 \state_tpsram_access_6_0_a2_0_8[1]  (
	.A(expected_data),
	.B(next_data),
	.Y(N_121)
);
defparam \state_tpsram_access_6_0_a2_0_8[1] .INIT=4'h1;
// @7:117
  CFG2 un9_next_addr_ac0_1 (
	.A(N_333_i),
	.B(next_addr_Z[1]),
	.Y(un9_next_addr_c2)
);
defparam un9_next_addr_ac0_1.INIT=4'h8;
// @7:80
  CFG2 un1_state_tpsram_access_10_i_a2 (
	.A(counter),
	.B(next_data),
	.Y(N_120)
);
defparam un1_state_tpsram_access_10_i_a2.INIT=4'h1;
// @7:80
  CFG2 \o_TPSRAM_RADDR_sv_6[0]  (
	.A(state_tpsram_access_6_m5s4_1_0_Z),
	.B(N_333_i),
	.Y(o_TPSRAM_RADDR_sv_6_Z[0])
);
defparam \o_TPSRAM_RADDR_sv_6[0] .INIT=4'h1;
// @7:80
  CFG2 \next_addr_6[0]  (
	.A(un1_state_tpsram_access26_6_0_Z),
	.B(N_333_i),
	.Y(next_addr_6_Z[0])
);
defparam \next_addr_6[0] .INIT=4'h1;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_3 (
	.A(expected_data_Z[1]),
	.B(expected_data_Z[0]),
	.C(TPSRAM_C0_0_RD[1]),
	.D(TPSRAM_C0_0_RD[0]),
	.Y(un1_i_TPSRAM_RD_sv_NE_3_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_3.INIT=16'h7BDE;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_2 (
	.A(expected_data_Z[3]),
	.B(expected_data_Z[2]),
	.C(TPSRAM_C0_0_RD[3]),
	.D(TPSRAM_C0_0_RD[2]),
	.Y(un1_i_TPSRAM_RD_sv_NE_2_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_2.INIT=16'h7BDE;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_1 (
	.A(expected_data_Z[5]),
	.B(expected_data_Z[4]),
	.C(TPSRAM_C0_0_RD[5]),
	.D(TPSRAM_C0_0_RD[4]),
	.Y(un1_i_TPSRAM_RD_sv_NE_1_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_1.INIT=16'h7BDE;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_0 (
	.A(expected_data_Z[7]),
	.B(expected_data_Z[6]),
	.C(TPSRAM_C0_0_RD[7]),
	.D(TPSRAM_C0_0_RD[6]),
	.Y(un1_i_TPSRAM_RD_sv_NE_0_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_0.INIT=16'h7BDE;
// @7:80
  CFG3 \state_tpsram_access_6_0_a2_0_13[1]  (
	.A(counter_Z[3]),
	.B(N_121),
	.C(counter_Z[5]),
	.Y(state_tpsram_access_6_0_a2_0_13_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_13[1] .INIT=8'h80;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_12[1]  (
	.A(counter_Z[14]),
	.B(counter_Z[13]),
	.C(counter_Z[8]),
	.D(counter_Z[7]),
	.Y(state_tpsram_access_6_0_a2_0_12_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_12[1] .INIT=16'h8000;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_11[1]  (
	.A(counter_Z[4]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(state_tpsram_access_6_0_a2_0_11_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_11[1] .INIT=16'h0001;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_10[1]  (
	.A(counter_Z[11]),
	.B(counter_Z[10]),
	.C(counter_Z[9]),
	.D(counter_Z[6]),
	.Y(state_tpsram_access_6_0_a2_0_10_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_10[1] .INIT=16'h0001;
// @7:80
  CFG4 un1_state_tpsram_access26_5_i_o2_3 (
	.A(next_addr_Z[4]),
	.B(next_addr_Z[2]),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[1]),
	.Y(un1_state_tpsram_access26_5_i_o2_3_Z)
);
defparam un1_state_tpsram_access26_5_i_o2_3.INIT=16'hFEFF;
// @7:80
  CFG2 \state_tpsram_access_RNICU0J2[2]  (
	.A(counter),
	.B(expected_data),
	.Y(N_62_i)
);
defparam \state_tpsram_access_RNICU0J2[2] .INIT=4'h1;
// @7:80
  CFG3 \o_TPSRAM_RADDR_sv_6[1]  (
	.A(N_333_i),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[1]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[1])
);
defparam \o_TPSRAM_RADDR_sv_6[1] .INIT=8'h12;
// @7:80
  CFG3 \next_addr_6[1]  (
	.A(N_333_i),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[1]),
	.Y(next_addr_6_Z[1])
);
defparam \next_addr_6[1] .INIT=8'h12;
// @7:61
  CFG2 o_reset_n_RNO (
	.A(expected_data),
	.B(next_data),
	.Y(state_tpsram_access30_i)
);
defparam o_reset_n_RNO.INIT=4'hD;
// @7:61
  CFG2 \state_tpsram_access_RNIDV0J2[1]  (
	.A(expected_data),
	.B(next_data),
	.Y(N_95_i)
);
defparam \state_tpsram_access_RNIDV0J2[1] .INIT=4'h7;
// @7:61
  CFG3 \state_tpsram_access_RNIIDHS3[1]  (
	.A(next_data),
	.B(expected_data),
	.C(counter),
	.Y(un1_state_tpsram_access27_i)
);
defparam \state_tpsram_access_RNIIDHS3[1] .INIT=8'h27;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_14[1]  (
	.A(state_tpsram_access_6_0_a2_0_10_Z[1]),
	.B(counter),
	.C(counter_Z[15]),
	.D(counter_Z[12]),
	.Y(state_tpsram_access_6_0_a2_0_14_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_14[1] .INIT=16'h0008;
// @7:80
  CFG3 un1_state_tpsram_access26_5_i_o2 (
	.A(un1_state_tpsram_access26_5_i_o2_3_Z),
	.B(next_addr_Z[3]),
	.C(N_333_i),
	.Y(N_50)
);
defparam un1_state_tpsram_access26_5_i_o2.INIT=8'hEF;
// @7:117
  CFG3 un9_next_addr_ac0_5 (
	.A(next_addr_Z[2]),
	.B(un9_next_addr_c2),
	.C(next_addr_Z[3]),
	.Y(un9_next_addr_c4)
);
defparam un9_next_addr_ac0_5.INIT=8'h80;
// @7:80
  CFG3 \o_TPSRAM_RADDR_sv_6[2]  (
	.A(un9_next_addr_c2),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[2]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[2])
);
defparam \o_TPSRAM_RADDR_sv_6[2] .INIT=8'h12;
// @7:80
  CFG3 \next_addr_6[2]  (
	.A(un9_next_addr_c2),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[2]),
	.Y(next_addr_6_Z[2])
);
defparam \next_addr_6[2] .INIT=8'h12;
// @7:61
  CFG3 \state_tpsram_access_RNO[2]  (
	.A(counter),
	.B(N_121),
	.C(next_data),
	.Y(N_88_i)
);
defparam \state_tpsram_access_RNO[2] .INIT=8'h23;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE (
	.A(un1_i_TPSRAM_RD_sv_NE_3_Z),
	.B(un1_i_TPSRAM_RD_sv_NE_2_Z),
	.C(un1_i_TPSRAM_RD_sv_NE_1_Z),
	.D(un1_i_TPSRAM_RD_sv_NE_0_Z),
	.Y(tpsram_test_complete7)
);
defparam un1_i_TPSRAM_RD_sv_NE.INIT=16'hFFFE;
// @7:61
  CFG3 \state_tpsram_access_RNIIDHS3_0[1]  (
	.A(next_data),
	.B(expected_data),
	.C(counter),
	.Y(N_40_i)
);
defparam \state_tpsram_access_RNIIDHS3_0[1] .INIT=8'h12;
// @7:80
  CFG3 state_tpsram_access_6_m5s4_1_0_a2_0 (
	.A(counter),
	.B(N_50),
	.C(expected_data),
	.Y(N_96)
);
defparam state_tpsram_access_6_m5s4_1_0_a2_0.INIT=8'h01;
// @7:80
  CFG4 \o_TPSRAM_RADDR_sv_6[3]  (
	.A(un9_next_addr_c2),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[3]),
	.D(next_addr_Z[2]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[3])
);
defparam \o_TPSRAM_RADDR_sv_6[3] .INIT=16'h1230;
// @7:80
  CFG4 \next_addr_6[3]  (
	.A(un9_next_addr_c2),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[3]),
	.D(next_addr_Z[2]),
	.Y(next_addr_6_Z[3])
);
defparam \next_addr_6[3] .INIT=16'h1230;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0[1]  (
	.A(state_tpsram_access_6_0_a2_0_12_Z[1]),
	.B(state_tpsram_access_6_0_a2_0_11_Z[1]),
	.C(state_tpsram_access_6_0_a2_0_14_Z[1]),
	.D(state_tpsram_access_6_0_a2_0_13_Z[1]),
	.Y(N_113)
);
defparam \state_tpsram_access_6_0_a2_0[1] .INIT=16'h8000;
// @7:80
  CFG2 un1_state_tpsram_access_10_i_0 (
	.A(N_96),
	.B(N_120),
	.Y(un1_state_tpsram_access_10_i_0_Z)
);
defparam un1_state_tpsram_access_10_i_0.INIT=4'hE;
// @7:80
  CFG3 \o_TPSRAM_RADDR_sv_6[4]  (
	.A(un9_next_addr_c4),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[4]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[4])
);
defparam \o_TPSRAM_RADDR_sv_6[4] .INIT=8'h12;
// @7:80
  CFG3 \next_addr_6[4]  (
	.A(un9_next_addr_c4),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[4]),
	.Y(next_addr_6_Z[4])
);
defparam \next_addr_6[4] .INIT=8'h12;
// @7:61
  CFG2 o_TPSRAM_WEN_RNO (
	.A(N_50),
	.B(next_data),
	.Y(N_133_i)
);
defparam o_TPSRAM_WEN_RNO.INIT=4'h8;
// @7:61
  CFG4 un1_state_tpsram_access26_5_i_o2_RNI63ROA_0 (
	.A(counter),
	.B(N_50),
	.C(next_data),
	.D(expected_data),
	.Y(N_6_i)
);
defparam un1_state_tpsram_access26_5_i_o2_RNI63ROA_0.INIT=16'h0045;
// @7:80
  CFG3 \state_tpsram_access_6_0[1]  (
	.A(counter),
	.B(N_113),
	.C(next_data),
	.Y(state_tpsram_access_6[1])
);
defparam \state_tpsram_access_6_0[1] .INIT=8'hDC;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2[0]  (
	.A(expected_data),
	.B(counter),
	.C(N_50),
	.D(tpsram_test_complete7),
	.Y(N_114)
);
defparam \state_tpsram_access_6_0_a2[0] .INIT=16'hAA8A;
// @7:80
  CFG4 \o_TPSRAM_RADDR_sv_6[5]  (
	.A(un9_next_addr_c4),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[4]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[5])
);
defparam \o_TPSRAM_RADDR_sv_6[5] .INIT=16'h1230;
// @7:80
  CFG4 \next_addr_6[5]  (
	.A(un9_next_addr_c4),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[4]),
	.Y(next_addr_6_Z[5])
);
defparam \next_addr_6[5] .INIT=16'h1230;
// @7:61
  CFG3 o_TPSRAM_REN_RNO (
	.A(N_50),
	.B(expected_data),
	.C(N_121),
	.Y(N_145_i)
);
defparam o_TPSRAM_REN_RNO.INIT=8'h0B;
// @7:80
  CFG4 un1_state_tpsram_access26_3_i_0 (
	.A(next_data),
	.B(expected_data),
	.C(N_120),
	.D(tpsram_test_complete7),
	.Y(N_44)
);
defparam un1_state_tpsram_access26_3_i_0.INIT=16'hF8B8;
  CFG4 un1_state_tpsram_access_10_i_a2_RNI1G6KD (
	.A(N_96),
	.B(tpsram_test_complete7),
	.C(expected_data),
	.D(N_120),
	.Y(expected_datae)
);
defparam un1_state_tpsram_access_10_i_a2_RNI1G6KD.INIT=16'hBFAA;
// @7:61
  CFG4 un1_state_tpsram_access26_5_i_o2_RNI63ROA (
	.A(counter),
	.B(N_50),
	.C(next_data),
	.D(expected_data),
	.Y(N_80_i)
);
defparam un1_state_tpsram_access26_5_i_o2_RNI63ROA.INIT=16'h04B5;
// @7:80
  CFG4 \state_tpsram_access_6_0[0]  (
	.A(N_113),
	.B(N_121),
	.C(N_114),
	.D(N_96),
	.Y(state_tpsram_access_6[0])
);
defparam \state_tpsram_access_6_0[0] .INIT=16'hFFF4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ram_intferface */

module Dev_Restart_after_IAP_blk (
  POWER_ON_RESET_N,
  teste_sb_0_FIC_0_CLK
)
;
input POWER_ON_RESET_N ;
input teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire teste_sb_0_FIC_0_CLK ;
wire [7:0] TPSRAM_C0_0_RD;
wire [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv;
wire [7:0] Ram_intferface_0_o_TPSRAM_WD;
wire [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv;
wire Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire GND ;
wire VCC ;
// @13:51
  TAMPER_C0 TAMPER_C0_0 (
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n)
);
// @13:67
  TPSRAM_C0 TPSRAM_C0_0 (
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN)
);
  Ram_intferface Ram_intferface_0 (
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.POWER_ON_RESET_N(POWER_ON_RESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Dev_Restart_after_IAP_blk */

module teste (
  DEVRST_N,
  MMUART_0_RXD_F2M,
  SPI_0_DI,
  MEMADDR,
  MMUART_0_TXD_M2F,
  SPI_0_DO,
  SRAMBYTEN,
  SRAMCSN,
  SRAMOEN,
  SRAMWEN,
  MEMDATA,
  SPI_0_CLK,
  SPI_0_SS0
)
;
input DEVRST_N ;
input MMUART_0_RXD_F2M ;
input SPI_0_DI ;
output [10:0] MEMADDR ;
output MMUART_0_TXD_M2F ;
output SPI_0_DO /* synthesis syn_tristate = 1 */ ;
output [1:0] SRAMBYTEN ;
output [0:0] SRAMCSN ;
output SRAMOEN ;
output SRAMWEN ;
inout [15:0] MEMDATA /* synthesis syn_tristate = 1 */ ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire MMUART_0_RXD_F2M ;
wire SPI_0_DI ;
wire MMUART_0_TXD_M2F ;
wire SPI_0_DO ;
wire SRAMOEN ;
wire SRAMWEN ;
wire SPI_0_CLK ;
wire SPI_0_SS0 ;
wire [27:2] teste_sb_0_AMBA_SLAVE_0_HADDR;
wire [30:1] teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA;
wire [27:27] teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHADDR;
wire [0:0] teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg;
wire [27:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg;
wire [17:15] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg;
wire [1:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_count_3;
wire [1:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg;
wire [1:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_count;
wire [15:0] MEMDATA_in;
wire [0:0] SRAMCSN_c;
wire [0:0] teste_sb_0_AMBA_SLAVE_0_HSIZE;
wire [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA;
wire [2:2] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1;
wire [0:0] teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterAddrInProg;
wire [31:24] teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0;
wire [1:1] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg_fast;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire MEMDATAOut0 ;
wire MEMDATAOut1 ;
wire MEMDATAOut2 ;
wire MEMDATAOut3 ;
wire MEMDATAOut4 ;
wire MEMDATAOut5 ;
wire MEMDATAOut6 ;
wire MEMDATAOut7 ;
wire MEMDATAOut8 ;
wire MEMDATAOut9 ;
wire MEMDATAOut10 ;
wire MEMDATAOut11 ;
wire MEMDATAOut12 ;
wire MEMDATAOut13 ;
wire MEMDATAOut14 ;
wire MEMDATAOut15 ;
wire teste_sb_0_POWER_ON_RESET_N ;
wire GATEDHTRANS ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_ACRegEn ;
wire trans_split_reset_18_iv ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HoldHreadyLow21 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HoldHreadyLow12 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_0_sqmuxa_i ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_0_sqmuxa_2 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_SelHaddrReg ;
wire MMUART_0_RXD_F2M_c ;
wire MMUART_0_TXD_M2F_c ;
wire SRAMOEN_c ;
wire SRAMWEN_c ;
wire m8_1 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_en ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_13 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_570 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_536 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_7 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_4 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_577 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_574 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_573 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_572 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_543 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_540 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_539 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_538 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_564 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_530 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_560 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_526 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_559 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_525 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_557 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_523 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_520 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_524 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_537 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_542 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_554 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_558 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_561 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_563 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_571 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_576 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_541 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_575 ;
wire teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_un1_HTRANS_0 ;
wire N_111_mux_i ;
wire N_112_mux_i ;
wire N_16_0_i ;
wire N_57_i ;
wire N_68_i ;
wire N_122_i ;
wire N_28_0_i ;
wire N_33_0_i ;
wire N_38_0_i ;
wire N_65_i ;
wire N_128_i ;
wire N_72_i ;
wire N_77_i ;
wire N_134_i ;
wire N_135_i ;
wire N_136_i ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_334_i ;
wire N_31_0_i ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_566_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_532_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_1 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_2 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_3 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_4 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_568_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_534_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_567_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_533_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_7 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_555_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_521_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_8 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_565_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_531_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_562_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_528_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_11 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_556_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_522_0 ;
wire N_4_0 ;
wire N_6_0 ;
wire N_8_0 ;
wire N_9_1 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_569_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_535_0 ;
wire N_4_0_0 ;
wire N_6_0_0 ;
wire N_8_0_0 ;
wire N_9_2 ;
wire N_4_0_1 ;
wire N_6_0_1 ;
wire N_8_0_1 ;
wire N_9_1_0 ;
wire N_4_0_2 ;
wire N_6_0_2 ;
wire N_8_0_2 ;
wire N_9_1_1 ;
wire N_4_0_3 ;
wire N_6_0_3 ;
wire N_8_0_3 ;
wire N_9_1_2 ;
wire N_136_i_fast ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i ;
wire teste_sb_0_FIC_0_CLK_i ;
// @29:32
  INBUF MMUART_0_RXD_F2M_ibuf (
	.Y(MMUART_0_RXD_F2M_c),
	.PAD(MMUART_0_RXD_F2M)
);
// @29:47
  BIBUF \MEMDATA_iobuf[0]  (
	.Y(MEMDATA_in[0]),
	.PAD(MEMDATA[0]),
	.D(MEMDATAOut0),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[1]  (
	.Y(MEMDATA_in[1]),
	.PAD(MEMDATA[1]),
	.D(MEMDATAOut1),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[2]  (
	.Y(MEMDATA_in[2]),
	.PAD(MEMDATA[2]),
	.D(MEMDATAOut2),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[3]  (
	.Y(MEMDATA_in[3]),
	.PAD(MEMDATA[3]),
	.D(MEMDATAOut3),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[4]  (
	.Y(MEMDATA_in[4]),
	.PAD(MEMDATA[4]),
	.D(MEMDATAOut4),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[5]  (
	.Y(MEMDATA_in[5]),
	.PAD(MEMDATA[5]),
	.D(MEMDATAOut5),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[6]  (
	.Y(MEMDATA_in[6]),
	.PAD(MEMDATA[6]),
	.D(MEMDATAOut6),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[7]  (
	.Y(MEMDATA_in[7]),
	.PAD(MEMDATA[7]),
	.D(MEMDATAOut7),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[8]  (
	.Y(MEMDATA_in[8]),
	.PAD(MEMDATA[8]),
	.D(MEMDATAOut8),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[9]  (
	.Y(MEMDATA_in[9]),
	.PAD(MEMDATA[9]),
	.D(MEMDATAOut9),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[10]  (
	.Y(MEMDATA_in[10]),
	.PAD(MEMDATA[10]),
	.D(MEMDATAOut10),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[11]  (
	.Y(MEMDATA_in[11]),
	.PAD(MEMDATA[11]),
	.D(MEMDATAOut11),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[12]  (
	.Y(MEMDATA_in[12]),
	.PAD(MEMDATA[12]),
	.D(MEMDATAOut12),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[13]  (
	.Y(MEMDATA_in[13]),
	.PAD(MEMDATA[13]),
	.D(MEMDATAOut13),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[14]  (
	.Y(MEMDATA_in[14]),
	.PAD(MEMDATA[14]),
	.D(MEMDATAOut14),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:47
  BIBUF \MEMDATA_iobuf[15]  (
	.Y(MEMDATA_in[15]),
	.PAD(MEMDATA[15]),
	.D(MEMDATAOut15),
	.E(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[0]  (
	.PAD(MEMADDR[0]),
	.D(N_77_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[1]  (
	.PAD(MEMADDR[1]),
	.D(N_72_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[2]  (
	.PAD(MEMADDR[2]),
	.D(N_128_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[3]  (
	.PAD(MEMADDR[3]),
	.D(N_65_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[4]  (
	.PAD(MEMADDR[4]),
	.D(N_38_0_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[5]  (
	.PAD(MEMADDR[5]),
	.D(N_33_0_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[6]  (
	.PAD(MEMADDR[6]),
	.D(N_28_0_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[7]  (
	.PAD(MEMADDR[7]),
	.D(N_122_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[8]  (
	.PAD(MEMADDR[8]),
	.D(N_68_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[9]  (
	.PAD(MEMADDR[9]),
	.D(N_57_i)
);
// @29:37
  OUTBUF \MEMADDR_obuf[10]  (
	.PAD(MEMADDR[10]),
	.D(N_16_0_i)
);
// @29:38
  OUTBUF MMUART_0_TXD_M2F_obuf (
	.PAD(MMUART_0_TXD_M2F),
	.D(MMUART_0_TXD_M2F_c)
);
// @29:40
  OUTBUF \SRAMBYTEN_obuf[0]  (
	.PAD(SRAMBYTEN[0]),
	.D(N_112_mux_i)
);
// @29:40
  OUTBUF \SRAMBYTEN_obuf[1]  (
	.PAD(SRAMBYTEN[1]),
	.D(N_111_mux_i)
);
// @29:41
  OUTBUF \SRAMCSN_obuf[0]  (
	.PAD(SRAMCSN[0]),
	.D(SRAMCSN_c[0])
);
// @29:42
  OUTBUF SRAMOEN_obuf (
	.PAD(SRAMOEN),
	.D(SRAMOEN_c)
);
// @29:43
  OUTBUF SRAMWEN_obuf (
	.PAD(SRAMWEN),
	.D(SRAMWEN_c)
);
  CFG3 \MEMDATA_iobuf_RNO_2[11]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[3]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_8_0_3)
);
defparam \MEMDATA_iobuf_RNO_2[11] .INIT=8'h53;
  CFG3 \MEMDATA_iobuf_RNO_3[11]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[27]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_6_0_3)
);
defparam \MEMDATA_iobuf_RNO_3[11] .INIT=8'h53;
  CFG4 \MEMDATA_iobuf_RNO_1[11]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[27]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156),
	.Y(N_4_0_3)
);
defparam \MEMDATA_iobuf_RNO_1[11] .INIT=16'hCA00;
  CFG3 \MEMDATA_iobuf_RNO_0[11]  (
	.A(m8_1),
	.B(N_8_0_3),
	.C(N_6_0_3),
	.Y(N_9_1_2)
);
defparam \MEMDATA_iobuf_RNO_0[11] .INIT=8'hD8;
  CFG4 \MEMDATA_iobuf_RNO[11]  (
	.A(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.B(N_9_1_2),
	.C(N_4_0_3),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1[2]),
	.Y(MEMDATAOut11)
);
defparam \MEMDATA_iobuf_RNO[11] .INIT=16'h22A0;
  CFG3 \MEMDATA_iobuf_RNO_2[9]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_8_0_2)
);
defparam \MEMDATA_iobuf_RNO_2[9] .INIT=8'h53;
  CFG3 \MEMDATA_iobuf_RNO_3[9]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_6_0_2)
);
defparam \MEMDATA_iobuf_RNO_3[9] .INIT=8'h53;
  CFG4 \MEMDATA_iobuf_RNO_1[9]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156),
	.Y(N_4_0_2)
);
defparam \MEMDATA_iobuf_RNO_1[9] .INIT=16'hCA00;
  CFG3 \MEMDATA_iobuf_RNO_0[9]  (
	.A(m8_1),
	.B(N_8_0_2),
	.C(N_6_0_2),
	.Y(N_9_1_1)
);
defparam \MEMDATA_iobuf_RNO_0[9] .INIT=8'hD8;
  CFG4 \MEMDATA_iobuf_RNO[9]  (
	.A(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.B(N_9_1_1),
	.C(N_4_0_2),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1[2]),
	.Y(MEMDATAOut9)
);
defparam \MEMDATA_iobuf_RNO[9] .INIT=16'h22A0;
  CFG3 \MEMDATA_iobuf_RNO_2[13]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[13]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[5]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_8_0_1)
);
defparam \MEMDATA_iobuf_RNO_2[13] .INIT=8'h53;
  CFG3 \MEMDATA_iobuf_RNO_3[13]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[29]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[21]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_6_0_1)
);
defparam \MEMDATA_iobuf_RNO_3[13] .INIT=8'h53;
  CFG4 \MEMDATA_iobuf_RNO_1[13]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[29]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[13]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156),
	.Y(N_4_0_1)
);
defparam \MEMDATA_iobuf_RNO_1[13] .INIT=16'hCA00;
  CFG3 \MEMDATA_iobuf_RNO_0[13]  (
	.A(m8_1),
	.B(N_8_0_1),
	.C(N_6_0_1),
	.Y(N_9_1_0)
);
defparam \MEMDATA_iobuf_RNO_0[13] .INIT=8'hD8;
  CFG4 \MEMDATA_iobuf_RNO[13]  (
	.A(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.B(N_9_1_0),
	.C(N_4_0_1),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1[2]),
	.Y(MEMDATAOut13)
);
defparam \MEMDATA_iobuf_RNO[13] .INIT=16'h22A0;
  CFG3 \MEMDATA_iobuf_RNO_2[14]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[14]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[6]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_8_0_0)
);
defparam \MEMDATA_iobuf_RNO_2[14] .INIT=8'h53;
  CFG3 \MEMDATA_iobuf_RNO_3[14]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[30]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[22]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_6_0_0)
);
defparam \MEMDATA_iobuf_RNO_3[14] .INIT=8'h53;
  CFG4 \MEMDATA_iobuf_RNO_1[14]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[30]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[14]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156),
	.Y(N_4_0_0)
);
defparam \MEMDATA_iobuf_RNO_1[14] .INIT=16'hCA00;
  CFG3 \MEMDATA_iobuf_RNO_0[14]  (
	.A(m8_1),
	.B(N_8_0_0),
	.C(N_6_0_0),
	.Y(N_9_2)
);
defparam \MEMDATA_iobuf_RNO_0[14] .INIT=8'hD8;
  CFG4 \MEMDATA_iobuf_RNO[14]  (
	.A(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.B(N_9_2),
	.C(N_4_0_0),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1[2]),
	.Y(MEMDATAOut14)
);
defparam \MEMDATA_iobuf_RNO[14] .INIT=16'h22A0;
  CFG3 \MEMDATA_iobuf_RNO_2[12]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[12]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[4]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_8_0)
);
defparam \MEMDATA_iobuf_RNO_2[12] .INIT=8'h53;
  CFG3 \MEMDATA_iobuf_RNO_3[12]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[28]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[20]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.Y(N_6_0)
);
defparam \MEMDATA_iobuf_RNO_3[12] .INIT=8'h53;
  CFG4 \MEMDATA_iobuf_RNO_1[12]  (
	.A(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[28]),
	.B(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[12]),
	.C(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156),
	.Y(N_4_0)
);
defparam \MEMDATA_iobuf_RNO_1[12] .INIT=16'hCA00;
  CFG3 \MEMDATA_iobuf_RNO_0[12]  (
	.A(m8_1),
	.B(N_8_0),
	.C(N_6_0),
	.Y(N_9_1)
);
defparam \MEMDATA_iobuf_RNO_0[12] .INIT=8'hD8;
  CFG4 \MEMDATA_iobuf_RNO[12]  (
	.A(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.B(N_9_1),
	.C(N_4_0),
	.D(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1[2]),
	.Y(MEMDATAOut12)
);
defparam \MEMDATA_iobuf_RNO[12] .INIT=16'h22A0;
// @29:135
  CoreMemCtrl_C0 CoreMemCtrl_C0_0 (
	.HsizeReg_fast_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg_fast[1]),
	.SRAMCSN_c_0(SRAMCSN_c[0]),
	.masterAddrInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterAddrInProg[0]),
	.HsizeReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg[1:0]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE[0]),
	.HaddrReg_27(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[27]),
	.HaddrReg_1(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[1]),
	.HaddrReg_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[0]),
	.HaddrReg_12(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[12]),
	.HaddrReg_11(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[11]),
	.HaddrReg_10(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[10]),
	.HaddrReg_9(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[9]),
	.HaddrReg_8(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[8]),
	.HaddrReg_7(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[7]),
	.HaddrReg_6(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[6]),
	.HaddrReg_5(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[5]),
	.HaddrReg_4(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[4]),
	.HaddrReg_3(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[3]),
	.HaddrReg_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[2]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_25(teste_sb_0_AMBA_SLAVE_0_HADDR[27]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR[12]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR[11]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR[10]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_7(teste_sb_0_AMBA_SLAVE_0_HADDR[9]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_6(teste_sb_0_AMBA_SLAVE_0_HADDR[8]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_5(teste_sb_0_AMBA_SLAVE_0_HADDR[7]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_4(teste_sb_0_AMBA_SLAVE_0_HADDR[6]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_3(teste_sb_0_AMBA_SLAVE_0_HADDR[5]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_2(teste_sb_0_AMBA_SLAVE_0_HADDR[4]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR[3]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR[2]),
	.MEMDATAInReg_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg[17]),
	.MEMDATAInReg_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg[15]),
	.trans_split_count(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_count[1:0]),
	.trans_split_count_3(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_count_3[1:0]),
	.masterDataInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[18]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[16]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[8]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[27]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[28]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[29]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[13]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[30]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[14]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[20]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[4]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[3]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[21]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[5]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[22]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[6]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.MEMDATAOut_2_1_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_2_1[2]),
	.MEMDATA_in(MEMDATA_in[15:0]),
	.teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31:24]),
	.M0GATEDHADDR_0(teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHADDR[27]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_2(teste_sb_0_AMBA_SLAVE_0_HWDATA[2]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_10(teste_sb_0_AMBA_SLAVE_0_HWDATA[10]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_18(teste_sb_0_AMBA_SLAVE_0_HWDATA[18]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_26(teste_sb_0_AMBA_SLAVE_0_HWDATA[26]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_24(teste_sb_0_AMBA_SLAVE_0_HWDATA[24]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0(teste_sb_0_AMBA_SLAVE_0_HWDATA[0]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_31(teste_sb_0_AMBA_SLAVE_0_HWDATA[31]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_23(teste_sb_0_AMBA_SLAVE_0_HWDATA[23]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_16(teste_sb_0_AMBA_SLAVE_0_HWDATA[16]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_7(teste_sb_0_AMBA_SLAVE_0_HWDATA[7]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_15(teste_sb_0_AMBA_SLAVE_0_HWDATA[15]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_8(teste_sb_0_AMBA_SLAVE_0_HWDATA[8]),
	.iMEMDATAOEN_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN_i),
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.N_136_i_fast(N_136_i_fast),
	.ACRegEn(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_ACRegEn),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.SelHaddrReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_SelHaddrReg),
	.SRAMWEN_c(SRAMWEN_c),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.SRAMOEN_c(SRAMOEN_c),
	.popfeedthru_unused(popfeedthru_unused),
	.iFLASHCSN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.N_134_i(N_134_i),
	.N_135_i(N_135_i),
	.N_136_i(N_136_i),
	.m8_1(m8_1),
	.N_560(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_560),
	.N_557(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_557),
	.N_559(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_559),
	.N_554(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_554),
	.N_561(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_561),
	.N_556_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_556_0),
	.N_569_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_569_0),
	.HRDATA_sn_N_7(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_7),
	.N_525(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_525),
	.HRDATA_sn_N_4(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_4),
	.N_526(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_526),
	.N_524(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_524),
	.N_523(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_523),
	.un1_MEMDATAOut_1_sqmuxa_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.MEMDATAOut156(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut156),
	.N_520(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_520),
	.N_538(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_538),
	.un1_MEMDATAOut_0_sqmuxa_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_0_sqmuxa_i),
	.MEMDATAOut_0_sqmuxa_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_0_sqmuxa_2),
	.N_564(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_564),
	.N_530(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_530),
	.N_542(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_542),
	.MEMDATAOut0(MEMDATAOut0),
	.N_536(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_536),
	.N_533_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_533_0),
	.MEMDATAOut1(MEMDATAOut1),
	.N_521_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_521_0),
	.N_555_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_555_0),
	.MEMDATAOut6(MEMDATAOut6),
	.N_534_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_534_0),
	.MEMDATAOut5(MEMDATAOut5),
	.N_541(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_541),
	.N_540(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_540),
	.MEMDATAOut7(MEMDATAOut7),
	.N_543(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_543),
	.MEMDATAOut2(MEMDATAOut2),
	.N_558(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_558),
	.MEMDATAOut3(MEMDATAOut3),
	.N_539(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_539),
	.MEMDATAOut4(MEMDATAOut4),
	.N_532_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_532_0),
	.N_31_0_i(N_31_0_i),
	.N_535_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_535_0),
	.N_522_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_522_0),
	.HRDATA_sn_N_13(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_13),
	.g1_11(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_11),
	.N_528_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_528_0),
	.N_562_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_562_0),
	.N_531_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_531_0),
	.N_565_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_565_0),
	.g1_8(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_8),
	.g1_7(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_7),
	.N_567_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_567_0),
	.N_568_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_568_0),
	.g1_4(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_4),
	.g1_3(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_3),
	.g1_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_2),
	.g1_1(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_1),
	.N_566_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_566_0),
	.g1(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1),
	.N_537(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_537),
	.HoldHreadyLow12(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HoldHreadyLow12),
	.HoldHreadyLow21(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HoldHreadyLow21),
	.N_334_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_334_i),
	.N_575(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_575),
	.N_576(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_576),
	.N_571(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_571),
	.N_572(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_572),
	.N_573(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_573),
	.N_574(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_574),
	.N_577(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_577),
	.N_570(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_570),
	.trans_split_en(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_en),
	.N_563(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_563),
	.MEMDATAOut15(MEMDATAOut15),
	.MEMDATAOut10(MEMDATAOut10),
	.MEMDATAOut8(MEMDATAOut8),
	.trans_split_reset_18_iv(trans_split_reset_18_iv),
	.GATEDHTRANS(GATEDHTRANS),
	.un1_HTRANS_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_un1_HTRANS_0)
);
// @29:171
  teste_sb teste_sb_0 (
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[18]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_15(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[16]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_7(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[8]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_2(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[3]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_3(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[4]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_4(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[5]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_5(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[6]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_11(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_12(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[13]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_13(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[14]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_16(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_19(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[20]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_20(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[21]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_21(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[22]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_26(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[27]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_27(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[28]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_28(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[29]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_29(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[30]),
	.masterDataInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.masterAddrInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterAddrInProg[0]),
	.trans_split_count(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_count[1:0]),
	.HsizeReg_fast_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg_fast[1]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_10(teste_sb_0_AMBA_SLAVE_0_HWDATA[10]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_2(teste_sb_0_AMBA_SLAVE_0_HWDATA[2]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_7(teste_sb_0_AMBA_SLAVE_0_HWDATA[7]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_15(teste_sb_0_AMBA_SLAVE_0_HWDATA[15]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_18(teste_sb_0_AMBA_SLAVE_0_HWDATA[18]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_23(teste_sb_0_AMBA_SLAVE_0_HWDATA[23]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_26(teste_sb_0_AMBA_SLAVE_0_HWDATA[26]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_31(teste_sb_0_AMBA_SLAVE_0_HWDATA[31]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_24(teste_sb_0_AMBA_SLAVE_0_HWDATA[24]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_16(teste_sb_0_AMBA_SLAVE_0_HWDATA[16]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0(teste_sb_0_AMBA_SLAVE_0_HWDATA[0]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_8(teste_sb_0_AMBA_SLAVE_0_HWDATA[8]),
	.HaddrReg_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[0]),
	.HaddrReg_1(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[1]),
	.HaddrReg_27(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[27]),
	.HaddrReg_3(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[3]),
	.HaddrReg_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[2]),
	.HaddrReg_11(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[11]),
	.HaddrReg_10(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[10]),
	.HaddrReg_9(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[9]),
	.HaddrReg_5(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[5]),
	.HaddrReg_4(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[4]),
	.HaddrReg_8(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[8]),
	.HaddrReg_6(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[6]),
	.HaddrReg_12(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[12]),
	.HaddrReg_7(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[7]),
	.HsizeReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg[1:0]),
	.SRAMCSN_c_0(SRAMCSN_c[0]),
	.trans_split_count_3(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_count_3[1:0]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE[0]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_25(teste_sb_0_AMBA_SLAVE_0_HADDR[27]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR[2]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR[3]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_2(teste_sb_0_AMBA_SLAVE_0_HADDR[4]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_3(teste_sb_0_AMBA_SLAVE_0_HADDR[5]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_4(teste_sb_0_AMBA_SLAVE_0_HADDR[6]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_5(teste_sb_0_AMBA_SLAVE_0_HADDR[7]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_6(teste_sb_0_AMBA_SLAVE_0_HADDR[8]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_7(teste_sb_0_AMBA_SLAVE_0_HADDR[9]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR[10]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR[11]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR[12]),
	.M0GATEDHADDR_0(teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHADDR[27]),
	.MEMDATAInReg_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg[15]),
	.MEMDATAInReg_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg[17]),
	.MEMDATA_in_6(MEMDATA_in[7]),
	.MEMDATA_in_14(MEMDATA_in[15]),
	.MEMDATA_in_0(MEMDATA_in[1]),
	.MEMDATA_in_8(MEMDATA_in[9]),
	.teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0(teste_sb_0_AMBA_SLAVE_0_HRDATA_1_0[31:24]),
	.SPI_0_SS0(SPI_0_SS0),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_CLK(SPI_0_CLK),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.N_334_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_334_i),
	.un1_MEMDATAOut_0_sqmuxa_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_0_sqmuxa_i),
	.N_136_i_fast(N_136_i_fast),
	.HoldHreadyLow12(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HoldHreadyLow12),
	.SelHaddrReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_SelHaddrReg),
	.MEMDATAOut_0_sqmuxa_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_0_sqmuxa_2),
	.HoldHreadyLow21(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HoldHreadyLow21),
	.N_134_i(N_134_i),
	.N_135_i(N_135_i),
	.N_136_i(N_136_i),
	.un1_MEMDATAOut_1_sqmuxa_i(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_un1_MEMDATAOut_1_sqmuxa_i),
	.N_31_0_i(N_31_0_i),
	.N_111_mux_i(N_111_mux_i),
	.trans_split_en(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_trans_split_en),
	.trans_split_reset_18_iv(trans_split_reset_18_iv),
	.N_112_mux_i(N_112_mux_i),
	.un1_HTRANS_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_un1_HTRANS_0),
	.N_72_i(N_72_i),
	.N_77_i(N_77_i),
	.N_57_i(N_57_i),
	.N_68_i(N_68_i),
	.N_65_i(N_65_i),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.N_128_i(N_128_i),
	.N_38_0_i(N_38_0_i),
	.N_33_0_i(N_33_0_i),
	.N_28_0_i(N_28_0_i),
	.N_122_i(N_122_i),
	.N_16_0_i(N_16_0_i),
	.GATEDHTRANS(GATEDHTRANS),
	.HRDATA_sn_N_4(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_4),
	.HRDATA_sn_N_7(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_7),
	.iFLASHCSN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.N_561(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_561),
	.HRDATA_sn_N_13(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HRDATA_sn_N_13),
	.N_535_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_535_0),
	.N_569_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_569_0),
	.N_522_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_522_0),
	.N_556_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_556_0),
	.g1_11(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_11),
	.N_562_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_562_0),
	.N_528_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_528_0),
	.N_565_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_565_0),
	.N_531_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_531_0),
	.g1_8(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_8),
	.N_555_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_555_0),
	.N_521_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_521_0),
	.g1_7(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_7),
	.N_567_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_567_0),
	.N_533_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_533_0),
	.N_568_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_568_0),
	.N_534_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_534_0),
	.g1_4(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_4),
	.g1_3(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_3),
	.g1_2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_2),
	.g1_1(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1_1),
	.N_566_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_566_0),
	.N_532_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_532_0),
	.g1(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g1),
	.N_575(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_575),
	.N_541(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_541),
	.N_570(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_570),
	.N_536(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_536),
	.N_576(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_576),
	.N_542(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_542),
	.N_571(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_571),
	.N_537(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_537),
	.N_572(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_572),
	.N_538(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_538),
	.N_573(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_573),
	.N_539(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_539),
	.N_574(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_574),
	.N_540(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_540),
	.N_577(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_577),
	.N_543(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_543),
	.N_563(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_563),
	.N_558(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_558),
	.N_524(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_524),
	.N_554(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_554),
	.N_520(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_520),
	.N_523(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_523),
	.N_557(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_557),
	.N_525(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_525),
	.N_559(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_559),
	.N_526(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_526),
	.N_560(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_560),
	.N_564(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_564),
	.N_530(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_530),
	.ACRegEn(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_ACRegEn),
	.popfeedthru_unused(popfeedthru_unused),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.DEVRST_N(DEVRST_N),
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N)
);
  Dev_Restart_after_IAP_blk Dev_Restart_after_IAP_blk_0 (
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste */

