$date
	Sun Aug 18 20:35:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux8way16 $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 16 $ c [15:0] $end
$var reg 16 % d [15:0] $end
$var reg 16 & e [15:0] $end
$var reg 16 ' f [15:0] $end
$var reg 16 ( g [15:0] $end
$var reg 16 ) h [15:0] $end
$var reg 3 * sel [2:0] $end
$scope module uut $end
$var wire 16 + a [15:0] $end
$var wire 16 , b [15:0] $end
$var wire 16 - c [15:0] $end
$var wire 16 . d [15:0] $end
$var wire 16 / e [15:0] $end
$var wire 16 0 f [15:0] $end
$var wire 16 1 g [15:0] $end
$var wire 16 2 h [15:0] $end
$var wire 3 3 sel [2:0] $end
$var wire 16 4 y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010101010101010 4
b0 3
b1101111011110000 2
b1001101010111100 1
b101011001111000 0
b1001000110100 /
b1111000011110000 .
b111100001111 -
b101010101010101 ,
b1010101010101010 +
b0 *
b1101111011110000 )
b1001101010111100 (
b101011001111000 '
b1001000110100 &
b1111000011110000 %
b111100001111 $
b101010101010101 #
b1010101010101010 "
b1010101010101010 !
$end
#10
b101010101010101 !
b101010101010101 4
b1 *
b1 3
#20
b111100001111 !
b111100001111 4
b10 *
b10 3
#30
b1111000011110000 !
b1111000011110000 4
b11 *
b11 3
#40
b1001000110100 !
b1001000110100 4
b100 *
b100 3
#50
b101011001111000 !
b101011001111000 4
b101 *
b101 3
#60
b1001101010111100 !
b1001101010111100 4
b110 *
b110 3
#70
b1101111011110000 !
b1101111011110000 4
b111 *
b111 3
#80
