// Seed: 1481812883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output tri0 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1 == 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1
    , id_24,
    output tri0 id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    output logic id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    inout tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri id_19,
    output wor id_20,
    input tri1 id_21,
    input tri0 id_22
);
  always_latch @(negedge (id_17) ^ id_0) id_7 <= 1;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
  wire id_25;
endmodule
