<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › dcr-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dcr-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Common DCR / SDR / CPR register definitions used on various IBM/AMCC</span>
<span class="cm"> * 4xx processors</span>
<span class="cm"> *</span>
<span class="cm"> *    Copyright 2007 Benjamin Herrenschmidt, IBM Corp</span>
<span class="cm"> *                   &lt;benh@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Mostly lifted from asm-ppc/ibm4xx.h by</span>
<span class="cm"> *</span>
<span class="cm"> *    Copyright (c) 1999 Grant Erickson &lt;grant@lcse.umn.edu&gt;</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __DCR_REGS_H__</span>
<span class="cp">#define __DCR_REGS_H__</span>

<span class="cm">/*</span>
<span class="cm"> * Most DCRs used for controlling devices such as the MAL, DMA engine,</span>
<span class="cm"> * etc... are obtained for the device tree.</span>
<span class="cm"> *</span>
<span class="cm"> * The definitions in this files are fixed DCRs and indirect DCRs that</span>
<span class="cm"> * are commonly used outside of specific drivers or refer to core</span>
<span class="cm"> * common registers that may occasionally have to be tweaked outside</span>
<span class="cm"> * of the driver main register set</span>
<span class="cm"> */</span>

<span class="cm">/* CPRs (440GX and 440SP/440SPe) */</span>
<span class="cp">#define DCRN_CPR0_CONFIG_ADDR	0xc</span>
<span class="cp">#define DCRN_CPR0_CONFIG_DATA	0xd</span>

<span class="cm">/* SDRs (440GX and 440SP/440SPe) */</span>
<span class="cp">#define DCRN_SDR0_CONFIG_ADDR 	0xe</span>
<span class="cp">#define DCRN_SDR0_CONFIG_DATA	0xf</span>

<span class="cp">#define SDR0_PFC0		0x4100</span>
<span class="cp">#define SDR0_PFC1		0x4101</span>
<span class="cp">#define SDR0_PFC1_EPS		0x1c00000</span>
<span class="cp">#define SDR0_PFC1_EPS_SHIFT	22</span>
<span class="cp">#define SDR0_PFC1_RMII		0x02000000</span>
<span class="cp">#define SDR0_MFR		0x4300</span>
<span class="cp">#define SDR0_MFR_TAH0 		0x80000000  	</span><span class="cm">/* TAHOE0 Enable */</span><span class="cp"></span>
<span class="cp">#define SDR0_MFR_TAH1 		0x40000000  	</span><span class="cm">/* TAHOE1 Enable */</span><span class="cp"></span>
<span class="cp">#define SDR0_MFR_PCM  		0x10000000  	</span><span class="cm">/* PPC440GP irq compat mode */</span><span class="cp"></span>
<span class="cp">#define SDR0_MFR_ECS  		0x08000000  	</span><span class="cm">/* EMAC int clk */</span><span class="cp"></span>
<span class="cp">#define SDR0_MFR_T0TXFL		0x00080000</span>
<span class="cp">#define SDR0_MFR_T0TXFH		0x00040000</span>
<span class="cp">#define SDR0_MFR_T1TXFL		0x00020000</span>
<span class="cp">#define SDR0_MFR_T1TXFH		0x00010000</span>
<span class="cp">#define SDR0_MFR_E0TXFL		0x00008000</span>
<span class="cp">#define SDR0_MFR_E0TXFH		0x00004000</span>
<span class="cp">#define SDR0_MFR_E0RXFL		0x00002000</span>
<span class="cp">#define SDR0_MFR_E0RXFH		0x00001000</span>
<span class="cp">#define SDR0_MFR_E1TXFL		0x00000800</span>
<span class="cp">#define SDR0_MFR_E1TXFH		0x00000400</span>
<span class="cp">#define SDR0_MFR_E1RXFL		0x00000200</span>
<span class="cp">#define SDR0_MFR_E1RXFH		0x00000100</span>
<span class="cp">#define SDR0_MFR_E2TXFL		0x00000080</span>
<span class="cp">#define SDR0_MFR_E2TXFH		0x00000040</span>
<span class="cp">#define SDR0_MFR_E2RXFL		0x00000020</span>
<span class="cp">#define SDR0_MFR_E2RXFH		0x00000010</span>
<span class="cp">#define SDR0_MFR_E3TXFL		0x00000008</span>
<span class="cp">#define SDR0_MFR_E3TXFH		0x00000004</span>
<span class="cp">#define SDR0_MFR_E3RXFL		0x00000002</span>
<span class="cp">#define SDR0_MFR_E3RXFH		0x00000001</span>
<span class="cp">#define SDR0_UART0		0x0120</span>
<span class="cp">#define SDR0_UART1		0x0121</span>
<span class="cp">#define SDR0_UART2		0x0122</span>
<span class="cp">#define SDR0_UART3		0x0123</span>
<span class="cp">#define SDR0_CUST0		0x4000</span>

<span class="cm">/* SDR for 405EZ */</span>
<span class="cp">#define DCRN_SDR_ICINTSTAT	0x4510</span>
<span class="cp">#define ICINTSTAT_ICRX	0x80000000</span>
<span class="cp">#define ICINTSTAT_ICTX0	0x40000000</span>
<span class="cp">#define ICINTSTAT_ICTX1 0x20000000</span>
<span class="cp">#define ICINTSTAT_ICTX	0x60000000</span>

<span class="cm">/* SDRs (460EX/460GT) */</span>
<span class="cp">#define SDR0_ETH_CFG		0x4103</span>
<span class="cp">#define SDR0_ETH_CFG_ECS	0x00000100	</span><span class="cm">/* EMAC int clk source */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * All those DCR register addresses are offsets from the base address</span>
<span class="cm"> * for the SRAM0 controller (e.g. 0x20 on 440GX). The base address is</span>
<span class="cm"> * excluded here and configured in the device tree.</span>
<span class="cm"> */</span>
<span class="cp">#define DCRN_SRAM0_SB0CR	0x00</span>
<span class="cp">#define DCRN_SRAM0_SB1CR	0x01</span>
<span class="cp">#define DCRN_SRAM0_SB2CR	0x02</span>
<span class="cp">#define DCRN_SRAM0_SB3CR	0x03</span>
<span class="cp">#define  SRAM_SBCR_BU_MASK	0x00000180</span>
<span class="cp">#define  SRAM_SBCR_BS_64KB	0x00000800</span>
<span class="cp">#define  SRAM_SBCR_BU_RO	0x00000080</span>
<span class="cp">#define  SRAM_SBCR_BU_RW	0x00000180</span>
<span class="cp">#define DCRN_SRAM0_BEAR		0x04</span>
<span class="cp">#define DCRN_SRAM0_BESR0	0x05</span>
<span class="cp">#define DCRN_SRAM0_BESR1	0x06</span>
<span class="cp">#define DCRN_SRAM0_PMEG		0x07</span>
<span class="cp">#define DCRN_SRAM0_CID		0x08</span>
<span class="cp">#define DCRN_SRAM0_REVID	0x09</span>
<span class="cp">#define DCRN_SRAM0_DPC		0x0a</span>
<span class="cp">#define  SRAM_DPC_ENABLE	0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> * All those DCR register addresses are offsets from the base address</span>
<span class="cm"> * for the SRAM0 controller (e.g. 0x30 on 440GX). The base address is</span>
<span class="cm"> * excluded here and configured in the device tree.</span>
<span class="cm"> */</span>
<span class="cp">#define DCRN_L2C0_CFG		0x00</span>
<span class="cp">#define  L2C_CFG_L2M		0x80000000</span>
<span class="cp">#define  L2C_CFG_ICU		0x40000000</span>
<span class="cp">#define  L2C_CFG_DCU		0x20000000</span>
<span class="cp">#define  L2C_CFG_DCW_MASK	0x1e000000</span>
<span class="cp">#define  L2C_CFG_TPC		0x01000000</span>
<span class="cp">#define  L2C_CFG_CPC		0x00800000</span>
<span class="cp">#define  L2C_CFG_FRAN		0x00200000</span>
<span class="cp">#define  L2C_CFG_SS_MASK	0x00180000</span>
<span class="cp">#define  L2C_CFG_SS_256		0x00000000</span>
<span class="cp">#define  L2C_CFG_CPIM		0x00040000</span>
<span class="cp">#define  L2C_CFG_TPIM		0x00020000</span>
<span class="cp">#define  L2C_CFG_LIM		0x00010000</span>
<span class="cp">#define  L2C_CFG_PMUX_MASK	0x00007000</span>
<span class="cp">#define  L2C_CFG_PMUX_SNP	0x00000000</span>
<span class="cp">#define  L2C_CFG_PMUX_IF	0x00001000</span>
<span class="cp">#define  L2C_CFG_PMUX_DF	0x00002000</span>
<span class="cp">#define  L2C_CFG_PMUX_DS	0x00003000</span>
<span class="cp">#define  L2C_CFG_PMIM		0x00000800</span>
<span class="cp">#define  L2C_CFG_TPEI		0x00000400</span>
<span class="cp">#define  L2C_CFG_CPEI		0x00000200</span>
<span class="cp">#define  L2C_CFG_NAM		0x00000100</span>
<span class="cp">#define  L2C_CFG_SMCM		0x00000080</span>
<span class="cp">#define  L2C_CFG_NBRM		0x00000040</span>
<span class="cp">#define  L2C_CFG_RDBW		0x00000008	</span><span class="cm">/* only 460EX/GT */</span><span class="cp"></span>
<span class="cp">#define DCRN_L2C0_CMD		0x01</span>
<span class="cp">#define  L2C_CMD_CLR		0x80000000</span>
<span class="cp">#define  L2C_CMD_DIAG		0x40000000</span>
<span class="cp">#define  L2C_CMD_INV		0x20000000</span>
<span class="cp">#define  L2C_CMD_CCP		0x10000000</span>
<span class="cp">#define  L2C_CMD_CTE		0x08000000</span>
<span class="cp">#define  L2C_CMD_STRC		0x04000000</span>
<span class="cp">#define  L2C_CMD_STPC		0x02000000</span>
<span class="cp">#define  L2C_CMD_RPMC		0x01000000</span>
<span class="cp">#define  L2C_CMD_HCC		0x00800000</span>
<span class="cp">#define DCRN_L2C0_ADDR		0x02</span>
<span class="cp">#define DCRN_L2C0_DATA		0x03</span>
<span class="cp">#define DCRN_L2C0_SR		0x04</span>
<span class="cp">#define  L2C_SR_CC		0x80000000</span>
<span class="cp">#define  L2C_SR_CPE		0x40000000</span>
<span class="cp">#define  L2C_SR_TPE		0x20000000</span>
<span class="cp">#define  L2C_SR_LRU		0x10000000</span>
<span class="cp">#define  L2C_SR_PCS		0x08000000</span>
<span class="cp">#define DCRN_L2C0_REVID		0x05</span>
<span class="cp">#define DCRN_L2C0_SNP0		0x06</span>
<span class="cp">#define DCRN_L2C0_SNP1		0x07</span>
<span class="cp">#define  L2C_SNP_BA_MASK	0xffff0000</span>
<span class="cp">#define  L2C_SNP_SSR_MASK	0x0000f000</span>
<span class="cp">#define  L2C_SNP_SSR_32G	0x0000f000</span>
<span class="cp">#define  L2C_SNP_ESR		0x00000800</span>

<span class="cm">/*</span>
<span class="cm"> * DCR register offsets for 440SP/440SPe I2O/DMA controller.</span>
<span class="cm"> * The base address is configured in the device tree.</span>
<span class="cm"> */</span>
<span class="cp">#define DCRN_I2O0_IBAL		0x006</span>
<span class="cp">#define DCRN_I2O0_IBAH		0x007</span>
<span class="cp">#define I2O_REG_ENABLE		0x00000001	</span><span class="cm">/* Enable I2O/DMA access */</span><span class="cp"></span>

<span class="cm">/* 440SP/440SPe Software Reset DCR */</span>
<span class="cp">#define DCRN_SDR0_SRST		0x0200</span>
<span class="cp">#define DCRN_SDR0_SRST_I2ODMA	(0x80000000 &gt;&gt; 15)	</span><span class="cm">/* Reset I2O/DMA */</span><span class="cp"></span>

<span class="cm">/* 440SP/440SPe Memory Queue DCR offsets */</span>
<span class="cp">#define DCRN_MQ0_XORBA		0x04</span>
<span class="cp">#define DCRN_MQ0_CF2H		0x06</span>
<span class="cp">#define DCRN_MQ0_CFBHL		0x0f</span>
<span class="cp">#define DCRN_MQ0_BAUH		0x10</span>

<span class="cm">/* HB/LL Paths Configuration Register */</span>
<span class="cp">#define MQ0_CFBHL_TPLM		28</span>
<span class="cp">#define MQ0_CFBHL_HBCL		23</span>
<span class="cp">#define MQ0_CFBHL_POLY		15</span>

<span class="cp">#endif </span><span class="cm">/* __DCR_REGS_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
