/*
 * GV11B ECC INTR
 *
 * Copyright (c) 2016-2019, NVIDIA CORPORATION.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#include <nvgpu/log.h>
#include <nvgpu/io.h>
#include <nvgpu/gk20a.h>
#include <nvgpu/nvgpu_err.h>

#include "fb_intr_ecc_gv11b.h"

#include <nvgpu/hw/gv11b/hw_fb_gv11b.h>

#ifdef CONFIG_NVGPU_INJECT_HWERR
int gv11b_fb_intr_inject_hubmmu_ecc_error(struct gk20a *g,
		struct nvgpu_hw_err_inject_info *err,
		u32 error_info)
{
	unsigned int reg_addr = err->get_reg_addr();

	nvgpu_info(g, "Injecting HUBMMU fault %s", err->name);
	nvgpu_writel(g, reg_addr, err->get_reg_val(1U));

	return 0;
}

static inline u32 l2tlb_ecc_control_r(void)
{
	return fb_mmu_l2tlb_ecc_control_r();
}

static inline u32 l2tlb_ecc_control_inject_uncorrected_err_f(u32 v)
{
	return fb_mmu_l2tlb_ecc_control_inject_uncorrected_err_f(v);
}

static inline u32 hubtlb_ecc_control_r(void)
{
	return fb_mmu_hubtlb_ecc_control_r();
}

static inline u32 hubtlb_ecc_control_inject_uncorrected_err_f(u32 v)
{
	return fb_mmu_hubtlb_ecc_control_inject_uncorrected_err_f(v);
}

static inline u32 fillunit_ecc_control_r(void)
{
	return fb_mmu_fillunit_ecc_control_r();
}

static inline u32 fillunit_ecc_control_inject_uncorrected_err_f(u32 v)
{
	return fb_mmu_fillunit_ecc_control_inject_uncorrected_err_f(v);
}

static struct nvgpu_hw_err_inject_info hubmmu_ecc_err_desc[] = {
	NVGPU_ECC_ERR("hubmmu_l2tlb_sa_data_ecc_uncorrected",
			gv11b_fb_intr_inject_hubmmu_ecc_error,
			l2tlb_ecc_control_r,
			l2tlb_ecc_control_inject_uncorrected_err_f),
	NVGPU_ECC_ERR("hubmmu_tlb_sa_data_ecc_uncorrected",
			gv11b_fb_intr_inject_hubmmu_ecc_error,
			hubtlb_ecc_control_r,
			hubtlb_ecc_control_inject_uncorrected_err_f),
	NVGPU_ECC_ERR("hubmmu_pte_data_ecc_uncorrected",
			gv11b_fb_intr_inject_hubmmu_ecc_error,
			fillunit_ecc_control_r,
			fillunit_ecc_control_inject_uncorrected_err_f),
};

static struct nvgpu_hw_err_inject_info_desc hubmmu_err_desc;

struct nvgpu_hw_err_inject_info_desc *
gv11b_fb_intr_get_hubmmu_err_desc(struct gk20a *g)
{
	hubmmu_err_desc.info_ptr = hubmmu_ecc_err_desc;
	hubmmu_err_desc.info_size = nvgpu_safe_cast_u64_to_u32(
			sizeof(hubmmu_ecc_err_desc) /
			sizeof(struct nvgpu_hw_err_inject_info));

	return &hubmmu_err_desc;
}
#endif /* CONFIG_NVGPU_INJECT_HWERR */

static void gv11b_fb_intr_handle_ecc_l2tlb(struct gk20a *g, u32 ecc_status)
{
	u32 ecc_addr, corrected_cnt, uncorrected_cnt;
	u32 corrected_delta, uncorrected_delta;
	u32 corrected_overflow, uncorrected_overflow;

	ecc_addr = nvgpu_readl(g, fb_mmu_l2tlb_ecc_address_r());
	corrected_cnt = nvgpu_readl(g,
		fb_mmu_l2tlb_ecc_corrected_err_count_r());
	uncorrected_cnt = nvgpu_readl(g,
		fb_mmu_l2tlb_ecc_uncorrected_err_count_r());

	corrected_delta = fb_mmu_l2tlb_ecc_corrected_err_count_total_v(
							corrected_cnt);
	uncorrected_delta = fb_mmu_l2tlb_ecc_uncorrected_err_count_total_v(
							uncorrected_cnt);
	corrected_overflow = ecc_status &
		fb_mmu_l2tlb_ecc_status_corrected_err_total_counter_overflow_m();

	uncorrected_overflow = ecc_status &
		fb_mmu_l2tlb_ecc_status_uncorrected_err_total_counter_overflow_m();

	/* clear the interrupt */
	if ((corrected_delta > 0U) || (corrected_overflow != 0U)) {
		nvgpu_writel(g, fb_mmu_l2tlb_ecc_corrected_err_count_r(), 0);
	}
	if ((uncorrected_delta > 0U) || (uncorrected_overflow != 0U)) {
		nvgpu_writel(g, fb_mmu_l2tlb_ecc_uncorrected_err_count_r(), 0);
	}

	nvgpu_writel(g, fb_mmu_l2tlb_ecc_status_r(),
				fb_mmu_l2tlb_ecc_status_reset_clear_f());

	/* Handle overflow */
	if (corrected_overflow != 0U) {
		corrected_delta +=
			BIT32(fb_mmu_l2tlb_ecc_corrected_err_count_total_s());
	}
	if (uncorrected_overflow != 0U) {
		uncorrected_delta +=
			BIT32(fb_mmu_l2tlb_ecc_uncorrected_err_count_total_s());
	}

	g->ecc.fb.mmu_l2tlb_ecc_corrected_err_count[0].counter =
		nvgpu_safe_add_u32(
			g->ecc.fb.mmu_l2tlb_ecc_corrected_err_count[0].counter,
			corrected_delta);
	g->ecc.fb.mmu_l2tlb_ecc_uncorrected_err_count[0].counter =
		nvgpu_safe_add_u32(
		       g->ecc.fb.mmu_l2tlb_ecc_uncorrected_err_count[0].counter,
		       uncorrected_delta);

	if ((ecc_status &
		fb_mmu_l2tlb_ecc_status_corrected_err_l2tlb_sa_data_m())
									!= 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
			0, GPU_HUBMMU_L2TLB_SA_DATA_ECC_CORRECTED,
			ecc_addr,
			g->ecc.fb.mmu_l2tlb_ecc_corrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "corrected ecc sa data error");
	}
	if ((ecc_status &
		fb_mmu_l2tlb_ecc_status_uncorrected_err_l2tlb_sa_data_m())
									!= 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
			0, GPU_HUBMMU_L2TLB_SA_DATA_ECC_UNCORRECTED,
			ecc_addr,
			g->ecc.fb.mmu_l2tlb_ecc_uncorrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "uncorrected ecc sa data error");
	}
	if ((corrected_overflow != 0U) || (uncorrected_overflow != 0U)) {
		nvgpu_info(g, "mmu l2tlb ecc counter overflow!");
	}

	nvgpu_log(g, gpu_dbg_intr,
		"ecc error address: 0x%x", ecc_addr);
	nvgpu_log(g, gpu_dbg_intr,
		"ecc error count corrected: %d, uncorrected %d",
		g->ecc.fb.mmu_l2tlb_ecc_corrected_err_count[0].counter,
		g->ecc.fb.mmu_l2tlb_ecc_uncorrected_err_count[0].counter);
}

static void gv11b_fb_intr_handle_ecc_hubtlb(struct gk20a *g, u32 ecc_status)
{
	u32 ecc_addr, corrected_cnt, uncorrected_cnt;
	u32 corrected_delta, uncorrected_delta;
	u32 corrected_overflow, uncorrected_overflow;

	ecc_addr = nvgpu_readl(g, fb_mmu_hubtlb_ecc_address_r());
	corrected_cnt = nvgpu_readl(g,
		fb_mmu_hubtlb_ecc_corrected_err_count_r());
	uncorrected_cnt = nvgpu_readl(g,
		fb_mmu_hubtlb_ecc_uncorrected_err_count_r());

	corrected_delta = fb_mmu_hubtlb_ecc_corrected_err_count_total_v(
							corrected_cnt);
	uncorrected_delta = fb_mmu_hubtlb_ecc_uncorrected_err_count_total_v(
							uncorrected_cnt);
	corrected_overflow = ecc_status &
		fb_mmu_hubtlb_ecc_status_corrected_err_total_counter_overflow_m();

	uncorrected_overflow = ecc_status &
		fb_mmu_hubtlb_ecc_status_uncorrected_err_total_counter_overflow_m();

	/* clear the interrupt */
	if ((corrected_delta > 0U) || (corrected_overflow != 0U)) {
		nvgpu_writel(g, fb_mmu_hubtlb_ecc_corrected_err_count_r(), 0);
	}
	if ((uncorrected_delta > 0U) || (uncorrected_overflow != 0U)) {
		nvgpu_writel(g, fb_mmu_hubtlb_ecc_uncorrected_err_count_r(), 0);
	}

	nvgpu_writel(g, fb_mmu_hubtlb_ecc_status_r(),
				fb_mmu_hubtlb_ecc_status_reset_clear_f());

	/* Handle overflow */
	if (corrected_overflow != 0U) {
		corrected_delta +=
			BIT32(fb_mmu_hubtlb_ecc_corrected_err_count_total_s());
	}
	if (uncorrected_overflow != 0U) {
		uncorrected_delta +=
			BIT32(fb_mmu_hubtlb_ecc_uncorrected_err_count_total_s());
	}

	g->ecc.fb.mmu_hubtlb_ecc_corrected_err_count[0].counter =
		nvgpu_safe_add_u32(
			g->ecc.fb.mmu_hubtlb_ecc_corrected_err_count[0].counter,
			corrected_delta);
	g->ecc.fb.mmu_hubtlb_ecc_uncorrected_err_count[0].counter =
		nvgpu_safe_add_u32(
		      g->ecc.fb.mmu_hubtlb_ecc_uncorrected_err_count[0].counter,
		      uncorrected_delta);

	if ((ecc_status &
	     fb_mmu_hubtlb_ecc_status_corrected_err_sa_data_m()) != 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
				0, GPU_HUBMMU_TLB_SA_DATA_ECC_CORRECTED,
				ecc_addr,
				g->ecc.fb.mmu_hubtlb_ecc_corrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "corrected ecc sa data error");
	}
	if ((ecc_status &
	     fb_mmu_hubtlb_ecc_status_uncorrected_err_sa_data_m()) != 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
				0, GPU_HUBMMU_TLB_SA_DATA_ECC_UNCORRECTED,
				ecc_addr,
				g->ecc.fb.mmu_hubtlb_ecc_uncorrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "uncorrected ecc sa data error");
	}
	if ((corrected_overflow != 0U) || (uncorrected_overflow != 0U)) {
		nvgpu_info(g, "mmu hubtlb ecc counter overflow!");
	}

	nvgpu_log(g, gpu_dbg_intr,
		"ecc error address: 0x%x", ecc_addr);
	nvgpu_log(g, gpu_dbg_intr,
		"ecc error count corrected: %d, uncorrected %d",
		g->ecc.fb.mmu_hubtlb_ecc_corrected_err_count[0].counter,
		g->ecc.fb.mmu_hubtlb_ecc_uncorrected_err_count[0].counter);
}

static void gv11b_fb_intr_handle_ecc_fillunit(struct gk20a *g, u32 ecc_status)
{
	u32 ecc_addr, corrected_cnt, uncorrected_cnt;
	u32 corrected_delta, uncorrected_delta;
	u32 corrected_overflow, uncorrected_overflow;

	ecc_addr = nvgpu_readl(g, fb_mmu_fillunit_ecc_address_r());
	corrected_cnt = nvgpu_readl(g,
		fb_mmu_fillunit_ecc_corrected_err_count_r());
	uncorrected_cnt = nvgpu_readl(g,
		fb_mmu_fillunit_ecc_uncorrected_err_count_r());

	corrected_delta = fb_mmu_fillunit_ecc_corrected_err_count_total_v(
							corrected_cnt);
	uncorrected_delta = fb_mmu_fillunit_ecc_uncorrected_err_count_total_v(
							uncorrected_cnt);
	corrected_overflow = ecc_status &
		fb_mmu_fillunit_ecc_status_corrected_err_total_counter_overflow_m();

	uncorrected_overflow = ecc_status &
		fb_mmu_fillunit_ecc_status_uncorrected_err_total_counter_overflow_m();

	/* clear the interrupt */
	if ((corrected_delta > 0U) || (corrected_overflow != 0U)) {
		nvgpu_writel(g, fb_mmu_fillunit_ecc_corrected_err_count_r(), 0);
	}
	if ((uncorrected_delta > 0U) || (uncorrected_overflow != 0U)) {
		nvgpu_writel(g,
			fb_mmu_fillunit_ecc_uncorrected_err_count_r(), 0);
	}

	nvgpu_writel(g, fb_mmu_fillunit_ecc_status_r(),
				fb_mmu_fillunit_ecc_status_reset_clear_f());

	/* Handle overflow */
	if (corrected_overflow != 0U) {
		corrected_delta +=
			BIT32(fb_mmu_fillunit_ecc_corrected_err_count_total_s());
	}
	if (uncorrected_overflow != 0U) {
		uncorrected_delta +=
			BIT32(fb_mmu_fillunit_ecc_uncorrected_err_count_total_s());
	}

	g->ecc.fb.mmu_fillunit_ecc_corrected_err_count[0].counter =
		nvgpu_safe_add_u32(
		      g->ecc.fb.mmu_fillunit_ecc_corrected_err_count[0].counter,
		      corrected_delta);
	g->ecc.fb.mmu_fillunit_ecc_uncorrected_err_count[0].counter =
		nvgpu_safe_add_u32(
		    g->ecc.fb.mmu_fillunit_ecc_uncorrected_err_count[0].counter,
		    uncorrected_delta);

	if ((ecc_status &
		fb_mmu_fillunit_ecc_status_corrected_err_pte_data_m()) != 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
			0, GPU_HUBMMU_PTE_DATA_ECC_CORRECTED,
			ecc_addr,
			g->ecc.fb.mmu_fillunit_ecc_corrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "corrected ecc pte data error");
	}
	if ((ecc_status &
		fb_mmu_fillunit_ecc_status_uncorrected_err_pte_data_m())
									!= 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
			0, GPU_HUBMMU_PTE_DATA_ECC_UNCORRECTED,
			ecc_addr,
			g->ecc.fb.mmu_fillunit_ecc_uncorrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "uncorrected ecc pte data error");
	}
	if ((ecc_status &
		fb_mmu_fillunit_ecc_status_corrected_err_pde0_data_m()) != 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
			0, GPU_HUBMMU_PDE0_DATA_ECC_CORRECTED,
			ecc_addr,
			g->ecc.fb.mmu_fillunit_ecc_corrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "corrected ecc pde0 data error");
	}
	if ((ecc_status &
		fb_mmu_fillunit_ecc_status_uncorrected_err_pde0_data_m())
									!= 0U) {
		(void) nvgpu_report_ecc_err(g, NVGPU_ERR_MODULE_HUBMMU,
			0, GPU_HUBMMU_PDE0_DATA_ECC_UNCORRECTED,
			ecc_addr,
			g->ecc.fb.mmu_fillunit_ecc_uncorrected_err_count[0].counter);
		nvgpu_log(g, gpu_dbg_intr, "uncorrected ecc pde0 data error");
	}

	if ((corrected_overflow != 0U) || (uncorrected_overflow != 0U)) {
		nvgpu_info(g, "mmu fillunit ecc counter overflow!");
	}

	nvgpu_log(g, gpu_dbg_intr,
		"ecc error address: 0x%x", ecc_addr);
	nvgpu_log(g, gpu_dbg_intr,
		"ecc error count corrected: %d, uncorrected %d",
		g->ecc.fb.mmu_fillunit_ecc_corrected_err_count[0].counter,
		g->ecc.fb.mmu_fillunit_ecc_uncorrected_err_count[0].counter);
}

void gv11b_fb_intr_handle_ecc(struct gk20a *g)
{
	u32 status;

	nvgpu_info(g, "ecc uncorrected error notify");

	status = nvgpu_readl(g, fb_mmu_l2tlb_ecc_status_r());
	if (status != 0U) {
		gv11b_fb_intr_handle_ecc_l2tlb(g, status);
	}

	status = nvgpu_readl(g, fb_mmu_hubtlb_ecc_status_r());
	if (status != 0U) {
		gv11b_fb_intr_handle_ecc_hubtlb(g, status);
	}

	status = nvgpu_readl(g, fb_mmu_fillunit_ecc_status_r());
	if (status != 0U) {
		gv11b_fb_intr_handle_ecc_fillunit(g, status);
	}
}
