#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jan 13 14:16:31 2024
# Process ID: 8440
# Current directory: D:/Study/HDL/ASS/Logic design project/Draft 1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8512 D:\Study\HDL\ASS\Logic design project\Draft 1\Draft 1.xpr
# Log file: D:/Study/HDL/ASS/Logic design project/Draft 1/vivado.log
# Journal file: D:/Study/HDL/ASS/Logic design project/Draft 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Study/HDL/ASS/Logic design project/Draft 1/Draft 1.xpr}
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26c/1.2/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:k26c:som240_1_connector:1.2

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26c/1.2/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26c/1.3/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:k26c:som240_1_connector:1.3

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26c/1.3/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26c/1.4/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:k26c:som240_1_connector:1.4

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26c/1.4/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26i/1.2/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:k26i:som240_1_connector:1.2

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26i/1.2/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26i/1.3/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:k26i:som240_1_connector:1.3

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26i/1.3/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26i/1.4/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:k26i:som240_1_connector:1.4

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/k26i/1.4/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kr260_carrier/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kr260_carrier:som240_1_connector:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kr260_carrier/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kr260_som/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kr260_som:som240_1_connector:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kr260_som/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kr260_som/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kr260_som:som240_1_connector:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kr260_som/1.1/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_carrier/1.2/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kv260_carrier:som240_1_connector:1.2

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_carrier/1.2/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_carrier/1.3/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kv260_carrier:som240_1_connector:1.3

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_carrier/1.3/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_som/1.2/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kv260_som:som240_1_connector:1.2

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_som/1.2/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_som/1.3/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kv260_som:som240_1_connector:1.3

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_som/1.3/board.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_som/1.4/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for xilinx.com:kv260_som:som240_1_connector:1.4

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.2/data/boards/board_files/kv260_som/1.4/board.xml
INFO: [Project 1-313] Project file moved from 'D:/Study/HDL/ASS/Logic design project' since last save.
WARNING: [Project 1-312] File not found as 'D:/Study/HDL/ASS/LAB 1 - GROUP 6 - CC01/LAB 1 HDL/EX 1/Exercise 1.v'; using path 'D:/Study/HDL/LAB 1 - GROUP 6 - CC01/LAB 1 HDL/EX 1/Exercise 1.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/Study/HDL/ASS/LAB 1 - GROUP 6 - CC01/LAB 1 HDL/EX 1/Exercise 1.v'; using path 'D:/Study/HDL/LAB 1 - GROUP 6 - CC01/LAB 1 HDL/EX 1/Exercise 1.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Study/HDL/ASS/LAB 1 - GROUP 6 - CC01/LAB 1 HDL/EX 1/Exercise 1.v'; using path 'D:/Study/HDL/LAB 1 - GROUP 6 - CC01/LAB 1 HDL/EX 1/Exercise 1.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 894.383 ; gain = 204.137
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 14:16:56 2024...
