{"auto_keywords": [{"score": 0.04404905311624432, "phrase": "sar"}, {"score": 0.00481495049065317, "phrase": "semi-synchronous_clocking_scheme"}, {"score": 0.004403480614319231, "phrase": "successive_approximation_register"}, {"score": 0.0036826452656927877, "phrase": "digital_converters"}, {"score": 0.003220315882881027, "phrase": "conversion_time"}, {"score": 0.002815864555488112, "phrase": "comparator_decision"}, {"score": 0.002574788013427524, "phrase": "dac_settling"}, {"score": 0.0024075916292945715, "phrase": "bit_cycle"}, {"score": 0.0021049977753042253, "phrase": "conversion_speed"}], "paper_keywords": ["Analog-to-digital converters", " Successive-approximation conversion", " Dynamic clocking scheme"], "paper_abstract": "A semi-synchronous clocking scheme is proposed for successive approximation register (SAR) analog-to-digital converters (ADCs). The conversion time is dynamically allocated to the comparator decision and to the DAC settling in every bit cycle. This significantly improves the conversion speed.", "paper_title": "A semi-synchronous SAR ADC", "paper_id": "WOS:000304101200006"}