#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 20 15:52:42 2025
# Process ID: 222648
# Current directory: /home/padmashreea/fpga/mul_ha/mul_ha.runs/synth_1
# Command line: vivado -log three_bit_multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source three_bit_multiplier.tcl
# Log file: /home/padmashreea/fpga/mul_ha/mul_ha.runs/synth_1/three_bit_multiplier.vds
# Journal file: /home/padmashreea/fpga/mul_ha/mul_ha.runs/synth_1/vivado.jou
# Running On: vlsiguru4, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 16, Host memory: 134459 MB
#-----------------------------------------------------------
source three_bit_multiplier.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.590 ; gain = 7.957 ; free physical = 65611 ; free virtual = 199186
Command: synth_design -top three_bit_multiplier -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 222878
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.590 ; gain = 0.000 ; free physical = 64120 ; free virtual = 197695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'three_bit_multiplier' [/home/padmashreea/fpga/mul_ha/mul_ha.srcs/sources_1/new/mul_ha.v:27]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/home/padmashreea/fpga/mul_ha/mul_ha.srcs/sources_1/new/mul_ha.v:22]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [/home/padmashreea/fpga/mul_ha/mul_ha.srcs/sources_1/new/mul_ha.v:22]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_multiplier' (0#1) [/home/padmashreea/fpga/mul_ha/mul_ha.srcs/sources_1/new/mul_ha.v:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.594 ; gain = 0.004 ; free physical = 65225 ; free virtual = 198801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.594 ; gain = 0.004 ; free physical = 65223 ; free virtual = 198799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.594 ; gain = 8.004 ; free physical = 65223 ; free virtual = 198799
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 65212 ; free virtual = 198789
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64904 ; free virtual = 198483
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64901 ; free virtual = 198481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64901 ; free virtual = 198480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     2|
|3     |LUT5 |     2|
|4     |LUT6 |     1|
|5     |IBUF |     6|
|6     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64903 ; free virtual = 198482
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64905 ; free virtual = 198484
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.598 ; gain = 8.008 ; free physical = 64905 ; free virtual = 198484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.598 ; gain = 0.000 ; free physical = 64993 ; free virtual = 198572
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.621 ; gain = 0.000 ; free physical = 64907 ; free virtual = 198486
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ed7536e9
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2797.621 ; gain = 64.031 ; free physical = 65117 ; free virtual = 198696
INFO: [Common 17-1381] The checkpoint '/home/padmashreea/fpga/mul_ha/mul_ha.runs/synth_1/three_bit_multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file three_bit_multiplier_utilization_synth.rpt -pb three_bit_multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 15:53:19 2025...
