/** ==================================================================
 *  @file   cm3_nvic_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   CM3_NVIC
 *
 *  @Filename:    cm3_nvic_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __CM3_NVIC_CRED_H
#define __CM3_NVIC_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance CM3_NVIC_CPU1 of component CM3_NVIC mapped in MONICA at address 0xE000E000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component CM3_NVIC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL
 *
 * @BRIEF        Use the Interrupt Priority Registers to assign a priority 
 *               from 0 to 255 to each of the 
 *               available interrupts. 0 is the highest priority, and 255 is 
 *               the lowest. 
 *               The priority registers are stored with the Most Significant 
 *               Bit (MSB) first. This means 
 *               that if there are four bits of priority, the priority value 
 *               is stored in bits [7:4] of the byte. 
 *               However, if there are three bits of priority, the priority 
 *               value is stored in bits [7:5] of the 
 *               byte. This means that an application can work even if it 
 *               does not know how many 
 *               priorities are possible. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL              0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__ELSIZE
 *
 * @BRIEF        EXTERNAL_INT_PRIORITY_LEVEL register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__ELSIZE      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__NELEMS
 *
 * @BRIEF        EXTERNAL_INT_PRIORITY_LEVEL register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__NELEMS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL          0xD18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__ELSIZE
 *
 * @BRIEF        SYSTEM_EXCEPTION_PRIORITY_LEVEL register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__ELSIZE  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__NELEMS
 *
 * @BRIEF        SYSTEM_EXCEPTION_PRIORITY_LEVEL register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__NELEMS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_ALIAS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_ALIAS                                0xDA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_ALIAS__ELSIZE
 *
 * @BRIEF        MPU_ALIAS register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_ALIAS__ELSIZE                        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_ALIAS__NELEMS
 *
 * @BRIEF        MPU_ALIAS register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_ALIAS__NELEMS                        6

    /* 
     *  List of bundle arrays for component CM3_NVIC
     *
     */

    /* 
     *  List of bundles for component CM3_NVIC
     *
     */

    /* 
     * List of registers for component CM3_NVIC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROLLER_TYPE
 *
 * @BRIEF        Nber of interrupt inputs in step of 32:  
 *               0 =1 to 32 
 *               1 = 33 to 64 
 *               ... 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROLLER_TYPE                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__AUXILIARY_CONTROL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__AUXILIARY_CONTROL                        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CONTROL_AND_STATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_RELOAD_VALUE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_RELOAD_VALUE                     0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CURRENT_VALUE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CURRENT_VALUE                    0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CALIBRATION_VALUE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE                0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31
 *
 * @BRIEF        Interrupt set enable bits. For write operation: 
 *               1 = enable interrupt 
 *               0 = no effect. 
 *               For read operation: 
 *               1 = enable interrupt 
 *               0 = disable interrupt 
 *               Writing 0 to a SETENA bit has no effect. Reading the bit 
 *               returns its current enable state. Reset 
 *               clears the SETENA fields. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31            0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63
 *
 * @BRIEF        Interrupt set enable bits. For write operation: 
 *               1 = enable interrupt 
 *               0 = no effect. 
 *               For read operation: 
 *               1 = enable interrupt 
 *               0 = disable interrupt 
 *               Writing 0 to a SETENA bit has no effect. Reading the bit 
 *               returns its current enable state. Reset 
 *               clears the SETENA fields. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63           0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_64_95
 *
 * @BRIEF        Interrupt set enable bits. For write operation: 
 *               1 = enable interrupt 
 *               0 = no effect. 
 *               For read operation: 
 *               1 = enable interrupt 
 *               0 = disable interrupt 
 *               Writing 0 to a SETENA bit has no effect. Reading the bit 
 *               returns its current enable state. Reset 
 *               clears the SETENA fields. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_64_95           0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31
 *
 * @BRIEF        Interrupt clear-enable bits. For write operation: 
 *               1 = disable interrupt 
 *               0 = no effect. 
 *               For read operation: 
 *               1 = enable interrupt 
 *               0 = disable interrupt. 
 *               Writing 0 to a CLRENA bit has no effect. Reading the bit 
 *               returns its current enable state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31            0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63
 *
 * @BRIEF        Interrupt set enable bits. For write operation: 
 *               1 = enable interrupt 
 *               0 = no effect. 
 *               For read operation: 
 *               1 = enable interrupt 
 *               0 = disable interrupt 
 *               Writing 0 to a SETENA bit has no effect. Reading the bit 
 *               returns its current enable state. Reset 
 *               clears the SETENA fields. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63           0x184ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_64_95
 *
 * @BRIEF        Interrupt clear-enable bits. For write operation: 
 *               1 = disable interrupt 
 *               0 = no effect. 
 *               For read operation: 
 *               1 = enable interrupt 
 *               0 = disable interrupt. 
 *               Writing 0 to a CLRENA bit has no effect. Reading the bit 
 *               returns its current enable state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_64_95           0x188ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31
 *
 * @BRIEF        Interrupt set-pending bits: 
 *               1 = pend the corresponding interrupt 
 *               0 = corresponding interrupt not pending. 
 *               Writing 0 to a SETPEND bit has no effect. Reading the bit 
 *               returns its current state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31          0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63
 *
 * @BRIEF        Interrupt set-pending bits: 
 *               1 = pend the corresponding interrupt 
 *               0 = corresponding interrupt not pending. 
 *               Writing 0 to a SETPEND bit has no effect. Reading the bit 
 *               returns its current state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63         0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_64_95
 *
 * @BRIEF        Interrupt set-pending bits: 
 *               1 = pend the corresponding interrupt 
 *               0 = corresponding interrupt not pending. 
 *               Writing 0 to a SETPEND bit has no effect. Reading the bit 
 *               returns its current state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_64_95         0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31
 *
 * @BRIEF        Interrupt clear-pending bits: 
 *               1 = clear pending interrupt 
 *               0 = do not clear pending interrupt. 
 *               Writing 0 to a CLRPEND bit has no effect. Reading the bit 
 *               returns its current state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31          0x280ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63
 *
 * @BRIEF        Interrupt clear-pending bits: 
 *               1 = clear pending interrupt 
 *               0 = do not clear pending interrupt. 
 *               Writing 0 to a CLRPEND bit has no effect. Reading the bit 
 *               returns its current state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63         0x284ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_64_95
 *
 * @BRIEF        Interrupt clear-pending bits: 
 *               1 = clear pending interrupt 
 *               0 = do not clear pending interrupt. 
 *               Writing 0 to a CLRPEND bit has no effect. Reading the bit 
 *               returns its current state. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_64_95         0x288ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31
 *
 * @BRIEF        Interrupt active flags: 
 *               1 = interrupt active or pre-empted and stacked 
 *               0 = interrupt not active or stacked. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31           0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63
 *
 * @BRIEF        Interrupt active flags: 
 *               1 = interrupt active or pre-empted and stacked 
 *               0 = interrupt not active or stacked. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63          0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_64_95
 *
 * @BRIEF        Interrupt active flags: 
 *               1 = interrupt active or pre-empted and stacked 
 *               0 = interrupt not active or stacked. 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_64_95          0x308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CPU_ID_BASE_REGISTER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CPU_ID_BASE_REGISTER                     0xD00ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE              0xD04ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__VECTOR_TABLE_OFFSET
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__VECTOR_TABLE_OFFSET                      0xD08ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL        0xD0Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_CONTROL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_CONTROL                           0xD10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL                    0xD14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE         0xD24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS                0xD28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__HARD_FAULT_STATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__HARD_FAULT_STATUS                        0xD2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_FAULT_STATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_FAULT_STATUS                       0xD30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MEMORY_MANAGE_ADDRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MEMORY_MANAGE_ADDRESS                    0xD34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__BUS_FAULT_MANAGE_ADDRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__BUS_FAULT_MANAGE_ADDRESS                 0xD38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__AUXILIARY_FAULT_STATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__AUXILIARY_FAULT_STATUS                   0xD3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_TYPE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_TYPE                                 0xD90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_CONTROL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_CONTROL                              0xD94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_NUMBER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_NUMBER                        0xD98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_BASE_ADDRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS                  0xD9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_BASE_ATTRIBUTE_AND_SIZE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_BASE_ATTRIBUTE_AND_SIZE       0xDA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS         0xDF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR             0xDF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_DATA
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_DATA                 0xDF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL      0xDFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SOFTWARE_TRIGGER_INTERRUPT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SOFTWARE_TRIGGER_INTERRUPT               0xF00ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_4
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_4                     0xFD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_5
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_5                     0xFD4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_6
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_6                     0xFD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_7
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_7                     0xFDCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_0                     0xFE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_1                     0xFE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_2                     0xFE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_3                     0xFECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_0                      0xFF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_1                      0xFF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_2                      0xFF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_3                      0xFFCul

    /* 
     * List of register bitfields for component CM3_NVIC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROLLER_TYPE__INTLINESNUM   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROLLER_TYPE__INTLINESNUM BITFIELD(4, 0)
#define CM3_NVIC__INTERRUPT_CONTROLLER_TYPE__INTLINESNUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__AUXILIARY_CONTROL__DISFOLD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__AUXILIARY_CONTROL__DISFOLD          BITFIELD(2, 2)
#define CM3_NVIC__AUXILIARY_CONTROL__DISFOLD__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__AUXILIARY_CONTROL__DISDEFWBUF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__AUXILIARY_CONTROL__DISDEFWBUF       BITFIELD(1, 1)
#define CM3_NVIC__AUXILIARY_CONTROL__DISDEFWBUF__POS  1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__AUXILIARY_CONTROL__DISMCYCINT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__AUXILIARY_CONTROL__DISMCYCINT       BITFIELD(0, 0)
#define CM3_NVIC__AUXILIARY_CONTROL__DISMCYCINT__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__COUNTFLAG   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__COUNTFLAG BITFIELD(16, 16)
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__COUNTFLAG__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__CLKSOURCE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__CLKSOURCE BITFIELD(2, 2)
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__CLKSOURCE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__TICKINT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__TICKINT BITFIELD(1, 1)
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__TICKINT__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__ENABLE   
 *
 * @BRIEF        SYSTICK timer enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__ENABLE  BITFIELD(0, 0)
#define CM3_NVIC__SYSTICK_CONTROL_AND_STATUS__ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_RELOAD_VALUE__RELOAD   
 *
 * @BRIEF        Reload value when timer reaches 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_RELOAD_VALUE__RELOAD        BITFIELD(23, 0)
#define CM3_NVIC__SYSTICK_RELOAD_VALUE__RELOAD__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CURRENT_VALUE__CURRENT   
 *
 * @BRIEF        Read to return current value of the counter 
 *               Write to clear counter to 0; clearing of current value 
 *               should also clear COUNTFLAG in SYSTICK control and status 
 *               register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CURRENT_VALUE__CURRENT      BITFIELD(0, 0)
#define CM3_NVIC__SYSTICK_CURRENT_VALUE__CURRENT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CALIBRATION_VALUE__NOREF   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE__NOREF    BITFIELD(31, 31)
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE__NOREF__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CALIBRATION_VALUE__SKEW   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE__SKEW     BITFIELD(30, 30)
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE__SKEW__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTICK_CALIBRATION_VALUE__TENMS   
 *
 * @BRIEF        Read 0; calibration value not available in Ducati - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE__TENMS    BITFIELD(23, 0)
#define CM3_NVIC__SYSTICK_CALIBRATION_VALUE__TENMS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA31   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA31 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA31__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA30   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA30 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA30__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA29   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA29 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA29__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA28   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA28 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA28__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA27   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA27 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA27__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA26   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA26 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA26__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA25   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA25 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA25__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA24   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA24 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA24__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA23   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA23 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA23__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA22   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA22 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA22__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA21   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA21 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA21__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA20   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA20 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA20__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA19   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA19 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA19__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA18   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA18 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA18__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA17   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA17 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA17__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA16   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA16 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA16__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA15   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA15 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA15__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA14   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA14 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA14__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA13   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA13 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA13__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA12   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA12 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA12__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA11   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA11 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA11__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA10   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA10 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA10__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA9   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA9 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA9__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA8   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA8 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA8__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA7 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA6 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA5 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA4 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA3 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA2 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA1 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA0 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_0_31__SETENA0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA63   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA63 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA63__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA62   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA62 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA62__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA61   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA61 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA61__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA60   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA60 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA60__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA59   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA59 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA59__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA58   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA58 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA58__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA57   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA57 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA57__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA56   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA56 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA56__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA55   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA55 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA55__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA54   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA54 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA54__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA53   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA53 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA53__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA52   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA52 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA52__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA51   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA51 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA51__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA50   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA50 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA50__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA49   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA49 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA49__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA48   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA48 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA48__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA47   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA47 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA47__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA46   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA46 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA46__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA45   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA45 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA45__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA44   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA44 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA44__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA43   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA43 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA43__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA42   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA42 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA42__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA41   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA41 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA41__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA40   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA40 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA40__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA39   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA39 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA39__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA38   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA38 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA38__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA37   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA37 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA37__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA36   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA36 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA36__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA35   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA35 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA35__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA34   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA34 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA34__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA33   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA33 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA33__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA32   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA32 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_32_63__SETENA32__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_64_95__SETENA64   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_64_95__SETENA64 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETEN_64_95__SETENA64__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA31   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA31 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA31__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA30   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA30 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA30__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA29   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA29 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA29__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA28   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA28 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA28__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA27   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA27 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA27__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA26   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA26 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA26__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA25   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA25 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA25__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA24   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA24 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA24__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA23   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA23 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA23__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA22   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA22 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA22__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA21   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA21 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA21__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA20   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA20 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA20__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA19   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA19 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA19__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA18   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA18 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA18__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA17   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA17 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA17__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA16   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA16 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA16__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA15   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA15 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA15__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA14   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA14 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA14__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA13   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA13 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA13__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA12   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA12 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA12__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA11   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA11 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA11__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA10   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA10 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA10__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA9   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA9 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA9__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA8   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA8 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA8__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA7 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA6 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA5 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA4 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA3 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA2 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA1 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA0 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_0_31__CLRENA0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA63   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA63 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA63__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA62   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA62 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA62__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA61   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA61 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA61__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA60   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA60 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA60__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA59   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA59 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA59__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA58   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA58 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA58__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA57   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA57 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA57__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA56   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA56 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA56__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA55   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA55 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA55__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA54   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA54 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA54__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA53   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA53 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA53__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA52   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA52 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA52__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA51   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA51 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA51__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA50   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA50 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA50__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA49   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA49 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA49__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA48   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA48 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA48__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA47   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA47 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA47__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA46   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA46 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA46__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA45   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA45 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA45__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA44   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA44 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA44__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA43   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA43 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA43__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA42   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA42 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA42__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA41   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA41 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA41__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA40   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA40 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA40__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA39   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA39 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA39__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA38   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA38 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA38__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA37   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA37 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA37__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA36   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA36 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA36__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA35   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA35 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA35__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA34   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA34 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA34__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA33   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA33 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA33__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA32   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA32 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_32_63__CLRENA32__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_64_95__CLRENA64   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_64_95__CLRENA64 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLREN_64_95__CLRENA64__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND31   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND31 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND31__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND30   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND30 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND30__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND29   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND29 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND29__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND28   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND28 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND28__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND27   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND27 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND27__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND26   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND26 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND26__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND25   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND25 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND25__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND24   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND24 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND24__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND23   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND23 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND23__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND22   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND22 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND22__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND21   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND21 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND21__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND20   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND20 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND20__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND19   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND19 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND19__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND18   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND18 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND18__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND17   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND17 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND17__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND16   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND16 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND16__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND15   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND15 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND15__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND14   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND14 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND14__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND13   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND13 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND13__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND12   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND12 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND12__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND11   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND11 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND11__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND10   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND10 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND10__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND9   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND9 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND9__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND8   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND8 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND8__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND7 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND6 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND5 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND4 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND3 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND2 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND1 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND0 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_0_31__SETPEND0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND63   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND63 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND63__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND62   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND62 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND62__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND61   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND61 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND61__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND60   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND60 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND60__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND59   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND59 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND59__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND58   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND58 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND58__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND57   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND57 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND57__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND56   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND56 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND56__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND55   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND55 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND55__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND54   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND54 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND54__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND53   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND53 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND53__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND52   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND52 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND52__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND51   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND51 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND51__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND50   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND50 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND50__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND49   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND49 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND49__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND48   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND48 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND48__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND47   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND47 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND47__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND46   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND46 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND46__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND45   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND45 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND45__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND44   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND44 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND44__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND43   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND43 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND43__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND42   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND42 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND42__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND41   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND41 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND41__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND40   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND40 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND40__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND39   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND39 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND39__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND38   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND38 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND38__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND37   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND37 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND37__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND36   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND36 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND36__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND35   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND35 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND35__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND34   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND34 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND34__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND33   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND33 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND33__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND32   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND32 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_32_63__SETPEND32__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_64_95__SETPEND64   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_64_95__SETPEND64 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_SETPEND_64_95__SETPEND64__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND31   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND31 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND31__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND30   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND30 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND30__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND29   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND29 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND29__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND28   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND28 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND28__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND27   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND27 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND27__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND26   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND26 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND26__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND25   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND25 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND25__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND24   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND24 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND24__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND23   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND23 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND23__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND22   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND22 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND22__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND21   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND21 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND21__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND20   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND20 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND20__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND19   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND19 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND19__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND18   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND18 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND18__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND17   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND17 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND17__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND16   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND16 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND16__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND15   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND15 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND15__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND14   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND14 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND14__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND13   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND13 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND13__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND12   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND12 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND12__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND11   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND11 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND11__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND10   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND10 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND10__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND9   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND9 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND9__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND8   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND8 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND8__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND7 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND6 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND5 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND4 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND3 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND2 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND1 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND0 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_0_31__CLRPEND0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND63   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND63 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND63__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND62   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND62 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND62__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND61   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND61 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND61__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND60   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND60 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND60__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND59   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND59 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND59__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND58   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND58 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND58__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND57   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND57 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND57__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND56   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND56 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND56__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND55   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND55 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND55__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND54   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND54 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND54__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND53   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND53 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND53__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND52   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND52 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND52__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND51   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND51 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND51__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND50   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND50 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND50__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND49   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND49 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND49__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND48   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND48 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND48__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND47   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND47 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND47__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND46   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND46 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND46__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND45   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND45 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND45__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND44   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND44 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND44__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND43   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND43 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND43__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND42   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND42 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND42__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND41   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND41 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND41__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND40   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND40 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND40__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND39   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND39 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND39__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND38   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND38 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND38__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND37   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND37 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND37__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND36   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND36 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND36__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND35   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND35 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND35__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND34   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND34 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND34__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND33   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND33 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND33__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND32   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND32 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_32_63__CLRPEND32__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_64_95__CLRPEND64   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_64_95__CLRPEND64 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_CLRPEND_64_95__CLRPEND64__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE31   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE31 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE31__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE30   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE30 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE30__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE29   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE29 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE29__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE28   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE28 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE28__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE27   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE27 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE27__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE26   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE26 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE26__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE25   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE25 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE25__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE24   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE24 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE24__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE23   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE23 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE23__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE22   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE22 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE22__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE21   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE21 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE21__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE20   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE20 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE20__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE19   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE19 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE19__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE18   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE18 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE18__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE17   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE17 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE17__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE16   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE16 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE16__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE15   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE15 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE15__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE14   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE14 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE14__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE13   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE13 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE13__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE12   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE12 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE12__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE11   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE11 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE11__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE10   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE10 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE10__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE9   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE9 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE9__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE8   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE8 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE8__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE7 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE6 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE5 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE4 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE3 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE2 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE1 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE0 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_0_31__ACTIVE0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE63   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE63 BITFIELD(31, 31)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE63__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE62   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE62 BITFIELD(30, 30)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE62__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE61   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE61 BITFIELD(29, 29)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE61__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE60   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE60 BITFIELD(28, 28)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE60__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE59   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE59 BITFIELD(27, 27)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE59__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE58   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE58 BITFIELD(26, 26)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE58__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE57   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE57 BITFIELD(25, 25)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE57__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE56   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE56 BITFIELD(24, 24)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE56__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE55   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE55 BITFIELD(23, 23)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE55__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE54   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE54 BITFIELD(22, 22)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE54__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE53   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE53 BITFIELD(21, 21)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE53__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE52   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE52 BITFIELD(20, 20)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE52__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE51   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE51 BITFIELD(19, 19)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE51__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE50   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE50 BITFIELD(18, 18)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE50__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE49   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE49 BITFIELD(17, 17)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE49__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE48   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE48 BITFIELD(16, 16)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE48__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE47   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE47 BITFIELD(15, 15)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE47__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE46   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE46 BITFIELD(14, 14)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE46__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE45   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE45 BITFIELD(13, 13)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE45__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE44   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE44 BITFIELD(12, 12)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE44__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE43   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE43 BITFIELD(11, 11)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE43__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE42   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE42 BITFIELD(10, 10)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE42__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE41   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE41 BITFIELD(9, 9)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE41__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE40   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE40 BITFIELD(8, 8)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE40__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE39   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE39 BITFIELD(7, 7)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE39__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE38   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE38 BITFIELD(6, 6)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE38__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE37   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE37 BITFIELD(5, 5)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE37__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE36   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE36 BITFIELD(4, 4)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE36__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE35   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE35 BITFIELD(3, 3)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE35__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE34   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE34 BITFIELD(2, 2)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE34__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE33   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE33 BITFIELD(1, 1)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE33__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE32   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE32 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_32_63__ACTIVE32__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_64_95__ACTIVE64   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_64_95__ACTIVE64 BITFIELD(0, 0)
#define CM3_NVIC__EXTERNAL_INTERRUPT_ACTIVE_64_95__ACTIVE64__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI3   BITFIELD(31, 24)
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI3__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI2   BITFIELD(23, 16)
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI1   BITFIELD(15, 8)
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI0   BITFIELD(7, 0)
#define CM3_NVIC__EXTERNAL_INT_PRIORITY_LEVEL__PRI0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CPU_ID_BASE_REGISTER__IMPLEMENTER   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CPU_ID_BASE_REGISTER__IMPLEMENTER   BITFIELD(31, 24)
#define CM3_NVIC__CPU_ID_BASE_REGISTER__IMPLEMENTER__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CPU_ID_BASE_REGISTER__VARIANT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CPU_ID_BASE_REGISTER__VARIANT       BITFIELD(23, 20)
#define CM3_NVIC__CPU_ID_BASE_REGISTER__VARIANT__POS  20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CPU_ID_BASE_REGISTER__CONSTANT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CPU_ID_BASE_REGISTER__CONSTANT      BITFIELD(19, 16)
#define CM3_NVIC__CPU_ID_BASE_REGISTER__CONSTANT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CPU_ID_BASE_REGISTER__PARTNO   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CPU_ID_BASE_REGISTER__PARTNO        BITFIELD(15, 4)
#define CM3_NVIC__CPU_ID_BASE_REGISTER__PARTNO__POS   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CPU_ID_BASE_REGISTER__REVISION   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CPU_ID_BASE_REGISTER__REVISION      BITFIELD(3, 0)
#define CM3_NVIC__CPU_ID_BASE_REGISTER__REVISION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__NMIPENDSET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__NMIPENDSET BITFIELD(31, 31)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__NMIPENDSET__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSVSET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSVSET BITFIELD(28, 28)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSVSET__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSVCLR   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSVCLR BITFIELD(27, 27)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSVCLR__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSTSET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSTSET BITFIELD(26, 26)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSTSET__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSTCLR   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSTCLR BITFIELD(25, 25)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__PENDSTCLR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__ISRPREEMPT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__ISRPREEMPT BITFIELD(23, 23)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__ISRPREEMPT__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__ISRPENDING   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__ISRPENDING BITFIELD(22, 22)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__ISRPENDING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__VECTPENDING   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__VECTPENDING BITFIELD(21, 11)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__VECTPENDING__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__RETTOBASE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__RETTOBASE BITFIELD(10, 10)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__RETTOBASE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__VECTACTIVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__VECTACTIVE BITFIELD(9, 0)
#define CM3_NVIC__INTERRUPT_CONTROL_AND_STATE__VECTACTIVE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__VECTOR_TABLE_OFFSET__TBLBASE   
 *
 * @BRIEF        Table base in code (0) or RAM (1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__VECTOR_TABLE_OFFSET__TBLBASE        BITFIELD(29, 29)
#define CM3_NVIC__VECTOR_TABLE_OFFSET__TBLBASE__POS   29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__VECTOR_TABLE_OFFSET__TBLOFF   
 *
 * @BRIEF        Table offset value from code region or RAM region - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__VECTOR_TABLE_OFFSET__TBLOFF         BITFIELD(28, 7)
#define CM3_NVIC__VECTOR_TABLE_OFFSET__TBLOFF__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTKEY   
 *
 * @BRIEF        Access key: 0x05FA must be written to this field to write to 
 *               the register otherwise the write is ignored. Read back value 
 *               is 0xFA05 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTKEY BITFIELD(31, 16)
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTKEY__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__ENDIANESS   
 *
 * @BRIEF        Indicate endianess (Read 0 : always little endian in Ducati) 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__ENDIANESS BITFIELD(15, 15)
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__ENDIANESS__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__PRIGROUP   
 *
 * @BRIEF        Priority group - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__PRIGROUP BITFIELD(10, 8)
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__PRIGROUP__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__SYSRESETREQ   
 *
 * @BRIEF        Request chip control logic to generate a reset (NOT 
 *               SUPPORTED IN DUCATI) - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__SYSRESETREQ BITFIELD(2, 2)
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__SYSRESETREQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTCLRACTIVE   
 *
 * @BRIEF        Clear all active state info for exceptions (typically used 
 *               in debuggingor OS to allot wht system to recover from a 
 *               system error) - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTCLRACTIVE BITFIELD(1, 1)
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTCLRACTIVE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTRESET   
 *
 * @BRIEF        Reset the CortexM3 (except debug) but not Ducati SS - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTRESET BITFIELD(0, 0)
#define CM3_NVIC__APPLICATION_INT_AND_RESET_CONTROL__VECTRESET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_CONTROL__SEVONPEND   
 *
 * @BRIEF        Send Event on Pending. Wake-up from WFE if a new interrupt 
 *               is pended, regardless of whether the interrupt has priority 
 *               higher than current level - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_CONTROL__SEVONPEND           BITFIELD(4, 4)
#define CM3_NVIC__SYSTEM_CONTROL__SEVONPEND__POS      4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_CONTROL__SLEEPDEEP   
 *
 * @BRIEF        Enable SLEEPDEEP ouput signal when entering sleep mode - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_CONTROL__SLEEPDEEP           BITFIELD(2, 2)
#define CM3_NVIC__SYSTEM_CONTROL__SLEEPDEEP__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_CONTROL__SLEEPONEXIT   
 *
 * @BRIEF        Enable Sleep on exit feature - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_CONTROL__SLEEPONEXIT         BITFIELD(1, 1)
#define CM3_NVIC__SYSTEM_CONTROL__SLEEPONEXIT__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL__STKALIGN   
 *
 * @BRIEF        Force exception stacking start in double word aligned 
 *               address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL__STKALIGN     BITFIELD(9, 9)
#define CM3_NVIC__CONFIGURATION_CONTROL__STKALIGN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL__BFHFNMIGN   
 *
 * @BRIEF        Ignore data bus fault during hard fault and NMI handlers - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL__BFHFNMIGN    BITFIELD(8, 8)
#define CM3_NVIC__CONFIGURATION_CONTROL__BFHFNMIGN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL__DIV_0_TRP   
 *
 * @BRIEF        Trap on divide by 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL__DIV_0_TRP    BITFIELD(4, 4)
#define CM3_NVIC__CONFIGURATION_CONTROL__DIV_0_TRP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL__UNALIGN_TRP   
 *
 * @BRIEF        Trap on unaligned accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL__UNALIGN_TRP  BITFIELD(3, 3)
#define CM3_NVIC__CONFIGURATION_CONTROL__UNALIGN_TRP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL__USERSETMPEND   
 *
 * @BRIEF        If set to 1, allow user code to write to SW trigger 
 *               Interrupt register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL__USERSETMPEND BITFIELD(1, 1)
#define CM3_NVIC__CONFIGURATION_CONTROL__USERSETMPEND__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURATION_CONTROL__NONBASETHRDENA   
 *
 * @BRIEF        Nonbase thread enable (if set to 1, allows exception handler 
 *               to return to thread state at any level by controlling return 
 *               value) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURATION_CONTROL__NONBASETHRDENA BITFIELD(0, 0)
#define CM3_NVIC__CONFIGURATION_CONTROL__NONBASETHRDENA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N3   
 *
 * @BRIEF        Priority of system handler 7, 11, and 15. Reserved, SVCall, 
 *               and SysTick. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N3 BITFIELD(31, 24)
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N3__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N2   
 *
 * @BRIEF        Priority of system handler 6, 10, and 14. Usage Fault, 
 *               reserved, and PendSV. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N2 BITFIELD(23, 16)
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N1   
 *
 * @BRIEF        Priority of system handler 5, 9, and 13, Bus Fault, 
 *               reserved, and reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N1 BITFIELD(15, 8)
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N   
 *
 * @BRIEF        Priority of system handler 4, 8, and 12. Mem Manage, 
 *               reserved, and Debug Monitor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N BITFIELD(7, 0)
#define CM3_NVIC__SYSTEM_EXCEPTION_PRIORITY_LEVEL__PRI_N__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTENA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTENA BITFIELD(18, 18)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTENA__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTENA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTENA BITFIELD(17, 17)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTENA__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTENA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTENA BITFIELD(16, 16)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTENA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SVCALLPENDED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SVCALLPENDED BITFIELD(15, 15)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SVCALLPENDED__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTPENDED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTPENDED BITFIELD(14, 14)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTPENDED__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTPENDED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTPENDED BITFIELD(13, 13)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTPENDED__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTPENDED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTPENDED BITFIELD(12, 12)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTPENDED__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SYSICKACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SYSICKACT BITFIELD(11, 11)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SYSICKACT__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__PENDSVACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__PENDSVACT BITFIELD(10, 10)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__PENDSVACT__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MONITORACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MONITORACT BITFIELD(8, 8)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MONITORACT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SVCFAULTACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SVCFAULTACT BITFIELD(7, 7)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__SVCFAULTACT__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTACT BITFIELD(3, 3)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__USGFAULTACT__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTACT BITFIELD(1, 1)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__BUSFAULTACT__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTACT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTACT BITFIELD(0, 0)
#define CM3_NVIC__SYSTEM_HANDLER_CONTROL_AND_STATE__MEMFAULTACT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__DIVBYZERO   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__DIVBYZERO BITFIELD(25, 25)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__DIVBYZERO__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNALIGNED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNALIGNED BITFIELD(24, 24)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNALIGNED__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__NOCP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__NOCP     BITFIELD(19, 19)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__NOCP__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__INVPC   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__INVPC    BITFIELD(18, 18)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__INVPC__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__INVSTATE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__INVSTATE BITFIELD(17, 17)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__INVSTATE__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNDEDINSTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNDEDINSTR BITFIELD(16, 16)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNDEDINSTR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__BFARVALID   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__BFARVALID BITFIELD(15, 15)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__BFARVALID__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__STKERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__STKERR   BITFIELD(12, 12)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__STKERR__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNSTKERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNSTKERR BITFIELD(11, 11)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__UNSTKERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IMPRECISERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IMPRECISERR BITFIELD(10, 10)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IMPRECISERR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__PRECISERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__PRECISERR BITFIELD(9, 9)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__PRECISERR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IBUSERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IBUSERR  BITFIELD(8, 8)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IBUSERR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MMARVALID   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MMARVALID BITFIELD(7, 7)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MMARVALID__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MSTKERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MSTKERR  BITFIELD(4, 4)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MSTKERR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MUNSTKERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MUNSTKERR BITFIELD(3, 3)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__MUNSTKERR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__DACCVIOL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__DACCVIOL BITFIELD(1, 1)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__DACCVIOL__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IACCVIOL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IACCVIOL BITFIELD(0, 0)
#define CM3_NVIC__CONFIGURABLE_FAULT_STATUS__IACCVIOL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__HARD_FAULT_STATUS__DEBUGEVT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__HARD_FAULT_STATUS__DEBUGEVT         BITFIELD(31, 31)
#define CM3_NVIC__HARD_FAULT_STATUS__DEBUGEVT__POS    31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__HARD_FAULT_STATUS__FORCED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__HARD_FAULT_STATUS__FORCED           BITFIELD(30, 30)
#define CM3_NVIC__HARD_FAULT_STATUS__FORCED__POS      30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__HARD_FAULT_STATUS__VECTBL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__HARD_FAULT_STATUS__VECTBL           BITFIELD(1, 1)
#define CM3_NVIC__HARD_FAULT_STATUS__VECTBL__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_FAULT_STATUS__EXTERNAL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_FAULT_STATUS__EXTERNAL        BITFIELD(4, 4)
#define CM3_NVIC__DEBUG_FAULT_STATUS__EXTERNAL__POS   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_FAULT_STATUS__VCATCH   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_FAULT_STATUS__VCATCH          BITFIELD(3, 3)
#define CM3_NVIC__DEBUG_FAULT_STATUS__VCATCH__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_FAULT_STATUS__DWTTRAP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_FAULT_STATUS__DWTTRAP         BITFIELD(2, 2)
#define CM3_NVIC__DEBUG_FAULT_STATUS__DWTTRAP__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_FAULT_STATUS__BKPT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_FAULT_STATUS__BKPT            BITFIELD(1, 1)
#define CM3_NVIC__DEBUG_FAULT_STATUS__BKPT__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_FAULT_STATUS__HALTED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_FAULT_STATUS__HALTED          BITFIELD(0, 0)
#define CM3_NVIC__DEBUG_FAULT_STATUS__HALTED__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MEMORY_MANAGE_ADDRESS__MMAR   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MEMORY_MANAGE_ADDRESS__MMAR         BITFIELD(31, 0)
#define CM3_NVIC__MEMORY_MANAGE_ADDRESS__MMAR__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__BUS_FAULT_MANAGE_ADDRESS__BFAR   
 *
 * @BRIEF        Address that cause the bus fault - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__BUS_FAULT_MANAGE_ADDRESS__BFAR      BITFIELD(31, 0)
#define CM3_NVIC__BUS_FAULT_MANAGE_ADDRESS__BFAR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__AUXILIARY_FAULT_STATUS__IMPDEF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__AUXILIARY_FAULT_STATUS__IMPDEF      BITFIELD(31, 0)
#define CM3_NVIC__AUXILIARY_FAULT_STATUS__IMPDEF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_TYPE__IREGION   
 *
 * @BRIEF        Read 0: No MPU within CM3 core - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_TYPE__IREGION                   BITFIELD(23, 16)
#define CM3_NVIC__MPU_TYPE__IREGION__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_TYPE__DREGION   
 *
 * @BRIEF        Read 0: No MPU within CM3 core - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_TYPE__DREGION                   BITFIELD(15, 8)
#define CM3_NVIC__MPU_TYPE__DREGION__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_TYPE__SEPARATE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_TYPE__SEPARATE                  BITFIELD(0, 0)
#define CM3_NVIC__MPU_TYPE__SEPARATE__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_CONTROL__PRIVDEFENA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_CONTROL__PRIVDEFENA             BITFIELD(2, 2)
#define CM3_NVIC__MPU_CONTROL__PRIVDEFENA__POS        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_CONTROL__HFNMIENA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_CONTROL__HFNMIENA               BITFIELD(1, 1)
#define CM3_NVIC__MPU_CONTROL__HFNMIENA__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_CONTROL__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_CONTROL__ENABLE                 BITFIELD(0, 0)
#define CM3_NVIC__MPU_CONTROL__ENABLE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_NUMBER__REGION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_NUMBER__REGION           BITFIELD(7, 0)
#define CM3_NVIC__MPU_REGION_NUMBER__REGION__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_BASE_ADDRESS__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS__ADDR       BITFIELD(31, 8)
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS__ADDR__POS  8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_BASE_ADDRESS__VALID   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS__VALID      BITFIELD(4, 4)
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS__VALID__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__MPU_REGION_BASE_ADDRESS__REGION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS__REGION     BITFIELD(3, 0)
#define CM3_NVIC__MPU_REGION_BASE_ADDRESS__REGION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__KEY   
 *
 * @BRIEF        Debug key:  
 *               value of 0xA05F must be written to the 16b MSB field to 
 *               write to this register, otherwise the write will be ignored 
 *               - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__KEY BITFIELD(31, 26)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__KEY__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_RESET_ST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_RESET_ST BITFIELD(25, 25)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_RESET_ST__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_RETIRE_ST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_RETIRE_ST BITFIELD(24, 24)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_RETIRE_ST__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_LOCKUP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_LOCKUP BITFIELD(19, 19)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_LOCKUP__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_SLEEP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_SLEEP BITFIELD(18, 18)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_SLEEP__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_HALT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_HALT BITFIELD(17, 17)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_HALT__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_REGRDY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_REGRDY BITFIELD(16, 16)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__S_REGRDY__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_SNAPSTALL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_SNAPSTALL BITFIELD(5, 5)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_SNAPSTALL__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_MASKINTS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_MASKINTS BITFIELD(3, 3)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_MASKINTS__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_STEP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_STEP BITFIELD(2, 2)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_STEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_HALT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_HALT BITFIELD(1, 1)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_HALT__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_DEBUGEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_DEBUGEN BITFIELD(0, 0)
#define CM3_NVIC__DEBUG_HALTING_CONTROL_AND_STATUS__C_DEBUGEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGWNR   
 *
 * @BRIEF        Direction of data transfer 
 *               Write = 1, Read = 0 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGWNR BITFIELD(16, 16)
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGWNR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL BITFIELD(4, 0)
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_DATA__DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_DATA__DATA      BITFIELD(31, 0)
#define CM3_NVIC__DEBUG_CORE_REGISTER_DATA__DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__TRC_ENA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__TRC_ENA BITFIELD(24, 24)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__TRC_ENA__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_REQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_REQ BITFIELD(19, 19)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_REQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_STEP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_STEP BITFIELD(18, 18)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_STEP__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_PEND   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_PEND BITFIELD(17, 17)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_PEND__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_EN BITFIELD(16, 16)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__MON_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_HARDERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_HARDERR BITFIELD(10, 10)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_HARDERR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_INTERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_INTERR BITFIELD(9, 9)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_INTERR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_BUSERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_BUSERR BITFIELD(8, 8)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_BUSERR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_STATERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_STATERR BITFIELD(7, 7)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_STATERR__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_CHKERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_CHKERR BITFIELD(6, 6)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_CHKERR__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_NOCPERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_NOCPERR BITFIELD(5, 5)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_NOCPERR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_MMERR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_MMERR BITFIELD(4, 4)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_MMERR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_CORERESET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_CORERESET BITFIELD(0, 0)
#define CM3_NVIC__DEBUG_EXCEPTION_AND_MONITOR_CONTROL__VC_CORERESET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__SOFTWARE_TRIGGER_INTERRUPT__INTID   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__SOFTWARE_TRIGGER_INTERRUPT__INTID   BITFIELD(8, 0)
#define CM3_NVIC__SOFTWARE_TRIGGER_INTERRUPT__INTID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_4__PERIPHID4   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_4__PERIPHID4     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_4__PERIPHID4__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_5__PERIPHID5   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_5__PERIPHID5     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_5__PERIPHID5__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_6__PERIPHID6   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_6__PERIPHID6     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_6__PERIPHID6__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_7__PERIPHID7   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_7__PERIPHID7     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_7__PERIPHID7__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_0__PERIPHID0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_0__PERIPHID0     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_0__PERIPHID0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_1__PERIPHID1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_1__PERIPHID1     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_1__PERIPHID1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_2__PERIPHID2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_2__PERIPHID2     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_2__PERIPHID2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_PERIPHERAL_ID_3__PERIPHID3   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_PERIPHERAL_ID_3__PERIPHID3     BITFIELD(7, 0)
#define CM3_NVIC__NVIC_PERIPHERAL_ID_3__PERIPHID3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_0__PCELLID0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_0__PCELLID0       BITFIELD(7, 0)
#define CM3_NVIC__NVIC_COMPONENT_ID_0__PCELLID0__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_1__PCELLID1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_1__PCELLID1       BITFIELD(7, 0)
#define CM3_NVIC__NVIC_COMPONENT_ID_1__PCELLID1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_2__PCELLID2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_2__PCELLID2       BITFIELD(7, 0)
#define CM3_NVIC__NVIC_COMPONENT_ID_2__PCELLID2__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__NVIC_COMPONENT_ID_3__PCELLID3   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__NVIC_COMPONENT_ID_3__PCELLID3       BITFIELD(7, 0)
#define CM3_NVIC__NVIC_COMPONENT_ID_3__PCELLID3__POS  0

    /* 
     * List of register bitfields values for component CM3_NVIC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R0
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R1
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R2
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R3
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R4
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R5
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R6
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R7
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R8
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R9
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R10
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R11
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R12
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R13
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R14
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R15
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__R15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__XPSR_FLAGS
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__XPSR_FLAGS 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__MSP
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__MSP 0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__PSP
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__PSP 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__SPECIAL_REGISTERS
 *
 * @BRIEF        Enumeration value description is not available - (Write)
 *
    *//*------------------------------------------------------------------------ */
#define CM3_NVIC__DEBUG_CORE_REGISTER_SELECTOR__REGSEL__SPECIAL_REGISTERS 0x13ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __CM3_NVIC_CRED_H 
                                                            */
