Loading plugins phase: Elapsed time ==> 3s.577ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -d CY8C3866AXI-040 -s C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cydwr ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.068ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.115ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ADC_DMA_VDAC01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -dcpsoc3 ADC_DMA_VDAC01.v -verilog
======================================================================

======================================================================
Compiling:  ADC_DMA_VDAC01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -dcpsoc3 ADC_DMA_VDAC01.v -verilog
======================================================================

======================================================================
Compiling:  ADC_DMA_VDAC01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -dcpsoc3 -verilog ADC_DMA_VDAC01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Aug 05 14:08:41 2018


======================================================================
Compiling:  ADC_DMA_VDAC01.v
Program  :   vpp
Options  :    -yv2 -q10 ADC_DMA_VDAC01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Aug 05 14:08:41 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ADC_DMA_VDAC01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  ADC_DMA_VDAC01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -dcpsoc3 -verilog ADC_DMA_VDAC01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Aug 05 14:08:41 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\codegentemp\ADC_DMA_VDAC01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\codegentemp\ADC_DMA_VDAC01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.

tovif:  No errors.


======================================================================
Compiling:  ADC_DMA_VDAC01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -dcpsoc3 -verilog ADC_DMA_VDAC01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Aug 05 14:08:42 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\codegentemp\ADC_DMA_VDAC01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\codegentemp\ADC_DMA_VDAC01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing tmpOE__P0_1_net_0 to \ADC_DelSig_1:soc\
Aliasing one to \ADC_DelSig_1:soc\
Aliasing \Status_Reg_1:status_1\ to zero
Aliasing \Status_Reg_1:status_2\ to zero
Aliasing \Status_Reg_1:status_3\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing \Status_Reg_1:status_7\ to zero
Removing Rhs of wire \ADC_DelSig_1:Net_488\[13] = \ADC_DelSig_1:Net_250\[49]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[16] = zero[10]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[17] = zero[10]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[51] = zero[10]
Removing Rhs of wire tmpOE__P0_1_net_0[61] = \ADC_DelSig_1:soc\[53]
Removing Lhs of wire one[66] = tmpOE__P0_1_net_0[61]
Removing Lhs of wire \Status_Reg_1:status_0\[72] = Net_28[59]
Removing Lhs of wire \Status_Reg_1:status_1\[73] = zero[10]
Removing Lhs of wire \Status_Reg_1:status_2\[74] = zero[10]
Removing Lhs of wire \Status_Reg_1:status_3\[75] = zero[10]
Removing Lhs of wire \Status_Reg_1:status_4\[76] = zero[10]
Removing Lhs of wire \Status_Reg_1:status_5\[77] = zero[10]
Removing Lhs of wire \Status_Reg_1:status_6\[78] = zero[10]
Removing Lhs of wire \Status_Reg_1:status_7\[79] = zero[10]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -dcpsoc3 ADC_DMA_VDAC01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.075ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 05 August 2018 14:08:42
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cyprj -d CY8C3866AXI-040 ADC_DMA_VDAC01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P0_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_1(0)__PA ,
            analog_term => Net_299 ,
            annotation => Net_53 ,
            pad => P0_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_28 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_60 ,
            termin => zero ,
            termout => Net_28 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_60 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    4 :   68 :   72 :  5.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :  191 :  192 :  0.52 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.027ms
Tech Mapping phase: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : P0_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_1\
Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : P0_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_1\

Analog Placement phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_35\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_677\ {
    dsm_0_qtz_ref
  }
  Net: Net_299 {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_qtz_ref_x_dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_qtz_ref
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_299
  agl5_x_dsm_0_vplus                               -> Net_299
  agl5                                             -> Net_299
  agl5_x_p0_1                                      -> Net_299
  p0_1                                             -> Net_299
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_35\
  dsm_0_qtz_ref                                    -> \ADC_DelSig_1:Net_677\
  dsm_0_qtz_ref_x_dsm_0_vminus                     -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_677\
      Outer: dsm_0_qtz_ref_x_dsm_0_vminus
      Inner: __open__
      Path {
        dsm_0_qtz_ref
        dsm_0_qtz_ref_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.463ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_28 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_60 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_60 ,
            termin => zero ,
            termout => Net_28 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = P0_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_1(0)__PA ,
        analog_term => Net_299 ,
        annotation => Net_53 ,
        pad => P0_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_299 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_60 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_1\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_35\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_677\ ,
            muxin_0 => \ADC_DelSig_1:Net_35\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+----------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG | P0_1(0) | Analog(Net_299)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.490ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.719ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ADC_DMA_VDAC01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.470ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.980ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.990ms
DEL: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\Users\shevi\Documents\GitHub\FYP_POSCCreator_Master\FYP_PSOCCreator_Master\CORTEX_CY8C5588_PSoC_Creator_GCC\ADC_DMA_VDAC01.cydsn\ADC_DMA_VDAC01.cydwr ()

API generation phase: Elapsed time ==> 4s.685ms
Dependency generation phase: Elapsed time ==> 0s.040ms
Cleanup phase: Elapsed time ==> 0s.000ms
