Timing Analyzer report for VGA
Thu Apr 27 08:59:56 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'data_drive:u_data_drive|states_current[0]'
 13. Slow 1200mV 85C Model Setup: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'data_drive:u_data_drive|states_current[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'data_drive:u_data_drive|states_current[0]'
 26. Slow 1200mV 0C Model Setup: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Hold: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'data_drive:u_data_drive|states_current[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'data_drive:u_data_drive|states_current[0]'
 38. Fast 1200mV 0C Model Setup: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'data_drive:u_data_drive|states_current[0]'
 41. Fast 1200mV 0C Model Hold: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Hold: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; VGA                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.1%      ;
;     Processors 3-8         ;   2.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; clk                                                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { clk }                                                              ;
; data_drive:u_data_drive|states_current[0]                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { data_drive:u_data_drive|states_current[0] }                        ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                     ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 103.34 MHz ; 103.34 MHz      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 167.11 MHz ; 167.11 MHz      ; data_drive:u_data_drive|states_current[0]                        ;      ;
; 202.72 MHz ; 202.72 MHz      ; clk                                                              ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; -9.270 ; -71.682       ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -5.231 ; -94.363       ;
; clk                                                              ; 15.067 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; clk                                                              ; 0.453 ; 0.000         ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; data_drive:u_data_drive|states_current[0]                        ; 0.605 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; 0.395  ; 0.000         ;
; clk                                                              ; 9.786  ; 0.000         ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.701 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'data_drive:u_data_drive|states_current[0]'                                                                                                                                                                 ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -9.270 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 13.634     ;
; -9.175 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 13.539     ;
; -9.005 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.447      ; 13.377     ;
; -8.955 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 13.338     ;
; -8.944 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 13.328     ;
; -8.935 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.448      ; 13.315     ;
; -8.928 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 13.284     ;
; -8.906 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.451      ; 13.291     ;
; -8.897 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 13.281     ;
; -8.854 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 13.218     ;
; -8.854 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 13.237     ;
; -8.847 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 13.219     ;
; -8.789 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 13.153     ;
; -8.778 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 13.132     ;
; -8.767 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.451      ; 13.152     ;
; -8.684 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.458      ; 13.075     ;
; -8.677 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 13.061     ;
; -8.668 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.448      ; 13.048     ;
; -8.661 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 13.017     ;
; -8.630 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 13.014     ;
; -8.597 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.459      ; 12.990     ;
; -8.580 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 12.952     ;
; -8.554 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 12.927     ;
; -8.540 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 12.923     ;
; -8.536 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 12.890     ;
; -8.526 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 12.880     ;
; -8.510 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.952      ; 12.387     ;
; -8.474 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 12.857     ;
; -8.463 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 12.847     ;
; -8.454 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.448      ; 12.834     ;
; -8.447 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 12.803     ;
; -8.446 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.451      ; 12.831     ;
; -8.425 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.451      ; 12.810     ;
; -8.416 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 12.800     ;
; -8.370 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.441      ; 12.745     ;
; -8.366 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 12.738     ;
; -8.305 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 12.659     ;
; -8.215 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 12.588     ;
; -8.207 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 12.580     ;
; -8.196 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 12.550     ;
; -8.189 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.963      ; 12.085     ;
; -8.187 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 12.541     ;
; -8.128 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.441      ; 12.503     ;
; -8.118 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.441      ; 12.493     ;
; -8.102 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.964      ; 12.000     ;
; -8.085 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 12.458     ;
; -8.052 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.450      ; 12.436     ;
; -8.043 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.448      ; 12.423     ;
; -8.036 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 12.392     ;
; -8.005 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 12.389     ;
; -7.955 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.449      ; 12.327     ;
; -7.905 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 12.278     ;
; -7.897 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.441      ; 12.272     ;
; -7.875 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 12.248     ;
; -7.788 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.441      ; 12.163     ;
; -7.779 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.441      ; 12.154     ;
; -7.747 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.457      ; 12.127     ;
; -7.706 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 12.068     ;
; -7.675 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.458      ; 12.067     ;
; -7.501 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.456      ; 11.889     ;
; -7.359 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.721     ;
; -7.338 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.962      ; 11.223     ;
; -7.329 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.447      ; 11.693     ;
; -7.316 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.678     ;
; -7.294 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.963      ; 11.191     ;
; -7.285 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.961      ; 11.178     ;
; -7.278 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.952      ; 11.147     ;
; -7.247 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.962      ; 11.144     ;
; -7.237 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.599     ;
; -7.206 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 11.580     ;
; -7.196 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 11.570     ;
; -7.103 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 11.477     ;
; -7.094 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.438      ; 11.464     ;
; -7.087 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 11.433     ;
; -7.057 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.419     ;
; -7.056 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.430     ;
; -7.024 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.457      ; 11.416     ;
; -6.969 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.331     ;
; -6.952 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 11.298     ;
; -6.933 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.442      ; 11.300     ;
; -6.866 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 11.240     ;
; -6.860 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 11.206     ;
; -6.857 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.438      ; 11.227     ;
; -6.852 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 11.226     ;
; -6.850 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 11.196     ;
; -6.843 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.438      ; 11.213     ;
; -6.836 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 11.182     ;
; -6.835 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.199     ;
; -6.805 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.179     ;
; -6.719 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.440      ; 11.093     ;
; -6.710 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.438      ; 11.080     ;
; -6.703 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.429      ; 11.049     ;
; -6.694 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.438      ; 11.064     ;
; -6.679 ; vga_dirve:u_vga_dirve|addr_v[0]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.442      ; 11.046     ;
; -6.672 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 11.046     ;
; -6.635 ; vga_dirve:u_vga_dirve|addr_v[3]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.439      ; 10.999     ;
; -6.618 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.453      ; 11.004     ;
; -6.607 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.453      ; 10.994     ;
; -6.598 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.451      ; 10.981     ;
; -6.591 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 4.442      ; 10.950     ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -5.231 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[0]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.609     ; 1.573      ;
; -5.231 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[2]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.609     ; 1.573      ;
; -5.230 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[1]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.609     ; 1.572      ;
; -5.215 ; data_drive:u_data_drive|rgb_data[11]      ; vga_dirve:u_vga_dirve|rgb[11]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.609     ; 1.557      ;
; -4.801 ; data_drive:u_data_drive|rgb_data[11]      ; vga_dirve:u_vga_dirve|rgb[14]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.609     ; 1.143      ;
; -4.800 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[3]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.609     ; 1.142      ;
; -4.794 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[7]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.603     ; 1.142      ;
; -4.794 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[8]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.603     ; 1.142      ;
; -4.553 ; data_drive:u_data_drive|rgb_data[12]      ; vga_dirve:u_vga_dirve|rgb[12]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.570     ; 0.934      ;
; -4.177 ; data_drive:u_data_drive|rgb_data[6]       ; vga_dirve:u_vga_dirve|rgb[6]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.603     ; 0.525      ;
; -4.176 ; data_drive:u_data_drive|rgb_data[10]      ; vga_dirve:u_vga_dirve|rgb[10]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.602     ; 0.525      ;
; -4.176 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[9]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.603     ; 0.524      ;
; -4.143 ; data_drive:u_data_drive|rgb_data[15]      ; vga_dirve:u_vga_dirve|rgb[15]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.572     ; 0.522      ;
; -4.142 ; data_drive:u_data_drive|rgb_data[4]       ; vga_dirve:u_vga_dirve|rgb[4]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.571     ; 0.522      ;
; -4.142 ; data_drive:u_data_drive|rgb_data[12]      ; vga_dirve:u_vga_dirve|rgb[13]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.570     ; 0.523      ;
; -1.807 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[3]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.049     ; 2.470      ;
; -1.807 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[2]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.049     ; 2.470      ;
; -1.799 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[12] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.461      ;
; -1.799 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[0]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.461      ;
; -1.799 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[6]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.461      ;
; -1.798 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[13] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.460      ;
; -1.798 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[8]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.460      ;
; -1.798 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[10] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.460      ;
; -1.797 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[1]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.459      ;
; -1.740 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[7]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.402      ;
; -1.739 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[4]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.401      ;
; -1.739 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[11] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.401      ;
; -1.670 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[5]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.332      ;
; -1.668 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[9]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.050     ; 2.330      ;
; -1.261 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[3]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.049     ; 2.424      ;
; -1.261 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[2]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.049     ; 2.424      ;
; -1.208 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[12] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.370      ;
; -1.208 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[0]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.370      ;
; -1.208 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[6]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.370      ;
; -1.207 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[13] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.369      ;
; -1.207 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[8]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.369      ;
; -1.207 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[10] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.369      ;
; -1.206 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[1]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.368      ;
; -1.149 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[7]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.311      ;
; -1.148 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[4]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.310      ;
; -1.148 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[11] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.310      ;
; -1.085 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[5]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.247      ;
; -1.084 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[9]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.050     ; 2.246      ;
; 30.323 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.583     ; 9.095      ;
; 30.323 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.583     ; 9.095      ;
; 30.396 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.021      ;
; 30.396 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.021      ;
; 30.396 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.021      ;
; 30.397 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.020      ;
; 30.397 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.020      ;
; 30.397 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.020      ;
; 30.398 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 9.019      ;
; 30.455 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 8.962      ;
; 30.456 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 8.961      ;
; 30.456 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 8.961      ;
; 30.499 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 8.918      ;
; 30.500 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.584     ; 8.917      ;
; 30.687 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 9.224      ;
; 30.687 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 9.224      ;
; 30.760 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.150      ;
; 30.760 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.150      ;
; 30.760 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.150      ;
; 30.761 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.149      ;
; 30.761 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.149      ;
; 30.761 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.149      ;
; 30.762 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.148      ;
; 30.797 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 9.114      ;
; 30.797 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 9.114      ;
; 30.819 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.091      ;
; 30.820 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.090      ;
; 30.820 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.090      ;
; 30.863 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.047      ;
; 30.864 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.046      ;
; 30.876 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.034      ;
; 30.876 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.034      ;
; 30.877 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.033      ;
; 30.877 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.033      ;
; 30.877 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.033      ;
; 30.877 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.033      ;
; 30.877 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 9.033      ;
; 30.948 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.962      ;
; 30.949 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.961      ;
; 30.949 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.961      ;
; 30.973 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.937      ;
; 30.974 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.936      ;
; 31.058 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.853      ;
; 31.058 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 8.853      ;
; 31.131 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.779      ;
; 31.131 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.779      ;
; 31.131 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.779      ;
; 31.132 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.778      ;
; 31.132 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.778      ;
; 31.132 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.778      ;
; 31.133 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.777      ;
; 31.190 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.720      ;
; 31.191 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.719      ;
; 31.191 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.719      ;
; 31.196 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 8.717      ;
; 31.196 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 8.717      ;
; 31.234 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 8.676      ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                 ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 15.067 ; cnt[19]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.853      ;
; 15.069 ; cnt[19]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.851      ;
; 15.071 ; cnt[19]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.849      ;
; 15.072 ; cnt[19]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.848      ;
; 15.107 ; cnt[17]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.812      ;
; 15.109 ; cnt[17]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.810      ;
; 15.111 ; cnt[17]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.808      ;
; 15.112 ; cnt[17]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.807      ;
; 15.295 ; cnt[19]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.625      ;
; 15.298 ; cnt[19]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.622      ;
; 15.299 ; cnt[19]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.621      ;
; 15.303 ; cnt[19]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.617      ;
; 15.306 ; cnt[19]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.614      ;
; 15.335 ; cnt[17]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.584      ;
; 15.338 ; cnt[17]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.581      ;
; 15.339 ; cnt[17]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.580      ;
; 15.340 ; cnt[25]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.580      ;
; 15.342 ; cnt[25]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.578      ;
; 15.343 ; cnt[17]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.576      ;
; 15.344 ; cnt[25]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.576      ;
; 15.345 ; cnt[25]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.575      ;
; 15.346 ; cnt[17]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.082     ; 4.573      ;
; 15.356 ; cnt[19]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.565      ;
; 15.363 ; cnt[18]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.557      ;
; 15.365 ; cnt[18]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.555      ;
; 15.367 ; cnt[18]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.553      ;
; 15.368 ; cnt[18]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.552      ;
; 15.396 ; cnt[17]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.524      ;
; 15.484 ; cnt[13]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.437      ;
; 15.486 ; cnt[13]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.435      ;
; 15.488 ; cnt[13]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.433      ;
; 15.489 ; cnt[13]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.432      ;
; 15.499 ; cnt[26]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.421      ;
; 15.501 ; cnt[26]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.419      ;
; 15.503 ; cnt[26]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.417      ;
; 15.504 ; cnt[26]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.416      ;
; 15.543 ; cnt[16]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.377      ;
; 15.545 ; cnt[16]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.375      ;
; 15.547 ; cnt[16]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.373      ;
; 15.548 ; cnt[16]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.372      ;
; 15.568 ; cnt[25]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.352      ;
; 15.571 ; cnt[25]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.349      ;
; 15.572 ; cnt[25]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.348      ;
; 15.576 ; cnt[25]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.344      ;
; 15.579 ; cnt[25]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.341      ;
; 15.591 ; cnt[18]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.329      ;
; 15.594 ; cnt[18]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.326      ;
; 15.595 ; cnt[18]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.325      ;
; 15.599 ; cnt[18]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.321      ;
; 15.602 ; cnt[18]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.318      ;
; 15.622 ; cnt[14]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.298      ;
; 15.624 ; cnt[14]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.296      ;
; 15.625 ; cnt[22]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.295      ;
; 15.626 ; cnt[15]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.294      ;
; 15.626 ; cnt[14]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.294      ;
; 15.627 ; cnt[22]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.293      ;
; 15.627 ; cnt[14]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.293      ;
; 15.627 ; cnt[21]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.293      ;
; 15.628 ; cnt[15]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.292      ;
; 15.629 ; cnt[22]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.291      ;
; 15.629 ; cnt[25]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.292      ;
; 15.629 ; cnt[21]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.291      ;
; 15.630 ; cnt[22]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.290      ;
; 15.630 ; cnt[15]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.290      ;
; 15.631 ; cnt[15]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.289      ;
; 15.631 ; cnt[21]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.289      ;
; 15.632 ; cnt[21]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.288      ;
; 15.652 ; cnt[18]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.269      ;
; 15.676 ; cnt[0]    ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.245      ;
; 15.712 ; cnt[13]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.209      ;
; 15.715 ; cnt[13]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.206      ;
; 15.716 ; cnt[13]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.205      ;
; 15.720 ; cnt[13]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.201      ;
; 15.723 ; cnt[13]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.198      ;
; 15.727 ; cnt[26]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.193      ;
; 15.730 ; cnt[26]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.190      ;
; 15.731 ; cnt[26]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.189      ;
; 15.731 ; cnt[23]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.189      ;
; 15.733 ; cnt[23]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.187      ;
; 15.735 ; cnt[26]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.185      ;
; 15.735 ; cnt[23]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.185      ;
; 15.736 ; cnt[27]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.184      ;
; 15.736 ; cnt[23]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.184      ;
; 15.738 ; cnt[27]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.182      ;
; 15.738 ; cnt[26]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.182      ;
; 15.740 ; cnt[27]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.180      ;
; 15.741 ; cnt[27]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.179      ;
; 15.771 ; cnt[16]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.149      ;
; 15.773 ; cnt[13]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.149      ;
; 15.774 ; cnt[16]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.146      ;
; 15.775 ; cnt[16]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.145      ;
; 15.779 ; cnt[16]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.141      ;
; 15.782 ; cnt[16]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.138      ;
; 15.783 ; cnt[19]   ; cnt[7]  ; clk          ; clk         ; 20.000       ; -0.082     ; 4.136      ;
; 15.783 ; cnt[1]    ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.138      ;
; 15.788 ; cnt[26]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.133      ;
; 15.807 ; cnt[0]    ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.114      ;
; 15.810 ; cnt[0]    ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.111      ;
; 15.821 ; cnt[2]    ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.100      ;
; 15.823 ; cnt[0]    ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.098      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                       ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; led[0]~reg0 ; led[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.742 ; cnt[11]     ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; cnt[9]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; cnt[3]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; cnt[1]      ; cnt[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; cnt[16]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; cnt[10]     ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; cnt[27]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cnt[18]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cnt[8]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cnt[2]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; cnt[24]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; cnt[26]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.763 ; cnt[5]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt[4]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; cnt[6]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; cnt[0]      ; cnt[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.062      ;
; 1.098 ; cnt[9]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; cnt[1]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; cnt[3]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.107 ; cnt[10]     ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; cnt[0]      ; cnt[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; cnt[8]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; cnt[2]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; cnt[26]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; cnt[16]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; cnt[0]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; cnt[5]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; cnt[8]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; cnt[2]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; cnt[24]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.412      ;
; 1.124 ; cnt[4]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.133 ; cnt[4]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; cnt[6]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.229 ; cnt[9]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; cnt[1]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; cnt[3]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.523      ;
; 1.239 ; cnt[1]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; cnt[3]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.532      ;
; 1.247 ; cnt[0]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; cnt[8]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; cnt[2]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.250 ; cnt[24]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; cnt[0]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; cnt[5]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; cnt[2]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.266 ; cnt[6]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.559      ;
; 1.273 ; cnt[4]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; cnt[6]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.568      ;
; 1.313 ; cnt[23]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.606      ;
; 1.315 ; cnt[15]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.608      ;
; 1.321 ; cnt[7]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.614      ;
; 1.340 ; cnt[14]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.633      ;
; 1.350 ; cnt[25]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.643      ;
; 1.370 ; cnt[1]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.663      ;
; 1.376 ; cnt[11]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.670      ;
; 1.379 ; cnt[1]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.672      ;
; 1.379 ; cnt[3]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.672      ;
; 1.379 ; cnt[22]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.672      ;
; 1.387 ; cnt[0]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; cnt[5]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.681      ;
; 1.394 ; cnt[7]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.687      ;
; 1.395 ; cnt[10]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; cnt[0]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; cnt[5]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; cnt[2]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; cnt[18]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.690      ;
; 1.404 ; cnt[4]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.697      ;
; 1.406 ; cnt[6]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.699      ;
; 1.413 ; cnt[4]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.706      ;
; 1.418 ; cnt[25]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.711      ;
; 1.443 ; cnt[13]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.737      ;
; 1.451 ; cnt[21]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.744      ;
; 1.453 ; cnt[23]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.746      ;
; 1.455 ; cnt[15]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.748      ;
; 1.461 ; cnt[7]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.754      ;
; 1.480 ; cnt[14]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.773      ;
; 1.510 ; cnt[3]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.803      ;
; 1.516 ; cnt[11]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.810      ;
; 1.517 ; cnt[9]      ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.811      ;
; 1.519 ; cnt[1]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.812      ;
; 1.519 ; cnt[3]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.812      ;
; 1.519 ; cnt[22]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.812      ;
; 1.520 ; cnt[20]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.813      ;
; 1.527 ; cnt[22]     ; cnt[22]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; cnt[5]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.821      ;
; 1.528 ; cnt[2]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.821      ;
; 1.534 ; cnt[7]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.827      ;
; 1.535 ; cnt[10]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.829      ;
; 1.536 ; cnt[16]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.829      ;
; 1.536 ; cnt[8]      ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.830      ;
; 1.536 ; cnt[0]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.829      ;
; 1.537 ; cnt[2]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; cnt[18]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.539 ; cnt[23]     ; cnt[23]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.832      ;
; 1.544 ; cnt[23]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.837      ;
; 1.544 ; cnt[4]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.837      ;
; 1.546 ; cnt[7]      ; cnt[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.839      ;
; 1.570 ; cnt[25]     ; cnt[25]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.863      ;
; 1.583 ; cnt[13]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.877      ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; data_drive:u_data_drive|rom_address[3]     ; data_drive:u_data_drive|rom_address[3]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom_address[2]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_debounce:u_key_debounce0|key_value     ; key_debounce:u_key_debounce0|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_dirve:u_vga_dirve|cnt_v[6]             ; vga_dirve:u_vga_dirve|cnt_v[6]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_dirve:u_vga_dirve|cnt_v[7]             ; vga_dirve:u_vga_dirve|cnt_v[7]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_dirve:u_vga_dirve|cnt_v[8]             ; vga_dirve:u_vga_dirve|cnt_v[8]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_dirve:u_vga_dirve|cnt_v[11]            ; vga_dirve:u_vga_dirve|cnt_v[11]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; key_debounce:u_key_debounce1|key_value     ; key_debounce:u_key_debounce1|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|v_sync               ; vga_dirve:u_vga_dirve|v_sync                                                                                                         ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|h_sync               ; vga_dirve:u_vga_dirve|h_sync                                                                                                         ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[12]    ; data_drive:u_data_drive|rom_address[12]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[13]    ; data_drive:u_data_drive|rom_address[13]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom_address[0]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[1]     ; data_drive:u_data_drive|rom_address[1]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[4]     ; data_drive:u_data_drive|rom_address[4]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[5]     ; data_drive:u_data_drive|rom_address[5]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[6]     ; data_drive:u_data_drive|rom_address[6]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[7]     ; data_drive:u_data_drive|rom_address[7]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[8]     ; data_drive:u_data_drive|rom_address[8]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[9]     ; data_drive:u_data_drive|rom_address[9]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[10]    ; data_drive:u_data_drive|rom_address[10]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data_drive:u_data_drive|rom_address[11]    ; data_drive:u_data_drive|rom_address[11]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; key_debounce:u_key_debounce2|key_value     ; key_debounce:u_key_debounce2|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[0]             ; vga_dirve:u_vga_dirve|cnt_v[0]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[1]             ; vga_dirve:u_vga_dirve|cnt_v[1]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[2]             ; vga_dirve:u_vga_dirve|cnt_v[2]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[3]             ; vga_dirve:u_vga_dirve|cnt_v[3]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[4]             ; vga_dirve:u_vga_dirve|cnt_v[4]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[5]             ; vga_dirve:u_vga_dirve|cnt_v[5]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[9]             ; vga_dirve:u_vga_dirve|cnt_v[9]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_dirve:u_vga_dirve|cnt_v[10]            ; vga_dirve:u_vga_dirve|cnt_v[10]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.484 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 1.249      ;
; 0.498 ; data_drive:u_data_drive|rom_address[4]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.262      ;
; 0.513 ; data_drive:u_data_drive|rom_address[1]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.277      ;
; 0.533 ; data_drive:u_data_drive|rom_address[7]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.297      ;
; 0.535 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.299      ;
; 0.609 ; data_drive:u_data_drive|rom_address[6]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.373      ;
; 0.622 ; data_drive:u_data_drive|rom_address[9]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.386      ;
; 0.641 ; data_drive:u_data_drive|rom_address[11]    ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.405      ;
; 0.668 ; vga_dirve:u_vga_dirve|cnt_v[4]             ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.699 ; key_debounce:u_key_debounce0|flag          ; data_drive:u_data_drive|states_next[1]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.705 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.469      ;
; 0.705 ; vga_dirve:u_vga_dirve|cnt_v[3]             ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.997      ;
; 0.707 ; vga_dirve:u_vga_dirve|cnt_v[2]             ; vga_dirve:u_vga_dirve|addr_v[2]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.999      ;
; 0.743 ; key_debounce:u_key_debounce0|delay_cnt[8]  ; key_debounce:u_key_debounce0|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; key_debounce:u_key_debounce2|delay_cnt[8]  ; key_debounce:u_key_debounce2|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; key_debounce:u_key_debounce2|delay_cnt[10] ; key_debounce:u_key_debounce2|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; key_debounce:u_key_debounce2|delay_cnt[12] ; key_debounce:u_key_debounce2|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; key_debounce:u_key_debounce0|delay_cnt[10] ; key_debounce:u_key_debounce0|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key_debounce:u_key_debounce0|delay_cnt[12] ; key_debounce:u_key_debounce0|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key_debounce:u_key_debounce1|delay_cnt[8]  ; key_debounce:u_key_debounce1|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key_debounce:u_key_debounce1|delay_cnt[10] ; key_debounce:u_key_debounce1|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key_debounce:u_key_debounce1|delay_cnt[12] ; key_debounce:u_key_debounce1|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key_debounce:u_key_debounce0|delay_cnt[5]  ; key_debounce:u_key_debounce0|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; key_debounce:u_key_debounce0|delay_cnt[6]  ; key_debounce:u_key_debounce0|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; key_debounce:u_key_debounce0|delay_cnt[7]  ; key_debounce:u_key_debounce0|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce0|delay_cnt[14] ; key_debounce:u_key_debounce0|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce1|delay_cnt[4]  ; key_debounce:u_key_debounce1|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce1|delay_cnt[6]  ; key_debounce:u_key_debounce1|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce1|delay_cnt[7]  ; key_debounce:u_key_debounce1|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce1|delay_cnt[14] ; key_debounce:u_key_debounce1|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce0|delay_cnt[2]  ; key_debounce:u_key_debounce0|delay_cnt[2]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[4]  ; key_debounce:u_key_debounce2|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[5]  ; key_debounce:u_key_debounce2|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[6]  ; key_debounce:u_key_debounce2|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[7]  ; key_debounce:u_key_debounce2|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[11] ; key_debounce:u_key_debounce2|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[13] ; key_debounce:u_key_debounce2|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key_debounce:u_key_debounce2|delay_cnt[14] ; key_debounce:u_key_debounce2|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce0|delay_cnt[11] ; key_debounce:u_key_debounce0|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce0|delay_cnt[13] ; key_debounce:u_key_debounce0|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce0|delay_cnt[15] ; key_debounce:u_key_debounce0|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce1|delay_cnt[2]  ; key_debounce:u_key_debounce1|delay_cnt[2]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce1|delay_cnt[5]  ; key_debounce:u_key_debounce1|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce1|delay_cnt[11] ; key_debounce:u_key_debounce1|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce1|delay_cnt[13] ; key_debounce:u_key_debounce1|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key_debounce:u_key_debounce0|delay_cnt[3]  ; key_debounce:u_key_debounce0|delay_cnt[3]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; key_debounce:u_key_debounce2|delay_cnt[18] ; key_debounce:u_key_debounce2|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; key_debounce:u_key_debounce2|delay_cnt[15] ; key_debounce:u_key_debounce2|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; key_debounce:u_key_debounce0|delay_cnt[18] ; key_debounce:u_key_debounce0|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; key_debounce:u_key_debounce1|delay_cnt[15] ; key_debounce:u_key_debounce1|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; key_debounce:u_key_debounce0|delay_cnt[1]  ; key_debounce:u_key_debounce0|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; key_debounce:u_key_debounce2|delay_cnt[3]  ; key_debounce:u_key_debounce2|delay_cnt[3]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; key_debounce:u_key_debounce1|delay_cnt[18] ; key_debounce:u_key_debounce1|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; key_debounce:u_key_debounce1|delay_cnt[1]  ; key_debounce:u_key_debounce1|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; key_debounce:u_key_debounce2|delay_cnt[1]  ; key_debounce:u_key_debounce2|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; key_debounce:u_key_debounce2|delay_cnt[17] ; key_debounce:u_key_debounce2|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; key_debounce:u_key_debounce0|delay_cnt[17] ; key_debounce:u_key_debounce0|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; key_debounce:u_key_debounce1|delay_cnt[17] ; key_debounce:u_key_debounce1|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; key_debounce:u_key_debounce2|delay_cnt[19] ; key_debounce:u_key_debounce2|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; key_debounce:u_key_debounce0|delay_cnt[19] ; key_debounce:u_key_debounce0|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.752 ; key_debounce:u_key_debounce1|delay_cnt[19] ; key_debounce:u_key_debounce1|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.757 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.520      ;
; 0.762 ; key_debounce:u_key_debounce0|delay_cnt[9]  ; key_debounce:u_key_debounce0|delay_cnt[9]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; data_drive:u_data_drive|rom_address[3]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.526      ;
; 0.763 ; key_debounce:u_key_debounce0|delay_cnt[4]  ; key_debounce:u_key_debounce0|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_debounce:u_key_debounce2|delay_cnt[9]  ; key_debounce:u_key_debounce2|delay_cnt[9]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; key_debounce:u_key_debounce2|delay_cnt[16] ; key_debounce:u_key_debounce2|delay_cnt[16]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; key_debounce:u_key_debounce0|delay_cnt[16] ; key_debounce:u_key_debounce0|delay_cnt[16]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; key_debounce:u_key_debounce0|delay_cnt[0]  ; key_debounce:u_key_debounce0|flag                                                                                                    ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'data_drive:u_data_drive|states_current[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.605 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[11] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.037      ; 5.903      ;
; 0.808 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[0]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.037      ; 6.106      ;
; 0.854 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[10] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.047      ; 6.162      ;
; 1.127 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.049      ; 6.437      ;
; 1.146 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.050      ; 6.457      ;
; 1.204 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[6]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.048      ; 6.513      ;
; 1.227 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[11] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.037      ; 6.045      ;
; 1.244 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[12] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.048      ; 6.553      ;
; 1.301 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.049      ; 6.131      ;
; 1.335 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.050      ; 6.166      ;
; 1.434 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[7]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.048      ; 6.743      ;
; 1.475 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[6]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.048      ; 6.304      ;
; 1.544 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[0]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.037      ; 6.362      ;
; 1.556 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[10] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.047      ; 6.384      ;
; 1.575 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[7]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.048      ; 6.404      ;
; 1.585 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[12] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 5.048      ; 6.414      ;
; 2.590 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 7.737      ;
; 2.614 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 7.751      ;
; 2.636 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 7.784      ;
; 2.703 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 7.850      ;
; 2.791 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 7.941      ;
; 2.806 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 7.943      ;
; 2.856 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 8.003      ;
; 2.877 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.025      ;
; 2.907 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.079      ; 8.056      ;
; 2.924 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.087      ; 8.081      ;
; 2.945 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 8.082      ;
; 2.952 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 8.099      ;
; 2.970 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.088      ; 8.128      ;
; 2.976 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 8.123      ;
; 2.986 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.090      ; 8.146      ;
; 2.996 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.089      ; 8.155      ;
; 3.000 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.161      ;
; 3.018 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.086      ; 8.174      ;
; 3.020 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.088      ; 8.178      ;
; 3.020 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 8.157      ;
; 3.022 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.170      ;
; 3.047 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.208      ;
; 3.052 ; data_drive:u_data_drive|states_current[1]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.589      ; 7.711      ;
; 3.058 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.219      ;
; 3.067 ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.669      ; 7.806      ;
; 3.071 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 8.208      ;
; 3.074 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.235      ;
; 3.075 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.225      ;
; 3.088 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 8.225      ;
; 3.091 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.252      ;
; 3.094 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.087      ; 8.251      ;
; 3.097 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.247      ;
; 3.098 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.248      ;
; 3.098 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.246      ;
; 3.099 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.093      ; 8.262      ;
; 3.099 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.079      ; 8.248      ;
; 3.105 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.090      ; 8.265      ;
; 3.109 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 8.246      ;
; 3.109 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.086      ; 8.265      ;
; 3.115 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.075      ; 8.260      ;
; 3.117 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.088      ; 8.275      ;
; 3.122 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.270      ;
; 3.123 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.085      ; 8.278      ;
; 3.124 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.095      ; 8.289      ;
; 3.126 ; vga_dirve:u_vga_dirve|addr_v[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.287      ;
; 3.133 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.294      ;
; 3.138 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.299      ;
; 3.140 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.092      ; 8.302      ;
; 3.142 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.290      ;
; 3.144 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.294      ;
; 3.146 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.093      ; 8.309      ;
; 3.149 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.310      ;
; 3.151 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.086      ; 8.307      ;
; 3.152 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.090      ; 8.312      ;
; 3.155 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.305      ;
; 3.157 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.093      ; 8.320      ;
; 3.158 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.087      ; 8.315      ;
; 3.163 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.090      ; 8.323      ;
; 3.165 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.326      ;
; 3.168 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.067      ; 8.305      ;
; 3.171 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.321      ;
; 3.173 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.093      ; 8.336      ;
; 3.179 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.090      ; 8.339      ;
; 3.180 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.088      ; 8.338      ;
; 3.180 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.341      ;
; 3.186 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 8.333      ;
; 3.187 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.092      ; 8.349      ;
; 3.189 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.087      ; 8.346      ;
; 3.189 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.337      ;
; 3.191 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.352      ;
; 3.197 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.089      ; 8.356      ;
; 3.197 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.080      ; 8.347      ;
; 3.198 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.092      ; 8.360      ;
; 3.203 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.076      ; 8.349      ;
; 3.203 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.077      ; 8.350      ;
; 3.207 ; vga_dirve:u_vga_dirve|addr_h[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.355      ;
; 3.207 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.368      ;
; 3.214 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.092      ; 8.376      ;
; 3.215 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.095      ; 8.380      ;
; 3.217 ; vga_dirve:u_vga_dirve|addr_v[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.091      ; 8.378      ;
; 3.218 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.087      ; 8.375      ;
; 3.221 ; vga_dirve:u_vga_dirve|addr_h[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.078      ; 8.369      ;
; 3.221 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.084      ; 8.375      ;
; 3.223 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 5.086      ; 8.379      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                      ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 109.37 MHz ; 109.37 MHz      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 174.64 MHz ; 174.64 MHz      ; data_drive:u_data_drive|states_current[0]                        ;      ;
; 211.28 MHz ; 211.28 MHz      ; clk                                                              ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; -9.174 ; -70.834       ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.574 ; -80.057       ;
; clk                                                              ; 15.267 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; clk                                                              ; 0.401 ; 0.000         ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; data_drive:u_data_drive|states_current[0]                        ; 0.638 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; 0.307  ; 0.000         ;
; clk                                                              ; 9.773  ; 0.000         ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.659 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'data_drive:u_data_drive|states_current[0]'                                                                                                                                                                  ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -9.174 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 13.077     ;
; -8.869 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 12.772     ;
; -8.850 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.911      ; 12.770     ;
; -8.838 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.912      ; 12.759     ;
; -8.832 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 12.730     ;
; -8.828 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.749     ;
; -8.802 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.724     ;
; -8.789 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 12.714     ;
; -8.721 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 12.637     ;
; -8.650 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 12.553     ;
; -8.647 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.909      ; 12.557     ;
; -8.545 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.911      ; 12.465     ;
; -8.533 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.912      ; 12.454     ;
; -8.531 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 12.434     ;
; -8.527 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 12.425     ;
; -8.523 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.444     ;
; -8.497 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.419     ;
; -8.484 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 12.409     ;
; -8.416 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 12.332     ;
; -8.360 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 12.251     ;
; -8.326 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.911      ; 12.246     ;
; -8.314 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.912      ; 12.235     ;
; -8.308 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 12.206     ;
; -8.304 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.225     ;
; -8.278 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.200     ;
; -8.265 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 12.190     ;
; -8.237 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.920      ; 12.166     ;
; -8.208 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.918      ; 12.135     ;
; -8.197 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 12.113     ;
; -8.173 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 12.064     ;
; -8.168 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 12.059     ;
; -8.155 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.442      ; 11.598     ;
; -8.121 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 12.043     ;
; -8.111 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.899      ; 12.019     ;
; -8.092 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.911      ; 12.012     ;
; -7.995 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 11.886     ;
; -7.950 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 11.860     ;
; -7.873 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 11.764     ;
; -7.872 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.912      ; 11.793     ;
; -7.866 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 11.764     ;
; -7.862 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 11.783     ;
; -7.838 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 11.729     ;
; -7.823 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 11.748     ;
; -7.789 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.451      ; 11.249     ;
; -7.779 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.899      ; 11.687     ;
; -7.763 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 11.673     ;
; -7.758 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 11.668     ;
; -7.755 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.914      ; 11.671     ;
; -7.745 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.453      ; 11.207     ;
; -7.734 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.899      ; 11.642     ;
; -7.609 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.899      ; 11.517     ;
; -7.608 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.919      ; 11.536     ;
; -7.585 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 11.495     ;
; -7.490 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.899      ; 11.398     ;
; -7.463 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 11.373     ;
; -7.434 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.899      ; 11.342     ;
; -7.428 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 11.338     ;
; -7.359 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.921      ; 11.282     ;
; -7.354 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.920      ; 11.282     ;
; -7.322 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 11.226     ;
; -7.304 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.909      ; 11.209     ;
; -7.134 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.900      ; 11.043     ;
; -7.129 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.900      ; 11.038     ;
; -7.116 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.452      ; 10.577     ;
; -7.073 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.442      ; 10.511     ;
; -7.057 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.453      ; 10.518     ;
; -7.018 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.454      ; 10.483     ;
; -7.000 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.454      ; 10.456     ;
; -6.993 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.921      ; 10.925     ;
; -6.990 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.894     ;
; -6.953 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 10.839     ;
; -6.943 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.900      ; 10.852     ;
; -6.935 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.839     ;
; -6.934 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.837     ;
; -6.933 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 10.842     ;
; -6.895 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 10.781     ;
; -6.894 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.807     ;
; -6.834 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.900      ; 10.743     ;
; -6.830 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 10.716     ;
; -6.828 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.900      ; 10.737     ;
; -6.825 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 10.711     ;
; -6.822 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 10.708     ;
; -6.820 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.724     ;
; -6.818 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 10.727     ;
; -6.807 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.711     ;
; -6.806 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.898      ; 10.705     ;
; -6.779 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.692     ;
; -6.714 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.900      ; 10.623     ;
; -6.711 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.615     ;
; -6.708 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.890      ; 10.594     ;
; -6.704 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 10.613     ;
; -6.692 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 10.601     ;
; -6.665 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.578     ;
; -6.654 ; vga_dirve:u_vga_dirve|addr_v[3]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.898      ; 10.553     ;
; -6.630 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.901      ; 10.539     ;
; -6.621 ; vga_dirve:u_vga_dirve|addr_v[0]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.524     ;
; -6.610 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.911      ; 10.530     ;
; -6.598 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.912      ; 10.519     ;
; -6.592 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.902      ; 10.490     ;
; -6.588 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 3.913      ; 10.509     ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -4.574 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[0]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.022     ; 1.504      ;
; -4.573 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[2]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.022     ; 1.503      ;
; -4.572 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[1]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.022     ; 1.502      ;
; -4.560 ; data_drive:u_data_drive|rgb_data[11]      ; vga_dirve:u_vga_dirve|rgb[11]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.022     ; 1.490      ;
; -4.167 ; data_drive:u_data_drive|rgb_data[11]      ; vga_dirve:u_vga_dirve|rgb[14]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.022     ; 1.097      ;
; -4.166 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[3]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.022     ; 1.096      ;
; -4.125 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[8]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.016     ; 1.061      ;
; -4.124 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[7]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.016     ; 1.060      ;
; -3.917 ; data_drive:u_data_drive|rgb_data[12]      ; vga_dirve:u_vga_dirve|rgb[12]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.984     ; 0.885      ;
; -3.557 ; data_drive:u_data_drive|rgb_data[6]       ; vga_dirve:u_vga_dirve|rgb[6]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.016     ; 0.493      ;
; -3.556 ; data_drive:u_data_drive|rgb_data[10]      ; vga_dirve:u_vga_dirve|rgb[10]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.015     ; 0.493      ;
; -3.556 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[9]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.016     ; 0.492      ;
; -3.524 ; data_drive:u_data_drive|rgb_data[15]      ; vga_dirve:u_vga_dirve|rgb[15]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.985     ; 0.491      ;
; -3.523 ; data_drive:u_data_drive|rgb_data[4]       ; vga_dirve:u_vga_dirve|rgb[4]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.984     ; 0.491      ;
; -3.523 ; data_drive:u_data_drive|rgb_data[12]      ; vga_dirve:u_vga_dirve|rgb[13]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.984     ; 0.491      ;
; -1.537 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[3]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 2.314      ;
; -1.537 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[2]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 2.314      ;
; -1.446 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[12] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.220      ;
; -1.446 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[0]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.220      ;
; -1.445 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[13] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.219      ;
; -1.445 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[6]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.219      ;
; -1.445 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[8]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.219      ;
; -1.445 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[10] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.219      ;
; -1.444 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[1]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.218      ;
; -1.378 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[7]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.152      ;
; -1.376 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[4]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.150      ;
; -1.376 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[11] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.150      ;
; -1.361 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[5]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.135      ;
; -1.359 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[9]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.133      ;
; -1.009 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[3]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.085      ; 2.286      ;
; -1.009 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[2]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.085      ; 2.286      ;
; -0.918 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[12] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.192      ;
; -0.918 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[0]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.192      ;
; -0.917 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[13] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.191      ;
; -0.917 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[6]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.191      ;
; -0.917 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[8]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.191      ;
; -0.917 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[10] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.191      ;
; -0.916 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[1]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.190      ;
; -0.849 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[7]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.123      ;
; -0.848 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[4]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.122      ;
; -0.848 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[11] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.122      ;
; -0.833 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[5]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.107      ;
; -0.831 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[9]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.105      ;
; 30.857 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.543     ; 8.602      ;
; 30.857 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.543     ; 8.602      ;
; 30.948 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.508      ;
; 30.948 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.508      ;
; 30.949 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.507      ;
; 30.949 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.507      ;
; 30.949 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.507      ;
; 30.949 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.507      ;
; 30.950 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.506      ;
; 31.017 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.439      ;
; 31.018 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.438      ;
; 31.018 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.438      ;
; 31.033 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.423      ;
; 31.035 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.546     ; 8.421      ;
; 31.194 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 8.726      ;
; 31.194 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 8.726      ;
; 31.198 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 8.726      ;
; 31.198 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 8.726      ;
; 31.285 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.632      ;
; 31.285 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.632      ;
; 31.286 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.631      ;
; 31.286 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.631      ;
; 31.286 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.631      ;
; 31.286 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.631      ;
; 31.287 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.630      ;
; 31.289 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.632      ;
; 31.289 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.632      ;
; 31.290 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.631      ;
; 31.290 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.631      ;
; 31.290 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.631      ;
; 31.290 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.631      ;
; 31.291 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.630      ;
; 31.354 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.563      ;
; 31.355 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.562      ;
; 31.355 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.562      ;
; 31.358 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.563      ;
; 31.359 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.562      ;
; 31.359 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.562      ;
; 31.370 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.547      ;
; 31.372 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 8.545      ;
; 31.374 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.547      ;
; 31.376 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.545      ;
; 31.528 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 8.396      ;
; 31.528 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 8.396      ;
; 31.619 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.302      ;
; 31.619 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.302      ;
; 31.620 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.301      ;
; 31.620 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.301      ;
; 31.620 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.301      ;
; 31.620 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.301      ;
; 31.621 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.300      ;
; 31.647 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 8.279      ;
; 31.647 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 8.279      ;
; 31.688 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.233      ;
; 31.689 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.232      ;
; 31.689 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.232      ;
; 31.704 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 8.217      ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                  ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 15.267 ; cnt[19]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.663      ;
; 15.270 ; cnt[19]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.660      ;
; 15.272 ; cnt[19]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.658      ;
; 15.274 ; cnt[19]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.656      ;
; 15.302 ; cnt[17]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.627      ;
; 15.305 ; cnt[17]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.624      ;
; 15.307 ; cnt[17]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.622      ;
; 15.309 ; cnt[17]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.620      ;
; 15.484 ; cnt[19]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.446      ;
; 15.487 ; cnt[19]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.443      ;
; 15.489 ; cnt[19]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.441      ;
; 15.493 ; cnt[19]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.437      ;
; 15.496 ; cnt[19]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.434      ;
; 15.519 ; cnt[17]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.410      ;
; 15.522 ; cnt[17]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.407      ;
; 15.524 ; cnt[17]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.405      ;
; 15.528 ; cnt[17]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.401      ;
; 15.530 ; cnt[25]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.400      ;
; 15.531 ; cnt[17]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.398      ;
; 15.533 ; cnt[25]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.397      ;
; 15.535 ; cnt[25]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.395      ;
; 15.537 ; cnt[25]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.393      ;
; 15.550 ; cnt[19]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.380      ;
; 15.585 ; cnt[17]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.073     ; 4.344      ;
; 15.613 ; cnt[18]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.317      ;
; 15.616 ; cnt[18]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.314      ;
; 15.618 ; cnt[18]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.312      ;
; 15.620 ; cnt[18]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.310      ;
; 15.691 ; cnt[13]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.240      ;
; 15.694 ; cnt[13]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.237      ;
; 15.696 ; cnt[13]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.235      ;
; 15.698 ; cnt[13]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.233      ;
; 15.744 ; cnt[26]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.186      ;
; 15.747 ; cnt[25]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.183      ;
; 15.747 ; cnt[26]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.183      ;
; 15.749 ; cnt[26]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.181      ;
; 15.750 ; cnt[25]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.180      ;
; 15.751 ; cnt[26]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.179      ;
; 15.752 ; cnt[25]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.178      ;
; 15.756 ; cnt[25]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.174      ;
; 15.759 ; cnt[25]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.171      ;
; 15.763 ; cnt[16]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.167      ;
; 15.766 ; cnt[16]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.164      ;
; 15.768 ; cnt[16]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.162      ;
; 15.770 ; cnt[16]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.160      ;
; 15.813 ; cnt[25]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.830 ; cnt[18]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.100      ;
; 15.833 ; cnt[18]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.097      ;
; 15.835 ; cnt[18]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.095      ;
; 15.839 ; cnt[18]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.091      ;
; 15.842 ; cnt[18]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.088      ;
; 15.845 ; cnt[14]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.085      ;
; 15.848 ; cnt[14]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.082      ;
; 15.849 ; cnt[22]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.081      ;
; 15.850 ; cnt[15]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.080      ;
; 15.850 ; cnt[14]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.080      ;
; 15.852 ; cnt[22]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.078      ;
; 15.852 ; cnt[14]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.078      ;
; 15.852 ; cnt[21]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.078      ;
; 15.853 ; cnt[15]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.077      ;
; 15.854 ; cnt[22]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.076      ;
; 15.855 ; cnt[15]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.075      ;
; 15.855 ; cnt[21]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.075      ;
; 15.856 ; cnt[22]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.074      ;
; 15.857 ; cnt[15]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.073      ;
; 15.857 ; cnt[21]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.073      ;
; 15.859 ; cnt[21]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.071      ;
; 15.896 ; cnt[18]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.072     ; 4.034      ;
; 15.908 ; cnt[13]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.023      ;
; 15.911 ; cnt[13]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.020      ;
; 15.913 ; cnt[13]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.018      ;
; 15.917 ; cnt[13]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.014      ;
; 15.920 ; cnt[13]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.011      ;
; 15.944 ; cnt[27]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.986      ;
; 15.947 ; cnt[27]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.983      ;
; 15.948 ; cnt[23]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.982      ;
; 15.949 ; cnt[27]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.981      ;
; 15.951 ; cnt[27]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.979      ;
; 15.951 ; cnt[23]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.979      ;
; 15.953 ; cnt[23]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.977      ;
; 15.955 ; cnt[23]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.975      ;
; 15.961 ; cnt[26]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.969      ;
; 15.964 ; cnt[26]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.966      ;
; 15.966 ; cnt[26]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.964      ;
; 15.970 ; cnt[26]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.960      ;
; 15.973 ; cnt[26]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.957      ;
; 15.974 ; cnt[13]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.957      ;
; 15.980 ; cnt[16]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.950      ;
; 15.982 ; cnt[19]   ; cnt[7]  ; clk          ; clk         ; 20.000       ; -0.074     ; 3.946      ;
; 15.983 ; cnt[16]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.947      ;
; 15.985 ; cnt[16]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.945      ;
; 15.989 ; cnt[16]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.941      ;
; 15.992 ; cnt[16]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.938      ;
; 16.017 ; cnt[17]   ; cnt[7]  ; clk          ; clk         ; 20.000       ; -0.075     ; 3.910      ;
; 16.027 ; cnt[26]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.903      ;
; 16.046 ; cnt[16]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.884      ;
; 16.062 ; cnt[14]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.868      ;
; 16.065 ; cnt[14]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.865      ;
; 16.066 ; cnt[22]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.864      ;
; 16.067 ; cnt[15]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.863      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                        ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; led[0]~reg0 ; led[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.691 ; cnt[11]     ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; cnt[3]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; cnt[9]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; cnt[1]      ; cnt[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; cnt[27]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; cnt[16]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; cnt[10]     ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; cnt[8]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; cnt[24]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; cnt[18]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; cnt[2]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; cnt[26]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.707 ; cnt[4]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; cnt[5]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; cnt[6]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.721 ; cnt[0]      ; cnt[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.988      ;
; 1.013 ; cnt[3]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; cnt[9]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; cnt[1]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; cnt[8]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; cnt[0]      ; cnt[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; cnt[10]     ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; cnt[2]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.019 ; cnt[26]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.026 ; cnt[4]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.293      ;
; 1.030 ; cnt[16]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; cnt[8]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; cnt[0]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; cnt[24]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; cnt[5]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; cnt[2]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.041 ; cnt[4]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.308      ;
; 1.045 ; cnt[6]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.108 ; cnt[3]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.375      ;
; 1.111 ; cnt[9]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; cnt[1]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.378      ;
; 1.135 ; cnt[3]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.402      ;
; 1.137 ; cnt[1]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; cnt[8]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; cnt[0]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; cnt[24]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; cnt[2]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.406      ;
; 1.151 ; cnt[6]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; cnt[0]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; cnt[5]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; cnt[2]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.421      ;
; 1.163 ; cnt[4]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.430      ;
; 1.167 ; cnt[6]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.434      ;
; 1.231 ; cnt[23]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.498      ;
; 1.231 ; cnt[7]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.499      ;
; 1.233 ; cnt[15]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.500      ;
; 1.233 ; cnt[1]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.500      ;
; 1.246 ; cnt[7]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.514      ;
; 1.248 ; cnt[14]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; cnt[5]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.516      ;
; 1.251 ; cnt[25]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.518      ;
; 1.256 ; cnt[11]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.524      ;
; 1.257 ; cnt[3]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.524      ;
; 1.259 ; cnt[1]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.526      ;
; 1.260 ; cnt[0]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.527      ;
; 1.266 ; cnt[25]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.533      ;
; 1.270 ; cnt[4]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.537      ;
; 1.273 ; cnt[6]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.540      ;
; 1.274 ; cnt[10]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.542      ;
; 1.275 ; cnt[0]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.542      ;
; 1.276 ; cnt[5]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.543      ;
; 1.276 ; cnt[18]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.543      ;
; 1.276 ; cnt[2]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.543      ;
; 1.283 ; cnt[22]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.550      ;
; 1.285 ; cnt[4]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.552      ;
; 1.344 ; cnt[13]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.613      ;
; 1.352 ; cnt[21]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.619      ;
; 1.352 ; cnt[3]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.619      ;
; 1.353 ; cnt[23]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.620      ;
; 1.353 ; cnt[7]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.621      ;
; 1.355 ; cnt[15]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.622      ;
; 1.357 ; cnt[22]     ; cnt[22]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.624      ;
; 1.368 ; cnt[7]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.636      ;
; 1.369 ; cnt[23]     ; cnt[23]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.636      ;
; 1.370 ; cnt[14]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.637      ;
; 1.371 ; cnt[5]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.638      ;
; 1.372 ; cnt[7]      ; cnt[7]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.640      ;
; 1.377 ; cnt[23]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.644      ;
; 1.378 ; cnt[11]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.646      ;
; 1.379 ; cnt[9]      ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.647      ;
; 1.379 ; cnt[3]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.646      ;
; 1.381 ; cnt[1]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.648      ;
; 1.383 ; cnt[2]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.650      ;
; 1.392 ; cnt[4]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.659      ;
; 1.393 ; cnt[25]     ; cnt[25]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.660      ;
; 1.396 ; cnt[16]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.663      ;
; 1.396 ; cnt[10]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.664      ;
; 1.396 ; cnt[8]      ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.664      ;
; 1.397 ; cnt[0]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.664      ;
; 1.398 ; cnt[18]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.665      ;
; 1.398 ; cnt[2]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.665      ;
; 1.405 ; cnt[22]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.672      ;
; 1.407 ; cnt[20]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.674      ;
; 1.420 ; cnt[22]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.687      ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; key_debounce:u_key_debounce0|key_value     ; key_debounce:u_key_debounce0|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; key_debounce:u_key_debounce1|key_value     ; key_debounce:u_key_debounce1|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|v_sync               ; vga_dirve:u_vga_dirve|v_sync                                                                                                         ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|h_sync               ; vga_dirve:u_vga_dirve|h_sync                                                                                                         ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[12]    ; data_drive:u_data_drive|rom_address[12]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[13]    ; data_drive:u_data_drive|rom_address[13]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom_address[0]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[3]     ; data_drive:u_data_drive|rom_address[3]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[1]     ; data_drive:u_data_drive|rom_address[1]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom_address[2]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[4]     ; data_drive:u_data_drive|rom_address[4]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[5]     ; data_drive:u_data_drive|rom_address[5]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[6]     ; data_drive:u_data_drive|rom_address[6]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[7]     ; data_drive:u_data_drive|rom_address[7]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[8]     ; data_drive:u_data_drive|rom_address[8]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[9]     ; data_drive:u_data_drive|rom_address[9]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[10]    ; data_drive:u_data_drive|rom_address[10]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_drive:u_data_drive|rom_address[11]    ; data_drive:u_data_drive|rom_address[11]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; key_debounce:u_key_debounce2|key_value     ; key_debounce:u_key_debounce2|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[0]             ; vga_dirve:u_vga_dirve|cnt_v[0]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[1]             ; vga_dirve:u_vga_dirve|cnt_v[1]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[2]             ; vga_dirve:u_vga_dirve|cnt_v[2]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[3]             ; vga_dirve:u_vga_dirve|cnt_v[3]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[4]             ; vga_dirve:u_vga_dirve|cnt_v[4]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[5]             ; vga_dirve:u_vga_dirve|cnt_v[5]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[6]             ; vga_dirve:u_vga_dirve|cnt_v[6]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[7]             ; vga_dirve:u_vga_dirve|cnt_v[7]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[8]             ; vga_dirve:u_vga_dirve|cnt_v[8]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[9]             ; vga_dirve:u_vga_dirve|cnt_v[9]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[10]            ; vga_dirve:u_vga_dirve|cnt_v[10]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_dirve:u_vga_dirve|cnt_v[11]            ; vga_dirve:u_vga_dirve|cnt_v[11]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.464 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.148      ;
; 0.471 ; data_drive:u_data_drive|rom_address[4]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.154      ;
; 0.490 ; data_drive:u_data_drive|rom_address[1]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.173      ;
; 0.502 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.185      ;
; 0.506 ; data_drive:u_data_drive|rom_address[7]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.189      ;
; 0.616 ; data_drive:u_data_drive|rom_address[6]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.299      ;
; 0.619 ; key_debounce:u_key_debounce0|flag          ; data_drive:u_data_drive|states_next[1]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.887      ;
; 0.621 ; vga_dirve:u_vga_dirve|cnt_v[4]             ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.631 ; data_drive:u_data_drive|rom_address[9]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.314      ;
; 0.641 ; data_drive:u_data_drive|rom_address[11]    ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.324      ;
; 0.656 ; vga_dirve:u_vga_dirve|cnt_v[3]             ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.923      ;
; 0.657 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.338      ;
; 0.659 ; vga_dirve:u_vga_dirve|cnt_v[2]             ; vga_dirve:u_vga_dirve|addr_v[2]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.926      ;
; 0.692 ; key_debounce:u_key_debounce0|delay_cnt[10] ; key_debounce:u_key_debounce0|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; key_debounce:u_key_debounce1|delay_cnt[10] ; key_debounce:u_key_debounce1|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; key_debounce:u_key_debounce0|delay_cnt[5]  ; key_debounce:u_key_debounce0|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; key_debounce:u_key_debounce0|delay_cnt[6]  ; key_debounce:u_key_debounce0|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; key_debounce:u_key_debounce0|delay_cnt[8]  ; key_debounce:u_key_debounce0|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; key_debounce:u_key_debounce2|delay_cnt[10] ; key_debounce:u_key_debounce2|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; key_debounce:u_key_debounce0|delay_cnt[13] ; key_debounce:u_key_debounce0|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key_debounce:u_key_debounce1|delay_cnt[6]  ; key_debounce:u_key_debounce1|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key_debounce:u_key_debounce1|delay_cnt[13] ; key_debounce:u_key_debounce1|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key_debounce:u_key_debounce0|delay_cnt[2]  ; key_debounce:u_key_debounce0|delay_cnt[2]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; key_debounce:u_key_debounce0|delay_cnt[7]  ; key_debounce:u_key_debounce0|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; key_debounce:u_key_debounce2|delay_cnt[5]  ; key_debounce:u_key_debounce2|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key_debounce:u_key_debounce2|delay_cnt[6]  ; key_debounce:u_key_debounce2|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key_debounce:u_key_debounce2|delay_cnt[8]  ; key_debounce:u_key_debounce2|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key_debounce:u_key_debounce2|delay_cnt[13] ; key_debounce:u_key_debounce2|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; key_debounce:u_key_debounce0|delay_cnt[12] ; key_debounce:u_key_debounce0|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce1|delay_cnt[2]  ; key_debounce:u_key_debounce1|delay_cnt[2]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce1|delay_cnt[5]  ; key_debounce:u_key_debounce1|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce1|delay_cnt[7]  ; key_debounce:u_key_debounce1|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce1|delay_cnt[8]  ; key_debounce:u_key_debounce1|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce1|delay_cnt[12] ; key_debounce:u_key_debounce1|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce2|delay_cnt[4]  ; key_debounce:u_key_debounce2|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce2|delay_cnt[7]  ; key_debounce:u_key_debounce2|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key_debounce:u_key_debounce2|delay_cnt[12] ; key_debounce:u_key_debounce2|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; key_debounce:u_key_debounce0|delay_cnt[14] ; key_debounce:u_key_debounce0|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; key_debounce:u_key_debounce1|delay_cnt[4]  ; key_debounce:u_key_debounce1|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; key_debounce:u_key_debounce1|delay_cnt[14] ; key_debounce:u_key_debounce1|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; key_debounce:u_key_debounce2|delay_cnt[14] ; key_debounce:u_key_debounce2|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; key_debounce:u_key_debounce0|delay_cnt[15] ; key_debounce:u_key_debounce0|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key_debounce:u_key_debounce1|delay_cnt[18] ; key_debounce:u_key_debounce1|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key_debounce:u_key_debounce1|delay_cnt[15] ; key_debounce:u_key_debounce1|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key_debounce:u_key_debounce2|delay_cnt[18] ; key_debounce:u_key_debounce2|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key_debounce:u_key_debounce2|delay_cnt[15] ; key_debounce:u_key_debounce2|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; key_debounce:u_key_debounce0|delay_cnt[11] ; key_debounce:u_key_debounce0|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; key_debounce:u_key_debounce0|delay_cnt[18] ; key_debounce:u_key_debounce0|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; key_debounce:u_key_debounce1|delay_cnt[11] ; key_debounce:u_key_debounce1|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; key_debounce:u_key_debounce0|delay_cnt[1]  ; key_debounce:u_key_debounce0|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; key_debounce:u_key_debounce0|delay_cnt[3]  ; key_debounce:u_key_debounce0|delay_cnt[3]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; key_debounce:u_key_debounce2|delay_cnt[11] ; key_debounce:u_key_debounce2|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; key_debounce:u_key_debounce1|delay_cnt[1]  ; key_debounce:u_key_debounce1|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; key_debounce:u_key_debounce2|delay_cnt[1]  ; key_debounce:u_key_debounce2|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; key_debounce:u_key_debounce2|delay_cnt[3]  ; key_debounce:u_key_debounce2|delay_cnt[3]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; key_debounce:u_key_debounce0|delay_cnt[19] ; key_debounce:u_key_debounce0|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; key_debounce:u_key_debounce0|delay_cnt[17] ; key_debounce:u_key_debounce0|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; key_debounce:u_key_debounce1|delay_cnt[17] ; key_debounce:u_key_debounce1|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; key_debounce:u_key_debounce2|delay_cnt[17] ; key_debounce:u_key_debounce2|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.702 ; key_debounce:u_key_debounce1|delay_cnt[19] ; key_debounce:u_key_debounce1|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; key_debounce:u_key_debounce2|delay_cnt[19] ; key_debounce:u_key_debounce2|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; data_drive:u_data_drive|rom_address[3]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.383      ;
; 0.704 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.384      ;
; 0.706 ; key_debounce:u_key_debounce0|delay_cnt[9]  ; key_debounce:u_key_debounce0|delay_cnt[9]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; key_debounce:u_key_debounce0|delay_cnt[16] ; key_debounce:u_key_debounce0|delay_cnt[16]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_debounce:u_key_debounce2|delay_cnt[9]  ; key_debounce:u_key_debounce2|delay_cnt[9]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_debounce:u_key_debounce2|delay_cnt[16] ; key_debounce:u_key_debounce2|delay_cnt[16]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; key_debounce:u_key_debounce0|delay_cnt[4]  ; key_debounce:u_key_debounce0|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_dirve:u_vga_dirve|cnt_h[10]            ; vga_dirve:u_vga_dirve|cnt_h[10]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'data_drive:u_data_drive|states_current[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.638 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[11] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.553      ; 5.431      ;
; 0.810 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[0]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.553      ; 5.603      ;
; 0.850 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[10] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.564      ; 5.654      ;
; 1.152 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.563      ; 5.475      ;
; 1.178 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.564      ; 5.502      ;
; 1.204 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.563      ; 6.007      ;
; 1.217 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.564      ; 6.021      ;
; 1.259 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[6]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.565      ; 6.064      ;
; 1.278 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[12] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.563      ; 6.081      ;
; 1.304 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[6]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.565      ; 5.629      ;
; 1.324 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[11] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.553      ; 5.637      ;
; 1.392 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[10] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.564      ; 5.716      ;
; 1.402 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[7]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.565      ; 5.727      ;
; 1.414 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[12] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.563      ; 5.737      ;
; 1.459 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[7]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.565      ; 6.264      ;
; 1.477 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[0]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 4.553      ; 5.790      ;
; 2.549 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.070      ;
; 2.612 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.144      ;
; 2.643 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.463      ; 7.176      ;
; 2.656 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.188      ;
; 2.710 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.242      ;
; 2.744 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.461      ; 7.275      ;
; 2.750 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.271      ;
; 2.757 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.289      ;
; 2.770 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.313      ;
; 2.800 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.332      ;
; 2.845 ; data_drive:u_data_drive|states_current[1]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 3.992      ; 6.907      ;
; 2.847 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.469      ; 7.386      ;
; 2.852 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.373      ;
; 2.856 ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.098      ; 7.024      ;
; 2.864 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.396      ;
; 2.865 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.461      ; 7.396      ;
; 2.872 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.416      ;
; 2.875 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.396      ;
; 2.891 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.423      ;
; 2.893 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.437      ;
; 2.895 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.461      ; 7.426      ;
; 2.905 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.449      ;
; 2.916 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.469      ; 7.455      ;
; 2.918 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.462      ;
; 2.921 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.465      ;
; 2.921 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.465      ;
; 2.922 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.443      ;
; 2.929 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.457      ; 7.456      ;
; 2.929 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.468      ; 7.467      ;
; 2.935 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.468      ; 7.473      ;
; 2.941 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.485      ;
; 2.948 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.480      ;
; 2.952 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.494      ;
; 2.954 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.486      ;
; 2.954 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.497      ;
; 2.955 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.476      ;
; 2.960 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.503      ;
; 2.962 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.506      ;
; 2.963 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.467      ; 7.500      ;
; 2.966 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.509      ;
; 2.971 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.467      ; 7.508      ;
; 2.972 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.481      ; 7.523      ;
; 2.975 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.507      ;
; 2.975 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.518      ;
; 2.976 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.470      ; 7.516      ;
; 2.981 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.524      ;
; 2.987 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.531      ;
; 2.988 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.530      ;
; 2.990 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.463      ; 7.523      ;
; 2.990 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.534      ;
; 2.996 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.538      ;
; 3.000 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.532      ;
; 3.000 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.543      ;
; 3.003 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.535      ;
; 3.003 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.546      ;
; 3.005 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.548      ;
; 3.006 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.549      ;
; 3.009 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.552      ;
; 3.009 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.551      ;
; 3.011 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.473      ; 7.554      ;
; 3.012 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.461      ; 7.543      ;
; 3.017 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.559      ;
; 3.023 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.567      ;
; 3.028 ; vga_dirve:u_vga_dirve|addr_v[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.474      ; 7.572      ;
; 3.030 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.562      ;
; 3.034 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.576      ;
; 3.037 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.579      ;
; 3.038 ; data_drive:u_data_drive|states_current[1]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 3.991      ; 7.099      ;
; 3.040 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.470      ; 7.580      ;
; 3.041 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.481      ; 7.592      ;
; 3.042 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.584      ;
; 3.045 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.470      ; 7.585      ;
; 3.045 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.587      ;
; 3.049 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.462      ; 7.581      ;
; 3.052 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.472      ; 7.594      ;
; 3.054 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.469      ; 7.593      ;
; 3.054 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.480      ; 7.604      ;
; 3.057 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.461      ; 7.588      ;
; 3.058 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.458      ; 7.586      ;
; 3.058 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.469      ; 7.597      ;
; 3.059 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.463      ; 7.592      ;
; 3.060 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.480      ; 7.610      ;
; 3.061 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.463      ; 7.594      ;
; 3.063 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 4.451      ; 7.584      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; -3.550 ; -24.895       ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.042 ; -35.879       ;
; clk                                                              ; 17.847 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; 0.140 ; 0.000         ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.180 ; 0.000         ;
; clk                                                              ; 0.187 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; data_drive:u_data_drive|states_current[0]                        ; 0.386  ; 0.000         ;
; clk                                                              ; 9.435  ; 0.000         ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.734 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'data_drive:u_data_drive|states_current[0]'                                                                                                                                                                  ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.550 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 6.202      ;
; -3.515 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 6.167      ;
; -3.446 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.176      ; 6.101      ;
; -3.393 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 6.039      ;
; -3.245 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 5.891      ;
; -3.238 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 5.884      ;
; -3.233 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 5.879      ;
; -3.221 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.977      ; 5.677      ;
; -3.203 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.855      ;
; -3.128 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 5.774      ;
; -3.088 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 5.734      ;
; -3.074 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.178      ; 5.735      ;
; -3.068 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.728      ;
; -3.066 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.726      ;
; -3.050 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.712      ;
; -3.050 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.710      ;
; -3.047 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.707      ;
; -3.043 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.694      ;
; -3.034 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.697      ;
; -3.029 ; vga_dirve:u_vga_dirve|addr_h[5]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.691      ;
; -3.024 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.676      ;
; -3.008 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.178      ; 5.669      ;
; -3.000 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.180      ; 5.663      ;
; -2.984 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.646      ;
; -2.981 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.641      ;
; -2.977 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.628      ;
; -2.968 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.631      ;
; -2.965 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.627      ;
; -2.963 ; vga_dirve:u_vga_dirve|addr_h[1]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.625      ;
; -2.941 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 5.595      ;
; -2.913 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.178      ; 5.574      ;
; -2.907 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.567      ;
; -2.889 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.551      ;
; -2.886 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.546      ;
; -2.882 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.533      ;
; -2.873 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.536      ;
; -2.868 ; vga_dirve:u_vga_dirve|addr_h[6]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.530      ;
; -2.861 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.182      ; 5.526      ;
; -2.820 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.981      ; 5.284      ;
; -2.808 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.464      ;
; -2.785 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 5.439      ;
; -2.776 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 5.430      ;
; -2.745 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 5.399      ;
; -2.734 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.178      ; 5.395      ;
; -2.707 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 5.367      ;
; -2.703 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.354      ;
; -2.694 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.357      ;
; -2.689 ; vga_dirve:u_vga_dirve|addr_h[0]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 5.351      ;
; -2.660 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.316      ;
; -2.657 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 5.311      ;
; -2.653 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.309      ;
; -2.648 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.304      ;
; -2.636 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.983      ; 5.102      ;
; -2.635 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.182      ; 5.300      ;
; -2.629 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 5.283      ;
; -2.578 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.181      ; 5.242      ;
; -2.576 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.232      ;
; -2.543 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.199      ;
; -2.503 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.159      ;
; -2.455 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.983      ; 4.921      ;
; -2.420 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.076      ;
; -2.411 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.067      ;
; -2.391 ; vga_dirve:u_vga_dirve|addr_h[9]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.172      ; 5.046      ;
; -2.386 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.176      ; 5.040      ;
; -2.386 ; vga_dirve:u_vga_dirve|addr_h[11] ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.172      ; 5.041      ;
; -2.366 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.982      ; 4.831      ;
; -2.366 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.180      ; 5.029      ;
; -2.356 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.172      ; 5.011      ;
; -2.350 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.977      ; 4.805      ;
; -2.346 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 5.002      ;
; -2.339 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.981      ; 4.803      ;
; -2.333 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 4.978      ;
; -2.326 ; vga_dirve:u_vga_dirve|addr_h[3]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 1.983      ; 4.793      ;
; -2.322 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.974      ;
; -2.316 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.169      ; 4.964      ;
; -2.292 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.948      ;
; -2.282 ; vga_dirve:u_vga_dirve|addr_h[2]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.182      ; 4.948      ;
; -2.270 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 4.915      ;
; -2.269 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 4.923      ;
; -2.264 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.920      ;
; -2.256 ; vga_dirve:u_vga_dirve|addr_h[7]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.913      ;
; -2.245 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.172      ; 4.900      ;
; -2.244 ; vga_dirve:u_vga_dirve|addr_v[3]  ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.169      ; 4.892      ;
; -2.241 ; vga_dirve:u_vga_dirve|addr_h[10] ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.172      ; 4.896      ;
; -2.218 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.171      ; 4.872      ;
; -2.214 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 4.859      ;
; -2.211 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.178      ; 4.872      ;
; -2.208 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.172      ; 4.863      ;
; -2.205 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 4.865      ;
; -2.205 ; vga_dirve:u_vga_dirve|addr_h[8]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.862      ;
; -2.205 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.174      ; 4.862      ;
; -2.199 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.855      ;
; -2.187 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 4.849      ;
; -2.185 ; vga_dirve:u_vga_dirve|addr_h[4]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.167      ; 4.830      ;
; -2.184 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.177      ; 4.844      ;
; -2.181 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.175      ; 4.839      ;
; -2.180 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.831      ;
; -2.178 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.173      ; 4.834      ;
; -2.174 ; vga_dirve:u_vga_dirve|addr_v[2]  ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.169      ; 4.821      ;
; -2.171 ; vga_dirve:u_vga_dirve|addr_v[1]  ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 1.000        ; 2.179      ; 4.834      ;
+--------+----------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.042 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[0]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.684      ;
; -2.042 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[2]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.684      ;
; -2.040 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[1]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.682      ;
; -2.031 ; data_drive:u_data_drive|rgb_data[11]      ; vga_dirve:u_vga_dirve|rgb[11]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.673      ;
; -1.860 ; data_drive:u_data_drive|rgb_data[0]       ; vga_dirve:u_vga_dirve|rgb[3]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.502      ;
; -1.860 ; data_drive:u_data_drive|rgb_data[11]      ; vga_dirve:u_vga_dirve|rgb[14]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.502      ;
; -1.823 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[7]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.290     ; 0.470      ;
; -1.823 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[8]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.290     ; 0.470      ;
; -1.741 ; data_drive:u_data_drive|rgb_data[12]      ; vga_dirve:u_vga_dirve|rgb[12]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.280     ; 0.398      ;
; -1.583 ; data_drive:u_data_drive|rgb_data[6]       ; vga_dirve:u_vga_dirve|rgb[6]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.290     ; 0.230      ;
; -1.581 ; data_drive:u_data_drive|rgb_data[10]      ; vga_dirve:u_vga_dirve|rgb[10]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.289     ; 0.229      ;
; -1.581 ; data_drive:u_data_drive|rgb_data[7]       ; vga_dirve:u_vga_dirve|rgb[9]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.290     ; 0.228      ;
; -1.572 ; data_drive:u_data_drive|rgb_data[15]      ; vga_dirve:u_vga_dirve|rgb[15]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.282     ; 0.227      ;
; -1.571 ; data_drive:u_data_drive|rgb_data[4]       ; vga_dirve:u_vga_dirve|rgb[4]            ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.281     ; 0.227      ;
; -1.570 ; data_drive:u_data_drive|rgb_data[12]      ; vga_dirve:u_vga_dirve|rgb[13]           ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.280     ; 0.227      ;
; -0.672 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[0]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.061      ;
; -0.671 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[12] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.060      ;
; -0.670 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[13] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.059      ;
; -0.670 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[6]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.059      ;
; -0.668 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[1]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.057      ;
; -0.667 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[8]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.056      ;
; -0.667 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[10] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.056      ;
; -0.661 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[3]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.152     ; 1.051      ;
; -0.660 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[2]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.152     ; 1.050      ;
; -0.644 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[7]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.033      ;
; -0.642 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[11] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.031      ;
; -0.641 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[4]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.030      ;
; -0.613 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[5]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.002      ;
; -0.613 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[9]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.153     ; 1.002      ;
; -0.122 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[0]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.011      ;
; -0.121 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[12] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.010      ;
; -0.120 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[13] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.009      ;
; -0.120 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[6]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.009      ;
; -0.118 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[1]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.007      ;
; -0.117 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[8]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.006      ;
; -0.117 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[10] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 1.006      ;
; -0.111 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[3]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.152     ; 1.001      ;
; -0.110 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[2]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.152     ; 1.000      ;
; -0.094 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[7]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 0.983      ;
; -0.092 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[11] ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 0.981      ;
; -0.091 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[4]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 0.980      ;
; -0.063 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[5]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 0.952      ;
; -0.063 ; data_drive:u_data_drive|states_current[0] ; data_drive:u_data_drive|rom_address[9]  ; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.153     ; 0.952      ;
; 35.740 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 4.002      ;
; 35.741 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 4.001      ;
; 35.742 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 4.000      ;
; 35.742 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 4.000      ;
; 35.744 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.998      ;
; 35.745 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.997      ;
; 35.745 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.997      ;
; 35.751 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.244     ; 3.992      ;
; 35.752 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.244     ; 3.991      ;
; 35.768 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.974      ;
; 35.770 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.972      ;
; 35.771 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.971      ;
; 35.791 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.147      ;
; 35.792 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.146      ;
; 35.793 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.145      ;
; 35.793 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.145      ;
; 35.795 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.143      ;
; 35.796 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.142      ;
; 35.796 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.142      ;
; 35.799 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.943      ;
; 35.799 ; vga_dirve:u_vga_dirve|addr_h[3]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.943      ;
; 35.802 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 4.137      ;
; 35.803 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 4.136      ;
; 35.819 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.119      ;
; 35.821 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.117      ;
; 35.822 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.116      ;
; 35.850 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.088      ;
; 35.850 ; vga_dirve:u_vga_dirve|addr_v[4]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.088      ;
; 35.888 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.054      ;
; 35.889 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.053      ;
; 35.890 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.052      ;
; 35.890 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.052      ;
; 35.892 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.050      ;
; 35.893 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.049      ;
; 35.893 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.049      ;
; 35.899 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 4.044      ;
; 35.900 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 4.043      ;
; 35.916 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.026      ;
; 35.918 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.024      ;
; 35.919 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 4.023      ;
; 35.947 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[5]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.995      ;
; 35.947 ; vga_dirve:u_vga_dirve|addr_h[0]           ; data_drive:u_data_drive|rom_address[9]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.995      ;
; 36.104 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.838      ;
; 36.105 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.837      ;
; 36.106 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.836      ;
; 36.106 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.836      ;
; 36.108 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[1]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.834      ;
; 36.109 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[8]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.833      ;
; 36.109 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.833      ;
; 36.115 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[3]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 3.828      ;
; 36.116 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[2]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 3.827      ;
; 36.132 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.810      ;
; 36.134 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.808      ;
; 36.135 ; vga_dirve:u_vga_dirve|addr_h[1]           ; data_drive:u_data_drive|rom_address[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.807      ;
; 36.159 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.782      ;
; 36.160 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.781      ;
; 36.161 ; vga_dirve:u_vga_dirve|addr_h[2]           ; data_drive:u_data_drive|rom_address[13] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.780      ;
+--------+-------------------------------------------+-----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                  ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 17.847 ; cnt[17]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.103      ;
; 17.851 ; cnt[17]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.099      ;
; 17.853 ; cnt[17]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.097      ;
; 17.855 ; cnt[17]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.095      ;
; 17.859 ; cnt[19]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.092      ;
; 17.863 ; cnt[19]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.088      ;
; 17.865 ; cnt[19]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.086      ;
; 17.867 ; cnt[19]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.084      ;
; 17.964 ; cnt[17]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.986      ;
; 17.967 ; cnt[17]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.983      ;
; 17.968 ; cnt[25]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.983      ;
; 17.969 ; cnt[17]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.981      ;
; 17.972 ; cnt[25]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.979      ;
; 17.974 ; cnt[17]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.976      ;
; 17.974 ; cnt[25]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.977      ;
; 17.976 ; cnt[17]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.974      ;
; 17.976 ; cnt[25]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.975      ;
; 17.976 ; cnt[19]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.975      ;
; 17.979 ; cnt[19]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.972      ;
; 17.981 ; cnt[19]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.970      ;
; 17.986 ; cnt[19]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.965      ;
; 17.988 ; cnt[19]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.963      ;
; 17.993 ; cnt[13]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.959      ;
; 17.997 ; cnt[13]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.955      ;
; 17.999 ; cnt[13]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.953      ;
; 18.001 ; cnt[13]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.951      ;
; 18.011 ; cnt[17]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.939      ;
; 18.015 ; cnt[21]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.936      ;
; 18.018 ; cnt[22]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.933      ;
; 18.019 ; cnt[21]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.932      ;
; 18.019 ; cnt[15]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.932      ;
; 18.020 ; cnt[14]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.931      ;
; 18.021 ; cnt[21]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.930      ;
; 18.022 ; cnt[22]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.929      ;
; 18.023 ; cnt[21]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.928      ;
; 18.023 ; cnt[15]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.928      ;
; 18.023 ; cnt[19]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.928      ;
; 18.024 ; cnt[14]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.927      ;
; 18.024 ; cnt[22]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.927      ;
; 18.025 ; cnt[15]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.926      ;
; 18.026 ; cnt[14]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; cnt[22]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.925      ;
; 18.027 ; cnt[15]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.924      ;
; 18.028 ; cnt[14]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.923      ;
; 18.038 ; cnt[18]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.913      ;
; 18.042 ; cnt[18]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.909      ;
; 18.044 ; cnt[18]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.907      ;
; 18.046 ; cnt[18]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.905      ;
; 18.081 ; cnt[23]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.870      ;
; 18.085 ; cnt[25]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.866      ;
; 18.085 ; cnt[23]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.866      ;
; 18.087 ; cnt[23]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.864      ;
; 18.088 ; cnt[25]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.863      ;
; 18.089 ; cnt[23]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.862      ;
; 18.090 ; cnt[25]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.861      ;
; 18.095 ; cnt[25]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.856      ;
; 18.097 ; cnt[25]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.854      ;
; 18.099 ; cnt[26]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.852      ;
; 18.103 ; cnt[16]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.848      ;
; 18.103 ; cnt[26]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.848      ;
; 18.105 ; cnt[26]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.846      ;
; 18.106 ; cnt[1]    ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.846      ;
; 18.107 ; cnt[16]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.844      ;
; 18.107 ; cnt[26]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.844      ;
; 18.109 ; cnt[16]   ; cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.842      ;
; 18.110 ; cnt[13]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.842      ;
; 18.111 ; cnt[16]   ; cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.840      ;
; 18.113 ; cnt[13]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.839      ;
; 18.115 ; cnt[13]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.837      ;
; 18.119 ; cnt[0]    ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.833      ;
; 18.120 ; cnt[13]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.832      ;
; 18.122 ; cnt[13]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.830      ;
; 18.132 ; cnt[21]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.819      ;
; 18.132 ; cnt[25]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.819      ;
; 18.135 ; cnt[21]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; cnt[22]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.816      ;
; 18.136 ; cnt[15]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.815      ;
; 18.137 ; cnt[21]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.814      ;
; 18.137 ; cnt[14]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.814      ;
; 18.138 ; cnt[22]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.813      ;
; 18.139 ; cnt[15]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.812      ;
; 18.140 ; cnt[14]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.811      ;
; 18.140 ; cnt[22]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.811      ;
; 18.141 ; cnt[15]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.810      ;
; 18.142 ; cnt[21]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; cnt[14]   ; cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.809      ;
; 18.144 ; cnt[21]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.807      ;
; 18.145 ; cnt[22]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.806      ;
; 18.146 ; cnt[15]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.805      ;
; 18.147 ; cnt[14]   ; cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; cnt[22]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.804      ;
; 18.148 ; cnt[15]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.803      ;
; 18.149 ; cnt[14]   ; cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.802      ;
; 18.154 ; cnt[20]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.797      ;
; 18.155 ; cnt[18]   ; cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.796      ;
; 18.155 ; cnt[12]   ; cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.796      ;
; 18.157 ; cnt[13]   ; cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.795      ;
; 18.158 ; cnt[18]   ; cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.793      ;
; 18.158 ; cnt[20]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.793      ;
; 18.159 ; cnt[12]   ; cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.792      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'data_drive:u_data_drive|states_current[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.140 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[11] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.336      ; 2.581      ;
; 0.182 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.342      ; 2.629      ;
; 0.189 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.341      ; 2.635      ;
; 0.239 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[0]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.336      ; 2.680      ;
; 0.247 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[6]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.342      ; 2.694      ;
; 0.270 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[10] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.341      ; 2.716      ;
; 0.296 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[12] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.340      ; 2.741      ;
; 0.329 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[7]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.342      ; 2.776      ;
; 0.647 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[11] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.336      ; 2.608      ;
; 0.720 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[0]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.336      ; 2.681      ;
; 0.740 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[10] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.341      ; 2.706      ;
; 0.775 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.325      ;
; 0.785 ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.297      ; 3.152      ;
; 0.786 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.479      ; 3.335      ;
; 0.801 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.351      ;
; 0.803 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.347      ;
; 0.821 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.371      ;
; 0.830 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.386      ;
; 0.832 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.376      ;
; 0.835 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.479      ; 3.384      ;
; 0.839 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.482      ; 3.391      ;
; 0.844 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.400      ;
; 0.853 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.482      ; 3.405      ;
; 0.858 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.402      ;
; 0.858 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.408      ;
; 0.858 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.414      ;
; 0.862 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.476      ; 3.408      ;
; 0.864 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.481      ; 3.415      ;
; 0.865 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.482      ; 3.417      ;
; 0.867 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.417      ;
; 0.869 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.424      ;
; 0.870 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.426      ;
; 0.871 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.421      ;
; 0.878 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.481      ; 3.429      ;
; 0.880 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.430      ;
; 0.880 ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.295      ; 3.245      ;
; 0.883 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.438      ;
; 0.885 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.484      ; 3.439      ;
; 0.887 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.437      ;
; 0.887 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[15] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.342      ; 2.854      ;
; 0.893 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[4]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.341      ; 2.859      ;
; 0.900 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.456      ;
; 0.909 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.459      ;
; 0.914 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.470      ;
; 0.916 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.460      ;
; 0.919 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.474      ;
; 0.921 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[6]  ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.342      ; 2.888      ;
; 0.924 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.489      ; 3.483      ;
; 0.925 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.480      ;
; 0.927 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.471      ;
; 0.937 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.493      ;
; 0.938 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.489      ; 3.497      ;
; 0.940 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.478      ; 3.488      ;
; 0.941 ; vga_dirve:u_vga_dirve|addr_h[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.484      ; 3.495      ;
; 0.942 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.486      ;
; 0.942 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.492      ;
; 0.943 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.479      ; 3.492      ;
; 0.944 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.483      ; 3.497      ;
; 0.947 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.483      ; 3.500      ;
; 0.949 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.488      ; 3.507      ;
; 0.950 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.489      ; 3.509      ;
; 0.951 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.507      ;
; 0.953 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.497      ;
; 0.956 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.506      ;
; 0.956 ; data_drive:u_data_drive|states_current[0]                                                                                            ; data_drive:u_data_drive|rgb_data[12] ; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0] ; -0.500       ; 2.340      ; 2.921      ;
; 0.958 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.483      ; 3.511      ;
; 0.962 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.506      ;
; 0.962 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.517      ;
; 0.963 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.488      ; 3.521      ;
; 0.963 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.519      ;
; 0.965 ; vga_dirve:u_vga_dirve|addr_h[2]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.487      ; 3.522      ;
; 0.966 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.474      ; 3.510      ;
; 0.967 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.477      ; 3.514      ;
; 0.968 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.524      ;
; 0.969 ; vga_dirve:u_vga_dirve|addr_v[5]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.476      ; 3.515      ;
; 0.969 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.482      ; 3.521      ;
; 0.970 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.483      ; 3.523      ;
; 0.970 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.520      ;
; 0.971 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.521      ;
; 0.974 ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.483      ; 3.527      ;
; 0.974 ; vga_dirve:u_vga_dirve|addr_v[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[11] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.524      ;
; 0.976 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.531      ;
; 0.977 ; vga_dirve:u_vga_dirve|addr_h[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.479      ; 3.526      ;
; 0.978 ; vga_dirve:u_vga_dirve|addr_h[6]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.484      ; 3.532      ;
; 0.981 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.479      ; 3.530      ;
; 0.982 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.538      ;
; 0.982 ; vga_dirve:u_vga_dirve|addr_h[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.532      ;
; 0.983 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[4]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.482      ; 3.535      ;
; 0.983 ; vga_dirve:u_vga_dirve|addr_h[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.298      ; 3.351      ;
; 0.985 ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.481      ; 3.536      ;
; 0.988 ; vga_dirve:u_vga_dirve|addr_v[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.544      ;
; 0.991 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[0]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.541      ;
; 0.991 ; vga_dirve:u_vga_dirve|addr_v[11]                                                                                                     ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.547      ;
; 0.993 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[10] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.485      ; 3.548      ;
; 0.993 ; vga_dirve:u_vga_dirve|addr_h[9]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.478      ; 3.541      ;
; 0.994 ; vga_dirve:u_vga_dirve|addr_v[10]                                                                                                     ; data_drive:u_data_drive|rgb_data[15] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.550      ;
; 0.996 ; vga_dirve:u_vga_dirve|addr_h[0]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.486      ; 3.552      ;
; 0.997 ; vga_dirve:u_vga_dirve|addr_h[3]                                                                                                      ; data_drive:u_data_drive|rgb_data[6]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.298      ; 3.365      ;
; 0.997 ; vga_dirve:u_vga_dirve|addr_h[7]                                                                                                      ; data_drive:u_data_drive|rgb_data[12] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.478      ; 3.545      ;
; 0.998 ; vga_dirve:u_vga_dirve|addr_h[8]                                                                                                      ; data_drive:u_data_drive|rgb_data[7]  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0] ; 0.000        ; 2.480      ; 3.548      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.527      ;
; 0.186 ; vga_dirve:u_vga_dirve|v_sync               ; vga_dirve:u_vga_dirve|v_sync                                                                                                         ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|h_sync               ; vga_dirve:u_vga_dirve|h_sync                                                                                                         ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[0]             ; vga_dirve:u_vga_dirve|cnt_v[0]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[1]             ; vga_dirve:u_vga_dirve|cnt_v[1]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[2]             ; vga_dirve:u_vga_dirve|cnt_v[2]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[3]             ; vga_dirve:u_vga_dirve|cnt_v[3]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[4]             ; vga_dirve:u_vga_dirve|cnt_v[4]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[5]             ; vga_dirve:u_vga_dirve|cnt_v[5]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[6]             ; vga_dirve:u_vga_dirve|cnt_v[6]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[7]             ; vga_dirve:u_vga_dirve|cnt_v[7]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[8]             ; vga_dirve:u_vga_dirve|cnt_v[8]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[9]             ; vga_dirve:u_vga_dirve|cnt_v[9]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[10]            ; vga_dirve:u_vga_dirve|cnt_v[10]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_dirve:u_vga_dirve|cnt_v[11]            ; vga_dirve:u_vga_dirve|cnt_v[11]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; key_debounce:u_key_debounce1|key_value     ; key_debounce:u_key_debounce1|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[12]    ; data_drive:u_data_drive|rom_address[12]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[13]    ; data_drive:u_data_drive|rom_address[13]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom_address[0]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[3]     ; data_drive:u_data_drive|rom_address[3]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[1]     ; data_drive:u_data_drive|rom_address[1]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom_address[2]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[4]     ; data_drive:u_data_drive|rom_address[4]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[5]     ; data_drive:u_data_drive|rom_address[5]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[6]     ; data_drive:u_data_drive|rom_address[6]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[7]     ; data_drive:u_data_drive|rom_address[7]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[8]     ; data_drive:u_data_drive|rom_address[8]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[9]     ; data_drive:u_data_drive|rom_address[9]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[10]    ; data_drive:u_data_drive|rom_address[10]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_drive:u_data_drive|rom_address[11]    ; data_drive:u_data_drive|rom_address[11]                                                                                              ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_debounce:u_key_debounce0|key_value     ; key_debounce:u_key_debounce0|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_debounce:u_key_debounce2|key_value     ; key_debounce:u_key_debounce2|key_value                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; data_drive:u_data_drive|rom_address[4]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.536      ;
; 0.193 ; data_drive:u_data_drive|rom_address[1]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.540      ;
; 0.199 ; data_drive:u_data_drive|rom_address[7]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.546      ;
; 0.203 ; data_drive:u_data_drive|rom_address[0]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.550      ;
; 0.254 ; data_drive:u_data_drive|rom_address[6]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.601      ;
; 0.254 ; data_drive:u_data_drive|rom_address[9]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.601      ;
; 0.261 ; data_drive:u_data_drive|rom_address[11]    ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.608      ;
; 0.263 ; vga_dirve:u_vga_dirve|cnt_v[4]             ; vga_dirve:u_vga_dirve|addr_v[4]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; key_debounce:u_key_debounce0|flag          ; data_drive:u_data_drive|states_next[1]                                                                                               ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.279 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a4~porta_address_reg0  ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.625      ;
; 0.282 ; vga_dirve:u_vga_dirve|cnt_v[3]             ; vga_dirve:u_vga_dirve|addr_v[3]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; vga_dirve:u_vga_dirve|cnt_v[2]             ; vga_dirve:u_vga_dirve|addr_v[2]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.291 ; data_drive:u_data_drive|rom_address[3]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.637      ;
; 0.295 ; data_drive:u_data_drive|rom_address[2]     ; data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_cma1:auto_generated|ram_block1a15~porta_address_reg0 ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.641      ;
; 0.297 ; key_debounce:u_key_debounce0|delay_cnt[10] ; key_debounce:u_key_debounce0|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; key_debounce:u_key_debounce1|delay_cnt[10] ; key_debounce:u_key_debounce1|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; key_debounce:u_key_debounce2|delay_cnt[10] ; key_debounce:u_key_debounce2|delay_cnt[10]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; key_debounce:u_key_debounce0|delay_cnt[13] ; key_debounce:u_key_debounce0|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce1|delay_cnt[2]  ; key_debounce:u_key_debounce1|delay_cnt[2]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce1|delay_cnt[6]  ; key_debounce:u_key_debounce1|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce1|delay_cnt[7]  ; key_debounce:u_key_debounce1|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce1|delay_cnt[8]  ; key_debounce:u_key_debounce1|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce1|delay_cnt[13] ; key_debounce:u_key_debounce1|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce0|delay_cnt[2]  ; key_debounce:u_key_debounce0|delay_cnt[2]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce0|delay_cnt[6]  ; key_debounce:u_key_debounce0|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce0|delay_cnt[7]  ; key_debounce:u_key_debounce0|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce0|delay_cnt[8]  ; key_debounce:u_key_debounce0|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce2|delay_cnt[4]  ; key_debounce:u_key_debounce2|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce2|delay_cnt[6]  ; key_debounce:u_key_debounce2|delay_cnt[6]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce2|delay_cnt[7]  ; key_debounce:u_key_debounce2|delay_cnt[7]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce2|delay_cnt[8]  ; key_debounce:u_key_debounce2|delay_cnt[8]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key_debounce:u_key_debounce2|delay_cnt[13] ; key_debounce:u_key_debounce2|delay_cnt[13]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; key_debounce:u_key_debounce0|delay_cnt[11] ; key_debounce:u_key_debounce0|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce0|delay_cnt[12] ; key_debounce:u_key_debounce0|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce0|delay_cnt[18] ; key_debounce:u_key_debounce0|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce1|delay_cnt[18] ; key_debounce:u_key_debounce1|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce1|delay_cnt[4]  ; key_debounce:u_key_debounce1|delay_cnt[4]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce1|delay_cnt[5]  ; key_debounce:u_key_debounce1|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce1|delay_cnt[11] ; key_debounce:u_key_debounce1|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce1|delay_cnt[12] ; key_debounce:u_key_debounce1|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce0|delay_cnt[5]  ; key_debounce:u_key_debounce0|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce2|delay_cnt[18] ; key_debounce:u_key_debounce2|delay_cnt[18]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce2|delay_cnt[5]  ; key_debounce:u_key_debounce2|delay_cnt[5]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce2|delay_cnt[11] ; key_debounce:u_key_debounce2|delay_cnt[11]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key_debounce:u_key_debounce2|delay_cnt[12] ; key_debounce:u_key_debounce2|delay_cnt[12]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; key_debounce:u_key_debounce0|delay_cnt[19] ; key_debounce:u_key_debounce0|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce0|delay_cnt[14] ; key_debounce:u_key_debounce0|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce0|delay_cnt[15] ; key_debounce:u_key_debounce0|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce1|delay_cnt[1]  ; key_debounce:u_key_debounce1|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce1|delay_cnt[14] ; key_debounce:u_key_debounce1|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce1|delay_cnt[15] ; key_debounce:u_key_debounce1|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce0|delay_cnt[1]  ; key_debounce:u_key_debounce0|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce0|delay_cnt[3]  ; key_debounce:u_key_debounce0|delay_cnt[3]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce2|delay_cnt[1]  ; key_debounce:u_key_debounce2|delay_cnt[1]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce2|delay_cnt[3]  ; key_debounce:u_key_debounce2|delay_cnt[3]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce2|delay_cnt[14] ; key_debounce:u_key_debounce2|delay_cnt[14]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key_debounce:u_key_debounce2|delay_cnt[15] ; key_debounce:u_key_debounce2|delay_cnt[15]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; key_debounce:u_key_debounce0|delay_cnt[17] ; key_debounce:u_key_debounce0|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; key_debounce:u_key_debounce1|delay_cnt[19] ; key_debounce:u_key_debounce1|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; key_debounce:u_key_debounce1|delay_cnt[17] ; key_debounce:u_key_debounce1|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; key_debounce:u_key_debounce2|delay_cnt[19] ; key_debounce:u_key_debounce2|delay_cnt[19]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; key_debounce:u_key_debounce2|delay_cnt[17] ; key_debounce:u_key_debounce2|delay_cnt[17]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; key_debounce:u_key_debounce0|delay_cnt[16] ; key_debounce:u_key_debounce0|delay_cnt[16]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; key_debounce:u_key_debounce0|delay_cnt[9]  ; key_debounce:u_key_debounce0|delay_cnt[9]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; key_debounce:u_key_debounce2|delay_cnt[9]  ; key_debounce:u_key_debounce2|delay_cnt[9]                                                                                            ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; key_debounce:u_key_debounce2|delay_cnt[16] ; key_debounce:u_key_debounce2|delay_cnt[16]                                                                                           ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_dirve:u_vga_dirve|cnt_h[6]             ; vga_dirve:u_vga_dirve|cnt_h[6]                                                                                                       ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_dirve:u_vga_dirve|cnt_h[10]            ; vga_dirve:u_vga_dirve|cnt_h[10]                                                                                                      ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                        ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; led[0]~reg0 ; led[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.297 ; cnt[11]     ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; cnt[3]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; cnt[9]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; cnt[1]      ; cnt[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; cnt[27]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cnt[16]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cnt[10]     ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cnt[8]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cnt[24]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cnt[18]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cnt[2]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; cnt[26]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; cnt[5]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[4]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; cnt[6]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; cnt[0]      ; cnt[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.446 ; cnt[3]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; cnt[9]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; cnt[1]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.454 ; cnt[5]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.457 ; cnt[10]     ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; cnt[8]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; cnt[2]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; cnt[0]      ; cnt[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; cnt[26]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; cnt[16]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; cnt[8]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; cnt[24]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; cnt[2]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; cnt[0]      ; cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; cnt[4]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; cnt[4]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; cnt[6]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.509 ; cnt[3]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; cnt[9]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; cnt[1]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; cnt[3]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; cnt[1]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.520 ; cnt[15]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; cnt[5]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; cnt[7]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; cnt[23]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; cnt[8]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; cnt[24]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; cnt[2]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; cnt[0]      ; cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.527 ; cnt[2]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; cnt[0]      ; cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.530 ; cnt[6]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; cnt[25]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; cnt[4]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; cnt[6]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; cnt[14]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.655      ;
; 0.547 ; cnt[22]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.667      ;
; 0.576 ; cnt[1]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; cnt[11]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; cnt[3]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.698      ;
; 0.579 ; cnt[1]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.699      ;
; 0.582 ; cnt[13]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; cnt[5]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; cnt[7]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; cnt[15]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; cnt[5]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; cnt[7]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; cnt[21]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; cnt[23]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; cnt[0]      ; cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; cnt[10]     ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; cnt[25]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; cnt[2]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; cnt[0]      ; cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; cnt[18]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.713      ;
; 0.595 ; cnt[4]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; cnt[6]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; cnt[4]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.718      ;
; 0.601 ; cnt[14]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.721      ;
; 0.602 ; cnt[7]      ; cnt[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.722      ;
; 0.603 ; cnt[23]     ; cnt[23]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.723      ;
; 0.606 ; cnt[22]     ; cnt[22]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.726      ;
; 0.612 ; cnt[25]     ; cnt[25]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.732      ;
; 0.613 ; cnt[22]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.733      ;
; 0.614 ; cnt[20]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.734      ;
; 0.641 ; cnt[3]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.761      ;
; 0.643 ; cnt[11]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.764      ;
; 0.644 ; cnt[9]      ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.765      ;
; 0.644 ; cnt[3]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.764      ;
; 0.645 ; cnt[1]      ; cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.765      ;
; 0.648 ; cnt[13]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; cnt[5]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; cnt[7]      ; cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.770      ;
; 0.651 ; cnt[23]     ; cnt[27]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.771      ;
; 0.653 ; cnt[21]     ; cnt[26]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.773      ;
; 0.656 ; cnt[2]      ; cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.776      ;
; 0.657 ; cnt[10]     ; cnt[18]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; cnt[8]      ; cnt[16]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.778      ;
; 0.658 ; cnt[16]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.778      ;
; 0.659 ; cnt[19]     ; cnt[19]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.779      ;
; 0.659 ; cnt[19]     ; cnt[24]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.779      ;
; 0.659 ; cnt[2]      ; cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.779      ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+-------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -9.270   ; 0.140 ; N/A      ; N/A     ; 0.307               ;
;  clk                                                              ; 15.067   ; 0.187 ; N/A      ; N/A     ; 9.435               ;
;  data_drive:u_data_drive|states_current[0]                        ; -9.270   ; 0.140 ; N/A      ; N/A     ; 0.307               ;
;  u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -5.231   ; 0.180 ; N/A      ; N/A     ; 19.659              ;
; Design-wide TNS                                                   ; -166.045 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                              ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  data_drive:u_data_drive|states_current[0]                        ; -71.682  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -94.363  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_r[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_r[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_r[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_r[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_r[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_g[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_g[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_g[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_g[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_g[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_g[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_b[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_b[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_b[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_b[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_b[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                              ; clk                                                              ; 771      ; 0        ; 0        ; 0        ;
; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0]                        ; 23       ; 23       ; 0        ; 0        ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0]                        ; 24256    ; 0        ; 0        ; 0        ;
; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 43       ; 28       ; 0        ; 0        ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6336     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                  ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                              ; clk                                                              ; 771      ; 0        ; 0        ; 0        ;
; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0]                        ; 23       ; 23       ; 0        ; 0        ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; data_drive:u_data_drive|states_current[0]                        ; 24256    ; 0        ; 0        ; 0        ;
; data_drive:u_data_drive|states_current[0]                        ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 43       ; 28       ; 0        ; 0        ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6336     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 247   ; 247  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Target                                                           ; Clock                                                            ; Type      ; Status      ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; clk                                                              ; clk                                                              ; Base      ; Constrained ;
; data_drive:u_data_drive|states_current[0]                        ; data_drive:u_data_drive|states_current[0]                        ; Base      ; Constrained ;
; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 27 08:59:54 2023
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]} {u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name data_drive:u_data_drive|states_current[0] data_drive:u_data_drive|states_current[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.270             -71.682 data_drive:u_data_drive|states_current[0] 
    Info (332119):    -5.231             -94.363 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.067               0.000 clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk 
    Info (332119):     0.453               0.000 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.605               0.000 data_drive:u_data_drive|states_current[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.395               0.000 data_drive:u_data_drive|states_current[0] 
    Info (332119):     9.786               0.000 clk 
    Info (332119):    19.701               0.000 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.174             -70.834 data_drive:u_data_drive|states_current[0] 
    Info (332119):    -4.574             -80.057 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.267               0.000 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
    Info (332119):     0.401               0.000 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.638               0.000 data_drive:u_data_drive|states_current[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 data_drive:u_data_drive|states_current[0] 
    Info (332119):     9.773               0.000 clk 
    Info (332119):    19.659               0.000 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.550             -24.895 data_drive:u_data_drive|states_current[0] 
    Info (332119):    -2.042             -35.879 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.847               0.000 clk 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 data_drive:u_data_drive|states_current[0] 
    Info (332119):     0.180               0.000 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 data_drive:u_data_drive|states_current[0] 
    Info (332119):     9.435               0.000 clk 
    Info (332119):    19.734               0.000 u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Thu Apr 27 08:59:56 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


