<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p645" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_645{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_645{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_645{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_645{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_645{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_645{left:360px;bottom:842px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_645{left:70px;bottom:756px;letter-spacing:0.13px;}
#t8_645{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_645{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#ta_645{left:660px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tb_645{left:70px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tc_645{left:384px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#td_645{left:70px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_645{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_645{left:70px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_645{left:70px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_645{left:70px;bottom:591px;}
#ti_645{left:96px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_645{left:96px;bottom:577px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tk_645{left:699px;bottom:584px;}
#tl_645{left:710px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_645{left:96px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_645{left:70px;bottom:534px;}
#to_645{left:96px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_645{left:96px;bottom:521px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_645{left:96px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_645{left:70px;bottom:478px;}
#ts_645{left:96px;bottom:481px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tt_645{left:96px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_645{left:70px;bottom:438px;}
#tv_645{left:96px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tw_645{left:96px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_645{left:96px;bottom:408px;letter-spacing:-0.12px;}
#ty_645{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_645{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_645{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_645{left:75px;bottom:1065px;letter-spacing:-0.13px;}
#t12_645{left:367px;bottom:1065px;letter-spacing:-0.11px;}
#t13_645{left:367px;bottom:1048px;letter-spacing:-0.09px;}
#t14_645{left:409px;bottom:1065px;letter-spacing:-0.16px;}
#t15_645{left:409px;bottom:1048px;letter-spacing:-0.09px;}
#t16_645{left:409px;bottom:1031px;letter-spacing:-0.18px;}
#t17_645{left:469px;bottom:1065px;letter-spacing:-0.12px;}
#t18_645{left:469px;bottom:1048px;letter-spacing:-0.12px;}
#t19_645{left:469px;bottom:1031px;letter-spacing:-0.12px;}
#t1a_645{left:536px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_645{left:75px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_645{left:75px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_645{left:367px;bottom:1008px;letter-spacing:-0.12px;}
#t1e_645{left:409px;bottom:1008px;letter-spacing:-0.15px;}
#t1f_645{left:469px;bottom:1008px;letter-spacing:-0.14px;}
#t1g_645{left:536px;bottom:1008px;letter-spacing:-0.11px;}
#t1h_645{left:536px;bottom:991px;letter-spacing:-0.11px;}
#t1i_645{left:536px;bottom:975px;letter-spacing:-0.12px;}
#t1j_645{left:75px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_645{left:75px;bottom:918px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_645{left:367px;bottom:935px;letter-spacing:-0.12px;}
#t1m_645{left:409px;bottom:935px;letter-spacing:-0.14px;}
#t1n_645{left:469px;bottom:935px;letter-spacing:-0.14px;}
#t1o_645{left:536px;bottom:935px;letter-spacing:-0.11px;}
#t1p_645{left:536px;bottom:918px;letter-spacing:-0.11px;}
#t1q_645{left:536px;bottom:901px;letter-spacing:-0.12px;}
#t1r_645{left:89px;bottom:820px;letter-spacing:-0.13px;}
#t1s_645{left:200px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1t_645{left:375px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1u_645{left:552px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1v_645{left:730px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1w_645{left:99px;bottom:796px;letter-spacing:-0.19px;}
#t1x_645{left:192px;bottom:796px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_645{left:366px;bottom:796px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_645{left:573px;bottom:796px;letter-spacing:-0.12px;}
#t20_645{left:751px;bottom:796px;letter-spacing:-0.16px;}
#t21_645{left:70px;bottom:149px;letter-spacing:-0.16px;}
#t22_645{left:92px;bottom:149px;letter-spacing:-0.11px;}
#t23_645{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t24_645{left:404px;bottom:139px;}
#t25_645{left:419px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t26_645{left:92px;bottom:116px;letter-spacing:-0.11px;}
#t27_645{left:350px;bottom:184px;letter-spacing:0.11px;word-spacing:0.02px;}
#t28_645{left:442px;bottom:184px;letter-spacing:0.14px;word-spacing:0.01px;}
#t29_645{left:229px;bottom:280px;letter-spacing:-0.18px;}
#t2a_645{left:451px;bottom:280px;letter-spacing:-0.16px;word-spacing:-1.38px;}
#t2b_645{left:697px;bottom:280px;}
#t2c_645{left:659px;bottom:280px;letter-spacing:-1.18px;}
#t2d_645{left:641px;bottom:280px;letter-spacing:-0.18px;}
#t2e_645{left:488px;bottom:257px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t2f_645{left:306px;bottom:257px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#t2g_645{left:664px;bottom:257px;letter-spacing:-0.14px;}

.s1_645{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_645{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_645{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_645{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_645{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_645{font-size:14px;font-family:Verdana-Italic_5ki;color:#000;}
.s7_645{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_645{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s9_645{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_645{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.sb_645{font-size:14px;font-family:Arial_5kf;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts645" type="text/css" >

@font-face {
	font-family: Arial_5kf;
	src: url("fonts/Arial_5kf.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_5ki;
	src: url("fonts/Verdana-Italic_5ki.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg645Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg645" style="-webkit-user-select: none;"><object width="935" height="1210" data="645/645.svg" type="image/svg+xml" id="pdf645" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_645" class="t s1_645">INVPCID—Invalidate Process-Context Identifier </span>
<span id="t2_645" class="t s2_645">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_645" class="t s1_645">Vol. 2A </span><span id="t4_645" class="t s1_645">3-535 </span>
<span id="t5_645" class="t s3_645">INVPCID—Invalidate Process-Context Identifier </span>
<span id="t6_645" class="t s4_645">Instruction Operand Encoding </span>
<span id="t7_645" class="t s4_645">Description </span>
<span id="t8_645" class="t s5_645">Invalidates mappings in the translation lookaside buffers (TLBs) and paging-structure caches based on process- </span>
<span id="t9_645" class="t s5_645">context identifier (PCID). (See Section 4.10, “Caching Translation Information,” in the </span><span id="ta_645" class="t s6_645">Intel 64 and IA-32 Architec- </span>
<span id="tb_645" class="t s6_645">ture Software Developer’s Manual, Volume 3A</span><span id="tc_645" class="t s5_645">.) Invalidation is based on the INVPCID type specified in the register </span>
<span id="td_645" class="t s5_645">operand and the INVPCID descriptor specified in the memory operand. </span>
<span id="te_645" class="t s5_645">Outside 64-bit mode, the register operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode the </span>
<span id="tf_645" class="t s5_645">register operand has 64 bits. </span>
<span id="tg_645" class="t s5_645">There are four INVPCID types currently defined: </span>
<span id="th_645" class="t s7_645">• </span><span id="ti_645" class="t s5_645">Individual-address invalidation: If the INVPCID type is 0, the logical processor invalidates mappings—except </span>
<span id="tj_645" class="t s5_645">global translations—for the linear address and PCID specified in the INVPCID descriptor. </span>
<span id="tk_645" class="t s8_645">1 </span>
<span id="tl_645" class="t s5_645">In some cases, the </span>
<span id="tm_645" class="t s5_645">instruction may invalidate global translations or mappings for other linear addresses (or other PCIDs) as well. </span>
<span id="tn_645" class="t s7_645">• </span><span id="to_645" class="t s5_645">Single-context invalidation: If the INVPCID type is 1, the logical processor invalidates all mappings—except </span>
<span id="tp_645" class="t s5_645">global translations—associated with the PCID specified in the INVPCID descriptor. In some cases, the </span>
<span id="tq_645" class="t s5_645">instruction may invalidate global translations or mappings for other PCIDs as well. </span>
<span id="tr_645" class="t s7_645">• </span><span id="ts_645" class="t s5_645">All-context invalidation, including global translations: If the INVPCID type is 2, the logical processor invalidates </span>
<span id="tt_645" class="t s5_645">all mappings—including global translations—associated with any PCID. </span>
<span id="tu_645" class="t s7_645">• </span><span id="tv_645" class="t s5_645">All-context invalidation: If the INVPCID type is 3, the logical processor invalidates all mappings—except global </span>
<span id="tw_645" class="t s5_645">translations—associated with any PCID. In some case, the instruction may invalidate global translations as </span>
<span id="tx_645" class="t s5_645">well. </span>
<span id="ty_645" class="t s5_645">The INVPCID descriptor comprises 128 bits and consists of a PCID and a linear address as shown in Figure 3-25. </span>
<span id="tz_645" class="t s5_645">For INVPCID type 0, the processor uses the full 64 bits of the linear address even outside 64-bit mode; the linear </span>
<span id="t10_645" class="t s5_645">address is not used for other INVPCID types. </span>
<span id="t11_645" class="t s9_645">Opcode/Instruction </span><span id="t12_645" class="t s9_645">Op/ </span>
<span id="t13_645" class="t s9_645">En </span>
<span id="t14_645" class="t s9_645">64/32- </span>
<span id="t15_645" class="t s9_645">bit </span>
<span id="t16_645" class="t s9_645">Mode </span>
<span id="t17_645" class="t s9_645">CPUID </span>
<span id="t18_645" class="t s9_645">Feature </span>
<span id="t19_645" class="t s9_645">Flag </span>
<span id="t1a_645" class="t s9_645">Description </span>
<span id="t1b_645" class="t sa_645">66 0F 38 82 /r </span>
<span id="t1c_645" class="t sa_645">INVPCID r32, m128 </span>
<span id="t1d_645" class="t sa_645">RM </span><span id="t1e_645" class="t sa_645">NE/V </span><span id="t1f_645" class="t sa_645">INVPCID </span><span id="t1g_645" class="t sa_645">Invalidates entries in the TLBs and paging-structure </span>
<span id="t1h_645" class="t sa_645">caches based on invalidation type in r32 and descrip- </span>
<span id="t1i_645" class="t sa_645">tor in m128. </span>
<span id="t1j_645" class="t sa_645">66 0F 38 82 /r </span>
<span id="t1k_645" class="t sa_645">INVPCID r64, m128 </span>
<span id="t1l_645" class="t sa_645">RM </span><span id="t1m_645" class="t sa_645">V/NE </span><span id="t1n_645" class="t sa_645">INVPCID </span><span id="t1o_645" class="t sa_645">Invalidates entries in the TLBs and paging-structure </span>
<span id="t1p_645" class="t sa_645">caches based on invalidation type in r64 and descrip- </span>
<span id="t1q_645" class="t sa_645">tor in m128. </span>
<span id="t1r_645" class="t s9_645">Op/En </span><span id="t1s_645" class="t s9_645">Operand 1 </span><span id="t1t_645" class="t s9_645">Operand 2 </span><span id="t1u_645" class="t s9_645">Operand 3 </span><span id="t1v_645" class="t s9_645">Operand 4 </span>
<span id="t1w_645" class="t sa_645">RM </span><span id="t1x_645" class="t sa_645">ModRM:reg (r) </span><span id="t1y_645" class="t sa_645">ModRM:r/m (r) </span><span id="t1z_645" class="t sa_645">N/A </span><span id="t20_645" class="t sa_645">N/A </span>
<span id="t21_645" class="t sa_645">1. </span><span id="t22_645" class="t sa_645">If the paging structures map the linear address using a page larger than 4 KBytes and there are multiple TLB entries for that page </span>
<span id="t23_645" class="t sa_645">(see Section 4.10.2.3, “Details of TLB Use,” in the Intel </span>
<span id="t24_645" class="t s8_645">® </span>
<span id="t25_645" class="t sa_645">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A), the </span>
<span id="t26_645" class="t sa_645">instruction invalidates all of them. </span>
<span id="t27_645" class="t s4_645">Figure 3-25. </span><span id="t28_645" class="t s4_645">INVPCID Descriptor </span>
<span id="t29_645" class="t sb_645">127 </span><span id="t2a_645" class="t sb_645">64 63 </span><span id="t2b_645" class="t sb_645">0 </span><span id="t2c_645" class="t sb_645">11 </span><span id="t2d_645" class="t sb_645">12 </span>
<span id="t2e_645" class="t sb_645">Reserved (must be zero) </span><span id="t2f_645" class="t sb_645">Linear Address </span><span id="t2g_645" class="t sb_645">PCID </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
