

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Fri Feb 11 17:22:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13" [../src/ban_s3.cpp:281]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %p_read" [../src/ban_s3.cpp:285]   --->   Operation 9 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i128 %p_read" [../src/ban_s3.cpp:287]   --->   Operation 10 'trunc' 'trunc_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read, i32 31" [../src/ban_s3.cpp:287]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln285_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:285]   --->   Operation 12 'partselect' 'trunc_ln285_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_res_1 = bitcast i32 %trunc_ln285_1" [../src/ban_s3.cpp:285]   --->   Operation 13 'bitcast' 'num_res_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln285_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:285]   --->   Operation 14 'partselect' 'trunc_ln285_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_res = bitcast i32 %trunc_ln285_2" [../src/ban_s3.cpp:285]   --->   Operation 15 'bitcast' 'num_res' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln285_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:285]   --->   Operation 16 'partselect' 'trunc_ln285_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln285_2 = bitcast i32 %trunc_ln285_3" [../src/ban_s3.cpp:285]   --->   Operation 17 'bitcast' 'bitcast_ln285_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i128 %p_read" [../src/ban_s3.cpp:293]   --->   Operation 18 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_res_1, i32 %num_res, i32 %bitcast_ln285_2, i2 %trunc_ln293" [../src/ban_s3.cpp:293]   --->   Operation 19 'mux' 'tmp_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [../src/ban_s3.cpp:281]   --->   Operation 20 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [4/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 21 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 22 [3/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 22 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 23 [2/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 23 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 24 [2/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:284]   --->   Operation 24 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 25 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 26 [1/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:284]   --->   Operation 26 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 27 [1/1] (0.48ns)   --->   "%icmp_ln293 = icmp_eq  i2 %trunc_ln293, i2 0" [../src/ban_s3.cpp:293]   --->   Operation 27 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.87ns)   --->   "%select_ln293 = select i1 %icmp_ln293, i32 %add, i32 %num_res_1" [../src/ban_s3.cpp:293]   --->   Operation 28 'select' 'select_ln293' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.48ns)   --->   "%icmp_ln293_1 = icmp_eq  i2 %trunc_ln293, i2 1" [../src/ban_s3.cpp:293]   --->   Operation 29 'icmp' 'icmp_ln293_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln293_2)   --->   "%select_ln293_1 = select i1 %icmp_ln293_1, i32 %add, i32 %num_res" [../src/ban_s3.cpp:293]   --->   Operation 30 'select' 'select_ln293_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln293_2 = select i1 %icmp_ln293, i32 %num_res, i32 %select_ln293_1" [../src/ban_s3.cpp:293]   --->   Operation 31 'select' 'select_ln293_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln293_4)   --->   "%select_ln293_3 = select i1 %icmp_ln293_1, i32 %bitcast_ln285_2, i32 %add" [../src/ban_s3.cpp:293]   --->   Operation 32 'select' 'select_ln293_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln293_4 = select i1 %icmp_ln293, i32 %bitcast_ln285_2, i32 %select_ln293_3" [../src/ban_s3.cpp:293]   --->   Operation 33 'select' 'select_ln293_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 34 [2/2] (2.82ns)   --->   "%tmp_4 = fcmp_oeq  i32 %select_ln293, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 34 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [2/2] (2.82ns)   --->   "%tmp_6 = fcmp_oeq  i32 %select_ln293_2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 35 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [2/2] (2.82ns)   --->   "%tmp_8 = fcmp_oeq  i32 %select_ln293_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 36 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.27>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln284 = bitcast i32 %n_read" [../src/ban_s3.cpp:284]   --->   Operation 37 'bitcast' 'bitcast_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln284, i32 23, i32 30" [../src/ban_s3.cpp:284]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i32 %bitcast_ln284" [../src/ban_s3.cpp:284]   --->   Operation 39 'trunc' 'trunc_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.86ns)   --->   "%icmp_ln284 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:284]   --->   Operation 40 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (1.21ns)   --->   "%icmp_ln284_1 = icmp_eq  i23 %trunc_ln284, i23 0" [../src/ban_s3.cpp:284]   --->   Operation 41 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%or_ln284 = or i1 %icmp_ln284_1, i1 %icmp_ln284" [../src/ban_s3.cpp:284]   --->   Operation 42 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %or_ln284, i1 %tmp_1" [../src/ban_s3.cpp:284]   --->   Operation 43 'and' 'and_ln284' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.48ns)   --->   "%xor_ln284 = xor i1 %and_ln284, i1 1" [../src/ban_s3.cpp:284]   --->   Operation 44 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln287)   --->   "%xor_ln287 = xor i1 %tmp, i1 1" [../src/ban_s3.cpp:287]   --->   Operation 45 'xor' 'xor_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (1.51ns)   --->   "%add_ln290 = add i32 %res_p, i32 4294967293" [../src/ban_s3.cpp:290]   --->   Operation 46 'add' 'add_ln290' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln290, i32 31" [../src/ban_s3.cpp:290]   --->   Operation 47 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln290)   --->   "%xor_ln290 = xor i1 %tmp_9, i1 1" [../src/ban_s3.cpp:290]   --->   Operation 48 'xor' 'xor_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (1.26ns)   --->   "%icmp_ln302 = icmp_eq  i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:302]   --->   Operation 49 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln287_2)   --->   "%num_res_2 = select i1 %icmp_ln302, i32 %num_res_1, i32 0" [../src/ban_s3.cpp:302]   --->   Operation 50 'select' 'num_res_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.26ns)   --->   "%icmp_ln302_1 = icmp_eq  i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:302]   --->   Operation 51 'icmp' 'icmp_ln302_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln287_2)   --->   "%num_res_3 = select i1 %icmp_ln302_1, i32 %num_res, i32 %num_res_2" [../src/ban_s3.cpp:302]   --->   Operation 52 'select' 'num_res_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%select_ln302 = select i1 %icmp_ln302_1, i32 %num_res_1, i32 0" [../src/ban_s3.cpp:302]   --->   Operation 53 'select' 'select_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %select_ln293" [../src/ban_s3.cpp:27]   --->   Operation 54 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 56 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_3, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 57 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.21ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 58 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 59 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/2] (2.82ns)   --->   "%tmp_4 = fcmp_oeq  i32 %select_ln293, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 60 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_4" [../src/ban_s3.cpp:27]   --->   Operation 61 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%xor_ln27 = xor i1 %and_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 62 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %select_ln293_2" [../src/ban_s3.cpp:30]   --->   Operation 63 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 64 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 65 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_5, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 66 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.21ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 67 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 68 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (2.82ns)   --->   "%tmp_6 = fcmp_oeq  i32 %select_ln293_2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 69 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_6" [../src/ban_s3.cpp:30]   --->   Operation 70 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%xor_ln30 = xor i1 %and_ln30, i1 1" [../src/ban_s3.cpp:30]   --->   Operation 71 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.51ns)   --->   "%res_p_1 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 72 'add' 'res_p_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %select_ln293_4" [../src/ban_s3.cpp:38]   --->   Operation 73 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 74 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 75 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_7, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 76 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.21ns)   --->   "%icmp_ln38_1 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 77 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%or_ln38 = or i1 %icmp_ln38_1, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 78 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (2.82ns)   --->   "%tmp_8 = fcmp_oeq  i32 %select_ln293_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 79 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_8" [../src/ban_s3.cpp:38]   --->   Operation 80 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%xor_ln38 = xor i1 %and_ln38, i1 1" [../src/ban_s3.cpp:38]   --->   Operation 81 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.51ns)   --->   "%res_p_2 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 82 'add' 'res_p_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln287 = and i1 %xor_ln287, i1 %xor_ln284" [../src/ban_s3.cpp:287]   --->   Operation 83 'and' 'and_ln287' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln290 = and i1 %and_ln287, i1 %xor_ln290" [../src/ban_s3.cpp:290]   --->   Operation 84 'and' 'and_ln290' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%select_ln290 = select i1 %and_ln290, i32 %num_res_1, i32 %select_ln293" [../src/ban_s3.cpp:290]   --->   Operation 85 'select' 'select_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.48ns)   --->   "%and_ln290_1 = and i1 %and_ln287, i1 %tmp_9" [../src/ban_s3.cpp:290]   --->   Operation 86 'and' 'and_ln290_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln290_1, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 87 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %and_ln27_1, i32 %select_ln293, i32 %select_ln290" [../src/ban_s3.cpp:27]   --->   Operation 88 'select' 'select_ln27' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.48ns)   --->   "%and_ln27_2 = and i1 %and_ln290_1, i1 %and_ln27" [../src/ban_s3.cpp:27]   --->   Operation 89 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln27_2, i1 %xor_ln30" [../src/ban_s3.cpp:30]   --->   Operation 90 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln30 = select i1 %and_ln30_1, i32 %select_ln293_2, i32 %select_ln27" [../src/ban_s3.cpp:30]   --->   Operation 91 'select' 'select_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%and_ln38_1 = and i1 %and_ln30, i1 %xor_ln38" [../src/ban_s3.cpp:38]   --->   Operation 92 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_2 = and i1 %and_ln38_1, i1 %and_ln27_2" [../src/ban_s3.cpp:38]   --->   Operation 93 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38_2, i32 %select_ln293_4, i32 %select_ln30" [../src/ban_s3.cpp:38]   --->   Operation 94 'select' 'select_ln38' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.48ns)   --->   "%and_ln287_1 = and i1 %tmp, i1 %xor_ln284" [../src/ban_s3.cpp:287]   --->   Operation 95 'and' 'and_ln287_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln287 = select i1 %and_ln287_1, i32 %n_read, i32 %select_ln38" [../src/ban_s3.cpp:287]   --->   Operation 96 'select' 'select_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %and_ln284, i32 %num_res_1, i32 %select_ln287" [../src/ban_s3.cpp:284]   --->   Operation 97 'select' 'select_ln284' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_1)   --->   "%select_ln290_1 = select i1 %and_ln290, i32 %num_res, i32 %select_ln293_2" [../src/ban_s3.cpp:290]   --->   Operation 98 'select' 'select_ln290_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln27_1 = select i1 %and_ln27_1, i32 %select_ln293_2, i32 %select_ln290_1" [../src/ban_s3.cpp:27]   --->   Operation 99 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_1)   --->   "%select_ln30_1 = select i1 %and_ln30_1, i32 %select_ln293_4, i32 %select_ln27_1" [../src/ban_s3.cpp:30]   --->   Operation 100 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38_1 = select i1 %and_ln38_2, i32 %select_ln293_2, i32 %select_ln30_1" [../src/ban_s3.cpp:38]   --->   Operation 101 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%select_ln287_1 = select i1 %and_ln287_1, i32 %select_ln302, i32 %select_ln38_1" [../src/ban_s3.cpp:287]   --->   Operation 102 'select' 'select_ln287_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln284_1 = select i1 %and_ln284, i32 %num_res, i32 %select_ln287_1" [../src/ban_s3.cpp:284]   --->   Operation 103 'select' 'select_ln284_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln290_2 = select i1 %and_ln290, i32 %bitcast_ln285_2, i32 %select_ln293_4" [../src/ban_s3.cpp:290]   --->   Operation 104 'select' 'select_ln290_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln27_1, i32 %select_ln293_4, i32 %select_ln290_2" [../src/ban_s3.cpp:27]   --->   Operation 105 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_2)   --->   "%or_ln38_1 = or i1 %and_ln38_2, i1 %and_ln30_1" [../src/ban_s3.cpp:38]   --->   Operation 106 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38_2 = select i1 %or_ln38_1, i32 0, i32 %select_ln27_2" [../src/ban_s3.cpp:38]   --->   Operation 107 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln287_2 = select i1 %and_ln287_1, i32 %num_res_3, i32 %select_ln38_2" [../src/ban_s3.cpp:287]   --->   Operation 108 'select' 'select_ln287_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln284_2 = select i1 %and_ln284, i32 %bitcast_ln285_2, i32 %select_ln287_2" [../src/ban_s3.cpp:284]   --->   Operation 109 'select' 'select_ln284_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_3 = select i1 %and_ln290, i31 %trunc_ln287, i31 0" [../src/ban_s3.cpp:290]   --->   Operation 110 'select' 'res_p_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_4 = select i1 %and_ln27_1, i31 %trunc_ln287, i31 %res_p_3" [../src/ban_s3.cpp:27]   --->   Operation 111 'select' 'res_p_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%zext_ln34 = zext i31 %res_p_4" [../src/ban_s3.cpp:34]   --->   Operation 112 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.87ns) (out node of the LUT)   --->   "%res_p_5 = select i1 %and_ln30_1, i32 %res_p_1, i32 %zext_ln34" [../src/ban_s3.cpp:30]   --->   Operation 113 'select' 'res_p_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_6 = select i1 %and_ln38_2, i32 %res_p_2, i32 %res_p_5" [../src/ban_s3.cpp:38]   --->   Operation 114 'select' 'res_p_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_7 = select i1 %and_ln287_1, i32 0, i32 %res_p_6" [../src/ban_s3.cpp:287]   --->   Operation 115 'select' 'res_p_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.87ns) (out node of the LUT)   --->   "%res_p_8 = select i1 %and_ln284, i32 %res_p, i32 %res_p_7" [../src/ban_s3.cpp:284]   --->   Operation 116 'select' 'res_p_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %res_p_8" [../src/ban_s3.cpp:320]   --->   Operation 117 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln284" [../src/ban_s3.cpp:320]   --->   Operation 118 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln284_1" [../src/ban_s3.cpp:320]   --->   Operation 119 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln284_2" [../src/ban_s3.cpp:320]   --->   Operation 120 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln320 = ret i128 %mrv_3" [../src/ban_s3.cpp:320]   --->   Operation 121 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.858ns
The critical path consists of the following:
	wire read operation ('p_read', ../src/ban_s3.cpp:281) on port 'p_read13' (../src/ban_s3.cpp:281) [4]  (0 ns)
	'mux' operation ('tmp_2', ../src/ban_s3.cpp:293) [28]  (0.858 ns)

 <State 2>: 6.77ns
The critical path consists of the following:
	wire read operation ('n_read', ../src/ban_s3.cpp:281) on port 'n' (../src/ban_s3.cpp:281) [3]  (0 ns)
	'fadd' operation ('add', ../src/ban_s3.cpp:293) [29]  (6.77 ns)

 <State 3>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/ban_s3.cpp:293) [29]  (6.77 ns)

 <State 4>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/ban_s3.cpp:293) [29]  (6.77 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/ban_s3.cpp:293) [29]  (6.77 ns)

 <State 6>: 4.17ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln293', ../src/ban_s3.cpp:293) [35]  (0.48 ns)
	'select' operation ('select_ln293', ../src/ban_s3.cpp:293) [36]  (0.87 ns)
	'fcmp' operation ('tmp_4', ../src/ban_s3.cpp:27) [48]  (2.82 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', ../src/ban_s3.cpp:27) [48]  (2.82 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [49]  (0.485 ns)
	'xor' operation ('xor_ln27', ../src/ban_s3.cpp:27) [50]  (0 ns)
	'and' operation ('and_ln27_1', ../src/ban_s3.cpp:27) [75]  (0.485 ns)
	'select' operation ('select_ln27_2', ../src/ban_s3.cpp:27) [93]  (0.87 ns)
	'select' operation ('select_ln38_2', ../src/ban_s3.cpp:38) [95]  (0.87 ns)
	'select' operation ('select_ln287_2', ../src/ban_s3.cpp:287) [96]  (0.87 ns)
	'select' operation ('this.num[2]', ../src/ban_s3.cpp:284) [97]  (0.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
