INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/JR_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JR_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/mips_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
