digraph kernel {
	rankdir=LR
	ordering=out
	splines=polyline
	compound=true
	overlap=false
	layout=dot
	newrank=true
	subgraph cluster_0 {
		node [style=filled]
		label=SLR0
		color=black
		-8371783438905574702 [label="<base>Module: gs_1\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <perfStartStrm> Port: perfStartStrm \l| <tmpVertexProp> Port: tmpVertexProp \l|  " fontsize="30pt" shape=record]
		-4848889630128902046 [label="<base>Module: test_duplicate_512_1\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		-1794957057836560377 [label="<base>Module: coalesce_1\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		-4922186571928247315 [label="<base>Module: src_cache_access_1\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-4799862385978698434 [label="<base>Module: src_cache_read_engine_1\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		4153825109048386238 [label="<base>Module: streamWrite_1\l| | <perfStartStrm> Port: perfStartStrm \l| <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		-8466066373545156445 [label="<base>Module: src_cache_access_2\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		3069028894034303261 [label="<base>Module: src_cache_read_engine_2\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-7358552556468074397 [label="<base>Module: streamMerge_1\l| | <output> Port: output \l| <input_a> Port: input_a \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		-3974890993211363680 [label="<base>Module: streamForward_1\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		-8371783438905574702 -> -4848889630128902046 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		-4848889630128902046 -> -1794957057836560377 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		-4848889630128902046 -> -4922186571928247315 [label="d: 64" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=out2]
		-1794957057836560377 -> -4799862385978698434 [label="d: 1" fontsize="30pt" headport=cmd_in overlap=false penwidth=5.0 tailport=cmd_out]
		-4799862385978698434 -> -4922186571928247315 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		-4922186571928247315 -> -8371783438905574702 [label="d: 1" fontsize="30pt" headport=propIn overlap=false penwidth=5.0 tailport=out]
		-8371783438905574702 -> 4153825109048386238 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		3069028894034303261 -> -8466066373545156445 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		-8371783438905574702 -> -7358552556468074397 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=tmpVertexProp]
		-3974890993211363680 -> 4153825109048386238 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
	}
	subgraph cluster_1 {
		node [style=filled]
		label=SLR1
		color=black
		-6423535225967588282 [label="<base>Module: networklayer_1\l| | <S_AXIS_eth2nl> Port: S_AXIS_eth2nl \l| <M_AXIS_nl2eth> Port: M_AXIS_nl2eth \l| <S_AXIS_sk2nl> Port: S_AXIS_sk2nl \l| <M_AXIS_nl2sk> Port: M_AXIS_nl2sk \l|  " fontsize="30pt" shape=record]
		5725666134372748930 [label="<base>Module: gs_2\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <perfStartStrm> Port: perfStartStrm \l| <tmpVertexProp> Port: tmpVertexProp \l|  " fontsize="30pt" shape=record]
		6852405162464278286 [label="<base>Module: test_duplicate_512_2\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		-2957648034592981722 [label="<base>Module: coalesce_2\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		5858676783099163125 [label="<base>Module: streamWrite_2\l| | <perfStartStrm> Port: perfStartStrm \l| <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		7972016282014150315 [label="<base>Module: streamMerge_2\l| | <output> Port: output \l| <input_a> Port: input_a \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		2280280931070344351 [label="<base>Module: streamForward_2\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		5725666134372748930 -> 6852405162464278286 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		6852405162464278286 -> -2957648034592981722 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		5725666134372748930 -> 5858676783099163125 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		5725666134372748930 -> 7972016282014150315 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=tmpVertexProp]
		2280280931070344351 -> 5858676783099163125 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
	}
	subgraph cluster_2 {
		node [style=filled]
		label=SLR2
		color=black
		-2124446993683805370 [label="<base>Module: cmac_0\l| | <M_AXIS> Port: M_AXIS \l| <S_AXIS> Port: S_AXIS \l|  " fontsize="30pt" shape=record]
		-2802103930300030074 [label="<base>Module: cmac_1\l| | <M_AXIS> Port: M_AXIS \l| <S_AXIS> Port: S_AXIS \l|  " fontsize="30pt" shape=record]
		3893103043518788751 [label="<base>Module: gs_3\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <perfStartStrm> Port: perfStartStrm \l| <tmpVertexProp> Port: tmpVertexProp \l|  " fontsize="30pt" shape=record]
		1983715950361404767 [label="<base>Module: test_duplicate_512_3\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		3214554092781574298 [label="<base>Module: coalesce_3\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		-6339962293126761937 [label="<base>Module: src_cache_access_3\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-6528241728944703018 [label="<base>Module: src_cache_read_engine_3\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-9080808550522843019 [label="<base>Module: streamWrite_3\l| | <perfStartStrm> Port: perfStartStrm \l| <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		7833334799071411069 [label="<base>Module: streamMerge_3\l| | <output> Port: output \l| <input_a> Port: input_a \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		-1539741573124816213 [label="<base>Module: streamForward_3\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		3893103043518788751 -> 1983715950361404767 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		1983715950361404767 -> 3214554092781574298 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		1983715950361404767 -> -6339962293126761937 [label="d: 64" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=out2]
		3214554092781574298 -> -6528241728944703018 [label="d: 1" fontsize="30pt" headport=cmd_in overlap=false penwidth=5.0 tailport=cmd_out]
		-6528241728944703018 -> -6339962293126761937 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		-6339962293126761937 -> 3893103043518788751 [label="d: 1" fontsize="30pt" headport=propIn overlap=false penwidth=5.0 tailport=out]
		3893103043518788751 -> -9080808550522843019 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		3893103043518788751 -> 7833334799071411069 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=tmpVertexProp]
		-1539741573124816213 -> -9080808550522843019 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
	}
	subgraph cluster_3 {
		node [style=filled]
		label=SLR3
		color=black
		1723395277016943426 [label="<base>Module: networklayer_0\l| | <S_AXIS_eth2nl> Port: S_AXIS_eth2nl \l| <M_AXIS_nl2eth> Port: M_AXIS_nl2eth \l| <M_AXIS_nl2sk> Port: M_AXIS_nl2sk \l| <S_AXIS_sk2nl> Port: S_AXIS_sk2nl \l|  " fontsize="30pt" shape=record]
		-2909501618783024267 [label="<base>Module: gs_4\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <perfStartStrm> Port: perfStartStrm \l| <tmpVertexProp> Port: tmpVertexProp \l|  " fontsize="30pt" shape=record]
		1739761168654047116 [label="<base>Module: test_duplicate_512_4\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		8689912768496489992 [label="<base>Module: coalesce_4\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		4439584483995954699 [label="<base>Module: src_cache_access_4\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		7116243742991455582 [label="<base>Module: src_cache_read_engine_4\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-1318995454968832608 [label="<base>Module: streamWrite_4\l| | <perfStartStrm> Port: perfStartStrm \l| <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		4320580315111245157 [label="<base>Module: streamMerge_4\l| | <output> Port: output \l| <input_a> Port: input_a \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		7025673869784670172 [label="<base>Module: streamForward_4\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		-2909501618783024267 -> 1739761168654047116 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		1739761168654047116 -> 8689912768496489992 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		1739761168654047116 -> 4439584483995954699 [label="d: 64" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=out2]
		8689912768496489992 -> 7116243742991455582 [label="d: 1" fontsize="30pt" headport=cmd_in overlap=false penwidth=5.0 tailport=cmd_out]
		7116243742991455582 -> 4439584483995954699 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		4439584483995954699 -> -2909501618783024267 [label="d: 1" fontsize="30pt" headport=propIn overlap=false penwidth=5.0 tailport=out]
		-2909501618783024267 -> -1318995454968832608 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		-2909501618783024267 -> 4320580315111245157 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=tmpVertexProp]
		1723395277016943426 -> 4320580315111245157 [label="d: 2048" fontsize="30pt" headport=input_b overlap=false penwidth=5.0 tailport=M_AXIS_nl2sk]
		7025673869784670172 -> -1318995454968832608 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
		7025673869784670172 -> 1723395277016943426 [label="d: 1" fontsize="30pt" headport=S_AXIS_sk2nl overlap=false penwidth=5.0 tailport=output_b]
	}
	-2124446993683805370 -> 1723395277016943426 [label="d: 1" fontsize="60pt" headport=S_AXIS_eth2nl lhead=cluster_2 ltail=cluster_3 overlap=true penwidth=10.0 tailport=M_AXIS]
	1723395277016943426 -> -2124446993683805370 [label="d: 1" fontsize="60pt" headport=S_AXIS lhead=cluster_3 ltail=cluster_2 overlap=true penwidth=10.0 tailport=M_AXIS_nl2eth]
	-2802103930300030074 -> -6423535225967588282 [label="d: 1" fontsize="60pt" headport=S_AXIS_eth2nl lhead=cluster_2 ltail=cluster_1 overlap=true penwidth=10.0 tailport=M_AXIS]
	-6423535225967588282 -> -2802103930300030074 [label="d: 1" fontsize="60pt" headport=S_AXIS lhead=cluster_1 ltail=cluster_2 overlap=true penwidth=10.0 tailport=M_AXIS_nl2eth]
	6852405162464278286 -> -8466066373545156445 [label="d: 64" fontsize="60pt" headport=in lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=out2]
	-2957648034592981722 -> 3069028894034303261 [label="d: 1" fontsize="60pt" headport=cmd_in lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=cmd_out]
	-8466066373545156445 -> 5725666134372748930 [label="d: 1" fontsize="60pt" headport=propIn lhead=cluster_0 ltail=cluster_1 overlap=true penwidth=10.0 tailport=out]
	-7358552556468074397 -> -6423535225967588282 [label="d: 1" fontsize="60pt" headport=S_AXIS_sk2nl lhead=cluster_0 ltail=cluster_1 overlap=true penwidth=10.0 tailport=output]
	7972016282014150315 -> -7358552556468074397 [label="d: 1" fontsize="60pt" headport=input_b lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=output]
	7833334799071411069 -> 7972016282014150315 [label="d: 1" fontsize="60pt" headport=input_b lhead=cluster_2 ltail=cluster_1 overlap=true penwidth=10.0 tailport=output]
	4320580315111245157 -> 7833334799071411069 [label="d: 1" fontsize="60pt" headport=input_b lhead=cluster_3 ltail=cluster_2 overlap=true penwidth=10.0 tailport=output]
	-6423535225967588282 -> -3974890993211363680 [label="d: 2048" fontsize="60pt" headport=input lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=M_AXIS_nl2sk]
	-3974890993211363680 -> 2280280931070344351 [label="d: 1" fontsize="60pt" headport=input lhead=cluster_0 ltail=cluster_1 overlap=true penwidth=10.0 tailport=output_b]
	2280280931070344351 -> -1539741573124816213 [label="d: 1" fontsize="60pt" headport=input lhead=cluster_1 ltail=cluster_2 overlap=true penwidth=10.0 tailport=output_b]
	-1539741573124816213 -> 7025673869784670172 [label="d: 1" fontsize="60pt" headport=input lhead=cluster_2 ltail=cluster_3 overlap=true penwidth=10.0 tailport=output_b]
}
