$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Wed Sep 27 08:19:29 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ SW [9] $end
$var wire 1 \ SW [8] $end
$var wire 1 ] SW [7] $end
$var wire 1 ^ SW [6] $end
$var wire 1 _ SW [5] $end
$var wire 1 ` SW [4] $end
$var wire 1 a SW [3] $end
$var wire 1 b SW [2] $end
$var wire 1 c SW [1] $end
$var wire 1 d SW [0] $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_CLOCK_50 $end
$var wire 1 o ww_KEY [3] $end
$var wire 1 p ww_KEY [2] $end
$var wire 1 q ww_KEY [1] $end
$var wire 1 r ww_KEY [0] $end
$var wire 1 s ww_FPGA_RESET_N $end
$var wire 1 t ww_SW [9] $end
$var wire 1 u ww_SW [8] $end
$var wire 1 v ww_SW [7] $end
$var wire 1 w ww_SW [6] $end
$var wire 1 x ww_SW [5] $end
$var wire 1 y ww_SW [4] $end
$var wire 1 z ww_SW [3] $end
$var wire 1 { ww_SW [2] $end
$var wire 1 | ww_SW [1] $end
$var wire 1 } ww_SW [0] $end
$var wire 1 ~ ww_HEX0 [6] $end
$var wire 1 !! ww_HEX0 [5] $end
$var wire 1 "! ww_HEX0 [4] $end
$var wire 1 #! ww_HEX0 [3] $end
$var wire 1 $! ww_HEX0 [2] $end
$var wire 1 %! ww_HEX0 [1] $end
$var wire 1 &! ww_HEX0 [0] $end
$var wire 1 '! ww_HEX1 [6] $end
$var wire 1 (! ww_HEX1 [5] $end
$var wire 1 )! ww_HEX1 [4] $end
$var wire 1 *! ww_HEX1 [3] $end
$var wire 1 +! ww_HEX1 [2] $end
$var wire 1 ,! ww_HEX1 [1] $end
$var wire 1 -! ww_HEX1 [0] $end
$var wire 1 .! ww_HEX2 [6] $end
$var wire 1 /! ww_HEX2 [5] $end
$var wire 1 0! ww_HEX2 [4] $end
$var wire 1 1! ww_HEX2 [3] $end
$var wire 1 2! ww_HEX2 [2] $end
$var wire 1 3! ww_HEX2 [1] $end
$var wire 1 4! ww_HEX2 [0] $end
$var wire 1 5! ww_HEX3 [6] $end
$var wire 1 6! ww_HEX3 [5] $end
$var wire 1 7! ww_HEX3 [4] $end
$var wire 1 8! ww_HEX3 [3] $end
$var wire 1 9! ww_HEX3 [2] $end
$var wire 1 :! ww_HEX3 [1] $end
$var wire 1 ;! ww_HEX3 [0] $end
$var wire 1 <! ww_HEX4 [6] $end
$var wire 1 =! ww_HEX4 [5] $end
$var wire 1 >! ww_HEX4 [4] $end
$var wire 1 ?! ww_HEX4 [3] $end
$var wire 1 @! ww_HEX4 [2] $end
$var wire 1 A! ww_HEX4 [1] $end
$var wire 1 B! ww_HEX4 [0] $end
$var wire 1 C! ww_HEX5 [6] $end
$var wire 1 D! ww_HEX5 [5] $end
$var wire 1 E! ww_HEX5 [4] $end
$var wire 1 F! ww_HEX5 [3] $end
$var wire 1 G! ww_HEX5 [2] $end
$var wire 1 H! ww_HEX5 [1] $end
$var wire 1 I! ww_HEX5 [0] $end
$var wire 1 J! ww_LEDR [9] $end
$var wire 1 K! ww_LEDR [8] $end
$var wire 1 L! ww_LEDR [7] $end
$var wire 1 M! ww_LEDR [6] $end
$var wire 1 N! ww_LEDR [5] $end
$var wire 1 O! ww_LEDR [4] $end
$var wire 1 P! ww_LEDR [3] $end
$var wire 1 Q! ww_LEDR [2] $end
$var wire 1 R! ww_LEDR [1] $end
$var wire 1 S! ww_LEDR [0] $end
$var wire 1 T! \KEY[0]~input_o\ $end
$var wire 1 U! \KEY[1]~input_o\ $end
$var wire 1 V! \HEX0[0]~output_o\ $end
$var wire 1 W! \HEX0[1]~output_o\ $end
$var wire 1 X! \HEX0[2]~output_o\ $end
$var wire 1 Y! \HEX0[3]~output_o\ $end
$var wire 1 Z! \HEX0[4]~output_o\ $end
$var wire 1 [! \HEX0[5]~output_o\ $end
$var wire 1 \! \HEX0[6]~output_o\ $end
$var wire 1 ]! \HEX1[0]~output_o\ $end
$var wire 1 ^! \HEX1[1]~output_o\ $end
$var wire 1 _! \HEX1[2]~output_o\ $end
$var wire 1 `! \HEX1[3]~output_o\ $end
$var wire 1 a! \HEX1[4]~output_o\ $end
$var wire 1 b! \HEX1[5]~output_o\ $end
$var wire 1 c! \HEX1[6]~output_o\ $end
$var wire 1 d! \HEX2[0]~output_o\ $end
$var wire 1 e! \HEX2[1]~output_o\ $end
$var wire 1 f! \HEX2[2]~output_o\ $end
$var wire 1 g! \HEX2[3]~output_o\ $end
$var wire 1 h! \HEX2[4]~output_o\ $end
$var wire 1 i! \HEX2[5]~output_o\ $end
$var wire 1 j! \HEX2[6]~output_o\ $end
$var wire 1 k! \HEX3[0]~output_o\ $end
$var wire 1 l! \HEX3[1]~output_o\ $end
$var wire 1 m! \HEX3[2]~output_o\ $end
$var wire 1 n! \HEX3[3]~output_o\ $end
$var wire 1 o! \HEX3[4]~output_o\ $end
$var wire 1 p! \HEX3[5]~output_o\ $end
$var wire 1 q! \HEX3[6]~output_o\ $end
$var wire 1 r! \HEX4[0]~output_o\ $end
$var wire 1 s! \HEX4[1]~output_o\ $end
$var wire 1 t! \HEX4[2]~output_o\ $end
$var wire 1 u! \HEX4[3]~output_o\ $end
$var wire 1 v! \HEX4[4]~output_o\ $end
$var wire 1 w! \HEX4[5]~output_o\ $end
$var wire 1 x! \HEX4[6]~output_o\ $end
$var wire 1 y! \HEX5[0]~output_o\ $end
$var wire 1 z! \HEX5[1]~output_o\ $end
$var wire 1 {! \HEX5[2]~output_o\ $end
$var wire 1 |! \HEX5[3]~output_o\ $end
$var wire 1 }! \HEX5[4]~output_o\ $end
$var wire 1 ~! \HEX5[5]~output_o\ $end
$var wire 1 !" \HEX5[6]~output_o\ $end
$var wire 1 "" \LEDR[0]~output_o\ $end
$var wire 1 #" \LEDR[1]~output_o\ $end
$var wire 1 $" \LEDR[2]~output_o\ $end
$var wire 1 %" \LEDR[3]~output_o\ $end
$var wire 1 &" \LEDR[4]~output_o\ $end
$var wire 1 '" \LEDR[5]~output_o\ $end
$var wire 1 (" \LEDR[6]~output_o\ $end
$var wire 1 )" \LEDR[7]~output_o\ $end
$var wire 1 *" \LEDR[8]~output_o\ $end
$var wire 1 +" \LEDR[9]~output_o\ $end
$var wire 1 ," \CLOCK_50~input_o\ $end
$var wire 1 -" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 ." \CPU|incrementaPC|Add0~14\ $end
$var wire 1 /" \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 0" \CPU|MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 1" \FPGA_RESET_N~input_o\ $end
$var wire 1 2" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 3" \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 4" \CPU|MUX2|saida_MUX[3]~2_combout\ $end
$var wire 1 5" \ROM|memROM~4_combout\ $end
$var wire 1 6" \ROM|memROM~13_combout\ $end
$var wire 1 7" \ROM|memROM~6_combout\ $end
$var wire 1 8" \ROM|memROM~17_combout\ $end
$var wire 1 9" \ROM|memROM~7_combout\ $end
$var wire 1 :" \ROM|memROM~18_combout\ $end
$var wire 1 ;" \ROM|memROM~8_combout\ $end
$var wire 1 <" \ROM|memROM~10_combout\ $end
$var wire 1 =" \ROM|memROM~20_combout\ $end
$var wire 1 >" \CPU|REGFlagIgual|DOUT~q\ $end
$var wire 1 ?" \CPU|PC|DOUT[5]~0_combout\ $end
$var wire 1 @" \CPU|PC|DOUT[5]~1_combout\ $end
$var wire 1 A" \ROM|memROM~0_combout\ $end
$var wire 1 B" \ROM|memROM~2_combout\ $end
$var wire 1 C" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 D" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 E" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 F" \CPU|MUX2|saida_MUX[5]~9_combout\ $end
$var wire 1 G" \CPU|incrementaPC|Add0~34\ $end
$var wire 1 H" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 I" \CPU|MUX2|saida_MUX[6]~8_combout\ $end
$var wire 1 J" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 K" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 L" \CPU|MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 M" \ROM|memROM~9_combout\ $end
$var wire 1 N" \ROM|memROM~19_combout\ $end
$var wire 1 O" \CPU|DECODER|saida[9]~0_combout\ $end
$var wire 1 P" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 Q" \CPU|MUX2|saida_MUX[1]~4_combout\ $end
$var wire 1 R" \ROM|memROM~5_combout\ $end
$var wire 1 S" \ROM|memROM~16_combout\ $end
$var wire 1 T" \CPU|MUX2|saida_MUX[4]~1_combout\ $end
$var wire 1 U" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 V" \CPU|MUX2|saida_MUX[4]~6_combout\ $end
$var wire 1 W" \ROM|memROM~12_combout\ $end
$var wire 1 X" \ROM|memROM~3_combout\ $end
$var wire 1 Y" \ROM|memROM~15_combout\ $end
$var wire 1 Z" \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 [" \CPU|MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 \" \ROM|memROM~11_combout\ $end
$var wire 1 ]" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 ^" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 _" \CPU|MUX2|saida_MUX[8]~5_combout\ $end
$var wire 1 `" \ROM|memROM~1_combout\ $end
$var wire 1 a" \CPU|DECODER|saida~1_combout\ $end
$var wire 1 b" \CPU|DECODER|saida[5]~2_combout\ $end
$var wire 1 c" \CPU|DECODER|saida[6]~3_combout\ $end
$var wire 1 d" \CPU|DECODER|Equal11~1_combout\ $end
$var wire 1 e" \DECODER_2to0|Equal7~0_combout\ $end
$var wire 1 f" \CPU|DECODER|saida[1]~4_combout\ $end
$var wire 1 g" \RAM_Data_IN[0]~0_combout\ $end
$var wire 1 h" \SW[0]~input_o\ $end
$var wire 1 i" \RAM_Data_IN[0]~1_combout\ $end
$var wire 1 j" \SW[8]~input_o\ $end
$var wire 1 k" \RAM_Data_IN[0]~2_combout\ $end
$var wire 1 l" \SW[9]~input_o\ $end
$var wire 1 m" \RAM_Data_IN[0]~3_combout\ $end
$var wire 1 n" \CPU|DECODER|Equal11~0_combout\ $end
$var wire 1 o" \DECODER_8to6|Equal7~0_combout\ $end
$var wire 1 p" \RAM0|ram~591_combout\ $end
$var wire 1 q" \RAM0|ram~279_q\ $end
$var wire 1 r" \RAM0|ram~592_combout\ $end
$var wire 1 s" \RAM0|ram~295_q\ $end
$var wire 1 t" \RAM0|ram~594_combout\ $end
$var wire 1 u" \RAM0|ram~287_q\ $end
$var wire 1 v" \RAM0|ram~595_combout\ $end
$var wire 1 w" \RAM0|ram~23_q\ $end
$var wire 1 x" \RAM0|ram~596_combout\ $end
$var wire 1 y" \RAM0|ram~39_q\ $end
$var wire 1 z" \RAM0|ram~598_combout\ $end
$var wire 1 {" \RAM0|ram~31_q\ $end
$var wire 1 |" \RAM0|ram~597_combout\ $end
$var wire 1 }" \RAM0|ram~15_q\ $end
$var wire 1 ~" \RAM0|ram~559_combout\ $end
$var wire 1 !# \RAM0|ram~593_combout\ $end
$var wire 1 "# \RAM0|ram~271_q\ $end
$var wire 1 ## \RAM0|ram~527_combout\ $end
$var wire 1 $# \RAM_Data_IN[0]~4_combout\ $end
$var wire 1 %# \comb~2_combout\ $end
$var wire 1 &# \KEY[2]~input_o\ $end
$var wire 1 '# \RAM_Data_IN[0]~8_combout\ $end
$var wire 1 (# \KEY[3]~input_o\ $end
$var wire 1 )# \RAM_Data_IN[0]~9_combout\ $end
$var wire 1 *# \RAM_Data_IN[0]~10_combout\ $end
$var wire 1 +# \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 ,# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 -# \RAM_Data_IN[0]~5_combout\ $end
$var wire 1 .# \RAM_Data_IN[0]~6_combout\ $end
$var wire 1 /# \RAM_Data_IN[0]~7_combout\ $end
$var wire 1 0# \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 1# \CPU|DECODER|saida~6_combout\ $end
$var wire 1 2# \CPU|DECODER|saida[5]~5_combout\ $end
$var wire 1 3# \comb~0_combout\ $end
$var wire 1 4# \comb~1_combout\ $end
$var wire 1 5# \comb~9_combout\ $end
$var wire 1 6# \SW[3]~input_o\ $end
$var wire 1 7# \RAM0|ram~282_q\ $end
$var wire 1 8# \RAM0|ram~298_q\ $end
$var wire 1 9# \RAM0|ram~290_q\ $end
$var wire 1 :# \RAM0|ram~26_q\ $end
$var wire 1 ;# \RAM0|ram~42_q\ $end
$var wire 1 <# \RAM0|ram~34_q\ $end
$var wire 1 =# \RAM0|ram~18_q\ $end
$var wire 1 ># \RAM0|ram~563_combout\ $end
$var wire 1 ?# \RAM0|ram~274_q\ $end
$var wire 1 @# \RAM0|ram~531_combout\ $end
$var wire 1 A# \CPU|MUX1|saida_MUX[3]~8_combout\ $end
$var wire 1 B# \SW[2]~input_o\ $end
$var wire 1 C# \SW[1]~input_o\ $end
$var wire 1 D# \CPU|ULA1|Add0~2\ $end
$var wire 1 E# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 F# \RAM0|ram~280_q\ $end
$var wire 1 G# \RAM0|ram~296_q\ $end
$var wire 1 H# \RAM0|ram~288_q\ $end
$var wire 1 I# \RAM0|ram~24_q\ $end
$var wire 1 J# \RAM0|ram~40_q\ $end
$var wire 1 K# \RAM0|ram~32_q\ $end
$var wire 1 L# \RAM0|ram~16_q\ $end
$var wire 1 M# \RAM0|ram~571_combout\ $end
$var wire 1 N# \RAM0|ram~272_q\ $end
$var wire 1 O# \RAM0|ram~539_combout\ $end
$var wire 1 P# \CPU|MUX1|saida_MUX[1]~3_combout\ $end
$var wire 1 Q# \CPU|ULA1|Add0~14\ $end
$var wire 1 R# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 S# \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 T# \RAM0|ram~281_q\ $end
$var wire 1 U# \RAM0|ram~297_q\ $end
$var wire 1 V# \RAM0|ram~289_q\ $end
$var wire 1 W# \RAM0|ram~25_q\ $end
$var wire 1 X# \RAM0|ram~41_q\ $end
$var wire 1 Y# \RAM0|ram~33_q\ $end
$var wire 1 Z# \RAM0|ram~17_q\ $end
$var wire 1 [# \RAM0|ram~567_combout\ $end
$var wire 1 \# \RAM0|ram~273_q\ $end
$var wire 1 ]# \RAM0|ram~535_combout\ $end
$var wire 1 ^# \CPU|MUX1|saida_MUX[2]~9_combout\ $end
$var wire 1 _# \CPU|ULA1|Add0~10\ $end
$var wire 1 `# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 a# \CPU|MUX1|saida_MUX[3]~1_combout\ $end
$var wire 1 b# \DecoderHex0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 c# \DecoderHex0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 d# \DecoderHex0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 e# \DecoderHex0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 f# \DecoderHex0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 g# \DecoderHex0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 h# \DecoderHex0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 i# \comb~3_combout\ $end
$var wire 1 j# \DecoderHex1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 k# \DecoderHex1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 l# \DecoderHex1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 m# \DecoderHex1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 n# \DecoderHex1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 o# \DecoderHex1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 p# \DecoderHex1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 q# \ROM|memROM~14_combout\ $end
$var wire 1 r# \comb~4_combout\ $end
$var wire 1 s# \DecoderHex2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 t# \DecoderHex2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 u# \DecoderHex2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 v# \DecoderHex2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 w# \DecoderHex2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 x# \DecoderHex2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 y# \DecoderHex2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 z# \comb~5_combout\ $end
$var wire 1 {# \DecoderHex3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 |# \DecoderHex3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 }# \DecoderHex3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ~# \DecoderHex3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 !$ \DecoderHex3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 "$ \DecoderHex3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 #$ \DecoderHex3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 $$ \pc_hex0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 %$ \pc_hex0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 &$ \pc_hex0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 '$ \pc_hex0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ($ \pc_hex0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 )$ \pc_hex0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 *$ \pc_hex0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 +$ \comb~6_combout\ $end
$var wire 1 ,$ \SW[4]~input_o\ $end
$var wire 1 -$ \RAM0|ram~283_q\ $end
$var wire 1 .$ \RAM0|ram~299_q\ $end
$var wire 1 /$ \RAM0|ram~291_q\ $end
$var wire 1 0$ \RAM0|ram~27_q\ $end
$var wire 1 1$ \RAM0|ram~43_q\ $end
$var wire 1 2$ \RAM0|ram~35_q\ $end
$var wire 1 3$ \RAM0|ram~19_q\ $end
$var wire 1 4$ \RAM0|ram~583_combout\ $end
$var wire 1 5$ \RAM0|ram~275_q\ $end
$var wire 1 6$ \RAM0|ram~551_combout\ $end
$var wire 1 7$ \CPU|MUX1|saida_MUX[4]~10_combout\ $end
$var wire 1 8$ \CPU|ULA1|Add0~6\ $end
$var wire 1 9$ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 :$ \CPU|MUX1|saida_MUX[4]~6_combout\ $end
$var wire 1 ;$ \RAM0|ram~284_q\ $end
$var wire 1 <$ \RAM0|ram~300_q\ $end
$var wire 1 =$ \RAM0|ram~292_q\ $end
$var wire 1 >$ \RAM0|ram~28_q\ $end
$var wire 1 ?$ \RAM0|ram~44_q\ $end
$var wire 1 @$ \RAM0|ram~36_q\ $end
$var wire 1 A$ \RAM0|ram~20_q\ $end
$var wire 1 B$ \RAM0|ram~575_combout\ $end
$var wire 1 C$ \RAM0|ram~276_q\ $end
$var wire 1 D$ \RAM0|ram~543_combout\ $end
$var wire 1 E$ \SW[5]~input_o\ $end
$var wire 1 F$ \CPU|MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 G$ \CPU|ULA1|Add0~18\ $end
$var wire 1 H$ \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 I$ \SW[6]~input_o\ $end
$var wire 1 J$ \RAM0|ram~285_q\ $end
$var wire 1 K$ \RAM0|ram~301_q\ $end
$var wire 1 L$ \RAM0|ram~293_q\ $end
$var wire 1 M$ \RAM0|ram~29_q\ $end
$var wire 1 N$ \RAM0|ram~45_q\ $end
$var wire 1 O$ \RAM0|ram~37_q\ $end
$var wire 1 P$ \RAM0|ram~21_q\ $end
$var wire 1 Q$ \RAM0|ram~579_combout\ $end
$var wire 1 R$ \RAM0|ram~277_q\ $end
$var wire 1 S$ \RAM0|ram~547_combout\ $end
$var wire 1 T$ \CPU|MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 U$ \CPU|ULA1|Add0~22\ $end
$var wire 1 V$ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 W$ \SW[7]~input_o\ $end
$var wire 1 X$ \RAM0|ram~286_q\ $end
$var wire 1 Y$ \RAM0|ram~302_q\ $end
$var wire 1 Z$ \RAM0|ram~294_q\ $end
$var wire 1 [$ \RAM0|ram~30_q\ $end
$var wire 1 \$ \RAM0|ram~46_q\ $end
$var wire 1 ]$ \RAM0|ram~38_q\ $end
$var wire 1 ^$ \RAM0|ram~22_q\ $end
$var wire 1 _$ \RAM0|ram~587_combout\ $end
$var wire 1 `$ \RAM0|ram~278_q\ $end
$var wire 1 a$ \RAM0|ram~555_combout\ $end
$var wire 1 b$ \CPU|MUX1|saida_MUX[7]~11_combout\ $end
$var wire 1 c$ \CPU|ULA1|Add0~26\ $end
$var wire 1 d$ \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 e$ \CPU|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 f$ \comb~7_combout\ $end
$var wire 1 g$ \RegLed8|DOUT~0_combout\ $end
$var wire 1 h$ \RegLed8|DOUT~q\ $end
$var wire 1 i$ \comb~8_combout\ $end
$var wire 1 j$ \RegLed9|DOUT~0_combout\ $end
$var wire 1 k$ \RegLed9|DOUT~q\ $end
$var wire 1 l$ \CPU|REGA|DOUT\ [7] $end
$var wire 1 m$ \CPU|REGA|DOUT\ [6] $end
$var wire 1 n$ \CPU|REGA|DOUT\ [5] $end
$var wire 1 o$ \CPU|REGA|DOUT\ [4] $end
$var wire 1 p$ \CPU|REGA|DOUT\ [3] $end
$var wire 1 q$ \CPU|REGA|DOUT\ [2] $end
$var wire 1 r$ \CPU|REGA|DOUT\ [1] $end
$var wire 1 s$ \CPU|REGA|DOUT\ [0] $end
$var wire 1 t$ \Registrador_Decoder_H2|DOUT\ [3] $end
$var wire 1 u$ \Registrador_Decoder_H2|DOUT\ [2] $end
$var wire 1 v$ \Registrador_Decoder_H2|DOUT\ [1] $end
$var wire 1 w$ \Registrador_Decoder_H2|DOUT\ [0] $end
$var wire 1 x$ \Registrador_Decoder_H0|DOUT\ [3] $end
$var wire 1 y$ \Registrador_Decoder_H0|DOUT\ [2] $end
$var wire 1 z$ \Registrador_Decoder_H0|DOUT\ [1] $end
$var wire 1 {$ \Registrador_Decoder_H0|DOUT\ [0] $end
$var wire 1 |$ \Registrador_Decoder_H1|DOUT\ [3] $end
$var wire 1 }$ \Registrador_Decoder_H1|DOUT\ [2] $end
$var wire 1 ~$ \Registrador_Decoder_H1|DOUT\ [1] $end
$var wire 1 !% \Registrador_Decoder_H1|DOUT\ [0] $end
$var wire 1 "% \RegLeds7to0|DOUT\ [7] $end
$var wire 1 #% \RegLeds7to0|DOUT\ [6] $end
$var wire 1 $% \RegLeds7to0|DOUT\ [5] $end
$var wire 1 %% \RegLeds7to0|DOUT\ [4] $end
$var wire 1 &% \RegLeds7to0|DOUT\ [3] $end
$var wire 1 '% \RegLeds7to0|DOUT\ [2] $end
$var wire 1 (% \RegLeds7to0|DOUT\ [1] $end
$var wire 1 )% \RegLeds7to0|DOUT\ [0] $end
$var wire 1 *% \Registrador_Decoder_H3|DOUT\ [3] $end
$var wire 1 +% \Registrador_Decoder_H3|DOUT\ [2] $end
$var wire 1 ,% \Registrador_Decoder_H3|DOUT\ [1] $end
$var wire 1 -% \Registrador_Decoder_H3|DOUT\ [0] $end
$var wire 1 .% \CPU|PC|DOUT\ [8] $end
$var wire 1 /% \CPU|PC|DOUT\ [7] $end
$var wire 1 0% \CPU|PC|DOUT\ [6] $end
$var wire 1 1% \CPU|PC|DOUT\ [5] $end
$var wire 1 2% \CPU|PC|DOUT\ [4] $end
$var wire 1 3% \CPU|PC|DOUT\ [3] $end
$var wire 1 4% \CPU|PC|DOUT\ [2] $end
$var wire 1 5% \CPU|PC|DOUT\ [1] $end
$var wire 1 6% \CPU|PC|DOUT\ [0] $end
$var wire 1 7% \ALT_INV_RAM_Data_IN[0]~10_combout\ $end
$var wire 1 8% \ALT_INV_RAM_Data_IN[0]~9_combout\ $end
$var wire 1 9% \ALT_INV_RAM_Data_IN[0]~8_combout\ $end
$var wire 1 :% \CPU|DECODER|ALT_INV_Equal11~1_combout\ $end
$var wire 1 ;% \CPU|MUX1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 <% \CPU|MUX1|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 =% \CPU|MUX1|ALT_INV_saida_MUX[1]~3_combout\ $end
$var wire 1 >% \ALT_INV_comb~9_combout\ $end
$var wire 1 ?% \ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 @% \ALT_INV_RAM_Data_IN[0]~7_combout\ $end
$var wire 1 A% \ALT_INV_RAM_Data_IN[0]~6_combout\ $end
$var wire 1 B% \ALT_INV_RAM_Data_IN[0]~5_combout\ $end
$var wire 1 C% \ALT_INV_RAM_Data_IN[0]~4_combout\ $end
$var wire 1 D% \DECODER_8to6|ALT_INV_Equal7~0_combout\ $end
$var wire 1 E% \ALT_INV_RAM_Data_IN[0]~3_combout\ $end
$var wire 1 F% \ALT_INV_RAM_Data_IN[0]~2_combout\ $end
$var wire 1 G% \ALT_INV_RAM_Data_IN[0]~1_combout\ $end
$var wire 1 H% \ALT_INV_RAM_Data_IN[0]~0_combout\ $end
$var wire 1 I% \CPU|DECODER|ALT_INV_saida[1]~4_combout\ $end
$var wire 1 J% \CPU|DECODER|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 K% \CPU|DECODER|ALT_INV_saida[5]~2_combout\ $end
$var wire 1 L% \CPU|DECODER|ALT_INV_saida~1_combout\ $end
$var wire 1 M% \ALT_INV_comb~8_combout\ $end
$var wire 1 N% \ALT_INV_comb~7_combout\ $end
$var wire 1 O% \CPU|MUX2|ALT_INV_saida_MUX[4]~1_combout\ $end
$var wire 1 P% \CPU|PC|ALT_INV_DOUT[5]~1_combout\ $end
$var wire 1 Q% \CPU|PC|ALT_INV_DOUT[5]~0_combout\ $end
$var wire 1 R% \CPU|REGFlagIgual|ALT_INV_DOUT~q\ $end
$var wire 1 S% \CPU|DECODER|ALT_INV_saida[9]~0_combout\ $end
$var wire 1 T% \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 U% \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 V% \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 W% \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 X% \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 Y% \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 Z% \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 [% \ALT_INV_comb~2_combout\ $end
$var wire 1 \% \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 ]% \ALT_INV_comb~0_combout\ $end
$var wire 1 ^% \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 _% \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 `% \CPU|DECODER|ALT_INV_Equal11~0_combout\ $end
$var wire 1 a% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 b% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 c% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 d% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 e% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 f% \DECODER_2to0|ALT_INV_Equal7~0_combout\ $end
$var wire 1 g% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 h% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 i% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 j% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 k% \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 l% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 m% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 n% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 o% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 p% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 q% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 r% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 s% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 t% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 u% \RegLed9|ALT_INV_DOUT~q\ $end
$var wire 1 v% \RegLed8|ALT_INV_DOUT~q\ $end
$var wire 1 w% \Registrador_Decoder_H3|ALT_INV_DOUT\ [3] $end
$var wire 1 x% \Registrador_Decoder_H3|ALT_INV_DOUT\ [2] $end
$var wire 1 y% \Registrador_Decoder_H3|ALT_INV_DOUT\ [1] $end
$var wire 1 z% \Registrador_Decoder_H3|ALT_INV_DOUT\ [0] $end
$var wire 1 {% \Registrador_Decoder_H2|ALT_INV_DOUT\ [3] $end
$var wire 1 |% \Registrador_Decoder_H2|ALT_INV_DOUT\ [2] $end
$var wire 1 }% \Registrador_Decoder_H2|ALT_INV_DOUT\ [1] $end
$var wire 1 ~% \Registrador_Decoder_H2|ALT_INV_DOUT\ [0] $end
$var wire 1 !& \RAM0|ALT_INV_ram~38_q\ $end
$var wire 1 "& \RAM0|ALT_INV_ram~22_q\ $end
$var wire 1 #& \RAM0|ALT_INV_ram~46_q\ $end
$var wire 1 $& \RAM0|ALT_INV_ram~30_q\ $end
$var wire 1 %& \RAM0|ALT_INV_ram~35_q\ $end
$var wire 1 && \RAM0|ALT_INV_ram~19_q\ $end
$var wire 1 '& \RAM0|ALT_INV_ram~43_q\ $end
$var wire 1 (& \RAM0|ALT_INV_ram~27_q\ $end
$var wire 1 )& \RAM0|ALT_INV_ram~37_q\ $end
$var wire 1 *& \RAM0|ALT_INV_ram~21_q\ $end
$var wire 1 +& \RAM0|ALT_INV_ram~45_q\ $end
$var wire 1 ,& \RAM0|ALT_INV_ram~29_q\ $end
$var wire 1 -& \RAM0|ALT_INV_ram~36_q\ $end
$var wire 1 .& \RAM0|ALT_INV_ram~20_q\ $end
$var wire 1 /& \RAM0|ALT_INV_ram~44_q\ $end
$var wire 1 0& \RAM0|ALT_INV_ram~28_q\ $end
$var wire 1 1& \RAM0|ALT_INV_ram~32_q\ $end
$var wire 1 2& \RAM0|ALT_INV_ram~16_q\ $end
$var wire 1 3& \RAM0|ALT_INV_ram~40_q\ $end
$var wire 1 4& \RAM0|ALT_INV_ram~24_q\ $end
$var wire 1 5& \RAM0|ALT_INV_ram~33_q\ $end
$var wire 1 6& \RAM0|ALT_INV_ram~17_q\ $end
$var wire 1 7& \RAM0|ALT_INV_ram~41_q\ $end
$var wire 1 8& \RAM0|ALT_INV_ram~25_q\ $end
$var wire 1 9& \RAM0|ALT_INV_ram~34_q\ $end
$var wire 1 :& \RAM0|ALT_INV_ram~18_q\ $end
$var wire 1 ;& \RAM0|ALT_INV_ram~42_q\ $end
$var wire 1 <& \RAM0|ALT_INV_ram~26_q\ $end
$var wire 1 =& \RAM0|ALT_INV_ram~31_q\ $end
$var wire 1 >& \RAM0|ALT_INV_ram~15_q\ $end
$var wire 1 ?& \RAM0|ALT_INV_ram~39_q\ $end
$var wire 1 @& \RAM0|ALT_INV_ram~23_q\ $end
$var wire 1 A& \RAM0|ALT_INV_ram~294_q\ $end
$var wire 1 B& \RAM0|ALT_INV_ram~278_q\ $end
$var wire 1 C& \RAM0|ALT_INV_ram~302_q\ $end
$var wire 1 D& \RAM0|ALT_INV_ram~286_q\ $end
$var wire 1 E& \RAM0|ALT_INV_ram~291_q\ $end
$var wire 1 F& \RAM0|ALT_INV_ram~275_q\ $end
$var wire 1 G& \RAM0|ALT_INV_ram~299_q\ $end
$var wire 1 H& \RAM0|ALT_INV_ram~283_q\ $end
$var wire 1 I& \RAM0|ALT_INV_ram~293_q\ $end
$var wire 1 J& \RAM0|ALT_INV_ram~277_q\ $end
$var wire 1 K& \RAM0|ALT_INV_ram~301_q\ $end
$var wire 1 L& \RAM0|ALT_INV_ram~285_q\ $end
$var wire 1 M& \RAM0|ALT_INV_ram~292_q\ $end
$var wire 1 N& \RAM0|ALT_INV_ram~276_q\ $end
$var wire 1 O& \RAM0|ALT_INV_ram~300_q\ $end
$var wire 1 P& \RAM0|ALT_INV_ram~284_q\ $end
$var wire 1 Q& \CPU|MUX1|ALT_INV_saida_MUX[7]~11_combout\ $end
$var wire 1 R& \CPU|MUX1|ALT_INV_saida_MUX[4]~10_combout\ $end
$var wire 1 S& \RAM0|ALT_INV_ram~288_q\ $end
$var wire 1 T& \RAM0|ALT_INV_ram~272_q\ $end
$var wire 1 U& \RAM0|ALT_INV_ram~296_q\ $end
$var wire 1 V& \RAM0|ALT_INV_ram~280_q\ $end
$var wire 1 W& \RAM0|ALT_INV_ram~289_q\ $end
$var wire 1 X& \RAM0|ALT_INV_ram~273_q\ $end
$var wire 1 Y& \RAM0|ALT_INV_ram~297_q\ $end
$var wire 1 Z& \RAM0|ALT_INV_ram~281_q\ $end
$var wire 1 [& \CPU|MUX1|ALT_INV_saida_MUX[2]~9_combout\ $end
$var wire 1 \& \RAM0|ALT_INV_ram~290_q\ $end
$var wire 1 ]& \RAM0|ALT_INV_ram~274_q\ $end
$var wire 1 ^& \RAM0|ALT_INV_ram~298_q\ $end
$var wire 1 _& \RAM0|ALT_INV_ram~282_q\ $end
$var wire 1 `& \CPU|MUX1|ALT_INV_saida_MUX[3]~8_combout\ $end
$var wire 1 a& \RAM0|ALT_INV_ram~287_q\ $end
$var wire 1 b& \RAM0|ALT_INV_ram~271_q\ $end
$var wire 1 c& \RAM0|ALT_INV_ram~295_q\ $end
$var wire 1 d& \RAM0|ALT_INV_ram~279_q\ $end
$var wire 1 e& \Registrador_Decoder_H1|ALT_INV_DOUT\ [3] $end
$var wire 1 f& \Registrador_Decoder_H1|ALT_INV_DOUT\ [2] $end
$var wire 1 g& \Registrador_Decoder_H1|ALT_INV_DOUT\ [1] $end
$var wire 1 h& \Registrador_Decoder_H1|ALT_INV_DOUT\ [0] $end
$var wire 1 i& \Registrador_Decoder_H0|ALT_INV_DOUT\ [3] $end
$var wire 1 j& \Registrador_Decoder_H0|ALT_INV_DOUT\ [2] $end
$var wire 1 k& \Registrador_Decoder_H0|ALT_INV_DOUT\ [1] $end
$var wire 1 l& \Registrador_Decoder_H0|ALT_INV_DOUT\ [0] $end
$var wire 1 m& \RAM0|ALT_INV_ram~587_combout\ $end
$var wire 1 n& \RAM0|ALT_INV_ram~583_combout\ $end
$var wire 1 o& \RAM0|ALT_INV_ram~579_combout\ $end
$var wire 1 p& \RAM0|ALT_INV_ram~575_combout\ $end
$var wire 1 q& \RAM0|ALT_INV_ram~571_combout\ $end
$var wire 1 r& \RAM0|ALT_INV_ram~567_combout\ $end
$var wire 1 s& \RAM0|ALT_INV_ram~563_combout\ $end
$var wire 1 t& \RAM0|ALT_INV_ram~559_combout\ $end
$var wire 1 u& \RAM0|ALT_INV_ram~555_combout\ $end
$var wire 1 v& \RAM0|ALT_INV_ram~551_combout\ $end
$var wire 1 w& \RAM0|ALT_INV_ram~547_combout\ $end
$var wire 1 x& \RAM0|ALT_INV_ram~543_combout\ $end
$var wire 1 y& \RAM0|ALT_INV_ram~539_combout\ $end
$var wire 1 z& \RAM0|ALT_INV_ram~535_combout\ $end
$var wire 1 {& \RAM0|ALT_INV_ram~531_combout\ $end
$var wire 1 |& \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 }& \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ~& \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 !' \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 "' \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 #' \RAM0|ALT_INV_ram~527_combout\ $end
$var wire 1 $' \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 %' \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 &' \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 '' \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 (' \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 )' \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 *' \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 +' \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 ,' \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 -' \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 .' \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 /' \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 0' \ALT_INV_SW[7]~input_o\ $end
$var wire 1 1' \ALT_INV_SW[4]~input_o\ $end
$var wire 1 2' \ALT_INV_SW[6]~input_o\ $end
$var wire 1 3' \ALT_INV_SW[5]~input_o\ $end
$var wire 1 4' \ALT_INV_SW[1]~input_o\ $end
$var wire 1 5' \ALT_INV_SW[2]~input_o\ $end
$var wire 1 6' \ALT_INV_SW[3]~input_o\ $end
$var wire 1 7' \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 8' \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 9' \ALT_INV_SW[9]~input_o\ $end
$var wire 1 :' \ALT_INV_SW[8]~input_o\ $end
$var wire 1 ;' \ALT_INV_SW[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0e
1f
xg
1h
1i
1j
1k
1l
1m
0n
1s
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
1<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
1N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
1W"
0X"
0Y"
1Z"
1["
0\"
0]"
0^"
0_"
1`"
0a"
1b"
0c"
0d"
0e"
1f"
1g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
0)#
1*#
1+#
1,#
0-#
0.#
1/#
10#
11#
12#
03#
04#
15#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
1R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
19$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
1d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
07%
18%
19%
1:%
1;%
1<%
1=%
0>%
0?%
0@%
1A%
1B%
1C%
0D%
1E%
1F%
1G%
0H%
0I%
1J%
0K%
1L%
1M%
1N%
0O%
1P%
1Q%
1R%
1S%
0T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
0\%
1]%
1^%
0_%
1`%
0a%
0b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
0j%
1t%
1u%
1v%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1,'
1-'
1.'
0/'
10'
11'
12'
13'
14'
15'
16'
17'
08'
19'
1:'
0;'
0M
1N
1O
0P
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
0o
1p
1q
0r
0t
0u
0v
0w
0x
0y
0z
0{
0|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1$'
1%'
1&'
1''
1('
1)'
1*'
1+'
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
$end
#10000
1!
1n
1,"
16%
1s$
0+'
0s%
0Z"
1-"
19"
0<"
1A"
1$$
1'$
1($
1)$
0,#
1D#
0t%
1_%
0c%
1/'
0E#
1Q#
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1B"
1'#
0,'
0R#
1_#
09%
0i%
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1~!
1}!
1|!
1y!
1Q"
02#
1+$
1f$
14#
05#
0`#
18$
1D!
1E!
1F!
1I!
1>%
0N%
1L
1I
1H
1G
09$
1G$
0H$
1U$
0V$
1c$
0d$
#20000
0!
0n
0,"
#30000
1!
1n
1,"
15%
06%
1{$
1)%
0l&
1s%
0r%
0P"
1."
1Z"
0-"
09"
1<"
0A"
1X"
0$$
1&$
0'$
0($
0*$
1b#
1e#
1f#
1g#
0h%
1t%
0_%
1c%
0/'
1,'
1""
1P"
0."
1/"
0Q"
1["
0:"
1b"
1f"
0n"
1="
1g"
03#
0B"
1Y"
1e"
0'#
1g$
0-'
0,'
1S!
0/"
19%
0f%
0X%
1i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1Z
1[!
1Z!
1Y!
1V!
0!"
0}!
0|!
1{!
0y!
1Q"
10"
1-'
12#
0f$
1k"
04#
0+$
1!!
1"!
1#!
1&!
0C!
0E!
0F!
1G!
0I!
00"
0F%
1N%
1)
1&
1%
1$
0L
1J
0I
0H
0F
0g$
0*#
0/#
1@%
17%
1,#
00#
#40000
0!
1P
0n
1r
1T!
0,"
#50000
1!
1\
1n
1u
1j"
1,"
0:'
16%
0s$
0k"
1+'
0s%
1F%
0Z"
1-"
17"
0<"
1R"
1\"
0&$
1($
0,#
1*#
1/#
0^%
0e%
1_%
0d%
1/'
0P"
1."
0@%
07%
0["
18"
0b"
0="
1S"
1a"
0g"
0o"
1,'
1,#
0D#
10#
1/"
1D%
1H%
0L%
0W%
1?%
1K%
0V%
1}!
0{!
0Q"
0-'
1c"
1$#
1E#
0Q#
1E!
0G!
10"
0C%
0J%
0J
1H
1R#
0_#
0*#
0/#
1`#
08$
1@%
17%
19$
0G$
1H$
0U$
1V$
0c$
1d$
#60000
0!
0n
0,"
#70000
1!
0O
1n
0q
0U!
1,"
14%
05%
06%
1s$
0+'
1s%
1r%
0q%
0/"
12"
1P"
0."
1Z"
0-"
07"
19"
0R"
0\"
1$$
1'$
0)$
0,#
1D#
1^%
1e%
0c%
1d%
0/'
0,'
1-'
0E#
1Q#
0P"
1/"
02"
13"
00"
1Q"
1["
08"
1:"
0S"
0a"
0f"
1n"
1o"
13#
0.'
0-'
1,'
03"
0R#
1_#
0]%
0D%
0`%
1I%
1L%
1W%
0U%
1V%
0~!
1|!
1y!
0Q"
10"
14"
1.'
0c"
02#
0$#
1f$
0`#
18$
0D!
1F!
1I!
04"
0N%
1C%
1J%
1L
1I
0G
09$
1G$
1,#
00#
1*#
1/#
1g$
0H$
1U$
0@%
07%
0,#
10#
0V$
1c$
0d$
#80000
0!
0P
0n
0r
0T!
0,"
#90000
1!
1n
1,"
16%
1h$
0v%
0s%
0Z"
1-"
15"
09"
1<"
0X"
0$$
1%$
0'$
1h%
0_%
1c%
0g%
1/'
1*"
1P"
0["
16"
1q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0Y"
0,'
1K!
1X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Y%
0Z%
1R
0|!
1z!
0y!
1Q"
12#
0f$
1m"
0F!
1H!
0I!
0E%
1N%
0L
1K
0I
0*#
0/#
1@%
17%
1,#
00#
#100000
0!
1M
0n
1o
1(#
0,"
07'
#110000
1!
1n
1,"
15%
06%
0s$
1+'
1s%
0r%
0P"
1."
1Z"
0-"
05"
17"
0<"
1R"
1X"
1\"
0($
0,#
0^%
0h%
0e%
1_%
0d%
1g%
0/'
1,'
1P"
0."
0/"
12"
0Q"
1["
06"
0q#
18"
0b"
0="
1S"
1a"
1Y"
0g"
0o"
1-'
0,'
13"
1/"
02"
1D%
1H%
0X%
0L%
0W%
1?%
1K%
0V%
1Y%
1Z%
0}!
1Q"
00"
0-'
0.'
1c"
0m"
1$#
03"
0E!
14"
10"
1.'
0C%
1E%
0J%
0H
1,#
0D#
10#
04"
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#120000
0!
1P
0N
0n
1r
0p
0&#
1T!
0,"
18'
#130000
1!
1n
1,"
16%
1s$
0+'
0s%
0Z"
1-"
15"
07"
19"
0R"
0X"
0\"
0%$
1'$
1($
1)$
1*$
0,#
1D#
1^%
1h%
1e%
0c%
1d%
0g%
1/'
0E#
1Q#
0P"
1."
0["
16"
1q#
08"
1:"
0S"
0a"
0f"
1n"
0Y"
1o"
13#
1,'
0/"
12"
0R#
1_#
0]%
0D%
1X%
0`%
1I%
1L%
1W%
0U%
1V%
0Y%
0Z%
1!"
1~!
1}!
1|!
0z!
0Q"
1-'
1P#
0c"
02#
1,#
00#
0$#
1i$
0`#
18$
13"
1C!
1D!
1E!
1F!
0H!
00"
0.'
0M%
1C%
1J%
0=%
0K
1I
1H
1G
1F
09$
1G$
1E#
0Q#
0P#
1*#
1/#
1j$
14"
0H$
1U$
0@%
07%
1=%
1R#
0_#
0E#
1Q#
0,#
10#
0V$
1c$
1`#
08$
0d$
0R#
1_#
19$
0G$
0`#
18$
1H$
0U$
09$
1G$
1V$
0c$
0H$
1U$
1d$
0V$
1c$
0d$
#140000
0!
1O
0\
0n
1q
0u
0j"
1U!
0,"
1:'
#150000
1!
1n
1,"
04%
13%
05%
06%
1k$
0u%
1s%
1r%
0p%
1q%
1/"
02"
03"
1C"
1P"
0."
1Z"
0-"
05"
09"
1<"
1A"
1X"
0'$
0($
0)$
0*$
0h%
0t%
0_%
1c%
1g%
0/'
0,'
1.'
0-'
1+"
0P"
0/"
1U"
13"
0C"
10"
04"
1Q"
1["
06"
0q#
0:"
1b"
1f"
0n"
1="
1g"
03#
1B"
1Y"
1%#
0.'
0!'
1-'
1,'
1J!
0U"
0[%
0X%
0i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1Y%
1Z%
1Q
0!"
0~!
0}!
0|!
0Q"
00"
1V"
14"
1!'
12#
0i$
1~"
1>#
1M#
1[#
14$
1B$
1Q$
1_$
0C!
0D!
0E!
0F!
0V"
0m&
0o&
0p&
0n&
0r&
0q&
0s&
0t&
1M%
0I
0H
0G
0F
#160000
0!
0P
0n
0r
0T!
0,"
#170000
1!
1n
1,"
16%
0s%
0Z"
1-"
19"
0<"
1($
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
0,'
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1}!
1Q"
02#
1i#
1f$
1E!
0N%
1H
#180000
0!
0n
0,"
#190000
1!
1n
1,"
15%
06%
1!%
0h&
1s%
0r%
0P"
1."
1Z"
0-"
15"
09"
1<"
0X"
1'$
0($
1j#
1m#
1n#
1o#
1h%
0_%
1c%
0g%
0/'
1,'
1P"
0."
1/"
0Q"
1["
16"
1q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0Y"
0%#
0-'
0,'
0/"
1[%
1X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Y%
0Z%
1b!
1a!
1`!
1]!
0}!
1|!
1Q"
10"
1-'
12#
0f$
0~"
0>#
0M#
0[#
04$
0B$
0Q$
0_$
0i#
1(!
1)!
1*!
1-!
0E!
1F!
00"
1m&
1o&
1p&
1n&
1r&
1q&
1s&
1t&
1N%
10
1-
1,
1+
1I
0H
#200000
0!
1P
0M
1[
0n
1r
0o
1t
1l"
0(#
1T!
0,"
17'
09'
#210000
1!
0O
1n
0q
0U!
1,"
16%
0s%
0Z"
1-"
19"
0<"
1$$
1%$
0'$
1_%
0c%
1/'
0P"
1."
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1,'
1/"
0]%
1H%
1?%
0`%
1I%
1K%
0U%
0|!
1z!
1y!
0Q"
0-'
02#
1r#
1i$
0F!
1H!
1I!
10"
0M%
1L
1K
0I
#220000
0!
0n
0,"
#230000
1!
1n
1,"
14%
05%
06%
1w$
0~%
1s%
1r%
0q%
0/"
12"
1P"
0."
1Z"
0-"
09"
1<"
1X"
0$$
1&$
1*$
1s#
1v#
1w#
1x#
0h%
0_%
1c%
0/'
0,'
1-'
0P"
1/"
02"
03"
1C"
00"
1Q"
1["
0:"
1b"
1f"
0n"
1="
1g"
03#
1Y"
1%#
1.'
0-'
1,'
1U"
13"
0C"
0[%
0X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1i!
1h!
1g!
1d!
1!"
1{!
0y!
0Q"
10"
04"
0.'
0!'
12#
0i$
1~"
1>#
1M#
1[#
0r#
14$
1B$
1Q$
1_$
0U"
1/!
10!
11!
14!
1C!
1G!
0I!
1V"
14"
1!'
0m&
0o&
0p&
0n&
0r&
0q&
0s&
0t&
1M%
17
14
13
12
0L
1J
1F
0V"
#240000
0!
0P
1N
0d
0n
0r
1p
0}
0h"
1&#
0T!
0,"
08'
1;'
#250000
1!
1n
1,"
16%
0s%
0Z"
1-"
19"
0<"
1$$
0%$
0&$
1)$
0*$
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
0,'
0]%
1H%
1?%
0`%
1I%
1K%
0U%
0!"
1~!
0{!
0z!
1y!
1Q"
02#
1z#
1i$
0C!
1D!
0G!
0H!
1I!
0M%
1L
0K
0J
1G
0F
#260000
0!
0[
0n
0t
0l"
0,"
19'
#270000
1!
1n
1,"
15%
06%
1-%
0z%
1s%
0r%
0P"
1."
0;"
1Z"
0-"
05"
0A"
1R"
0X"
1\"
01#
0$$
1%$
1&$
0)$
1{#
1~#
1!$
1"$
0^%
1h%
0e%
1t%
1g%
0/'
1b%
1,'
1P"
0."
0/"
12"
0Q"
0N"
1["
06"
0q#
0B"
1S"
0n"
0Y"
0e"
0%#
0o"
03#
1-'
0,'
03"
1C"
1/"
02"
1]%
1D%
1[%
1f%
1X%
1`%
0W%
1i%
1Y%
1Z%
1T%
1p!
1o!
1n!
1k!
0~!
1{!
1z!
0y!
1Q"
00"
0-'
1.'
1##
1@#
1O#
1]#
16$
1D$
1S$
1a$
1?"
0~"
0>#
0M#
0[#
04$
0B$
0Q$
0_$
0z#
0i$
13"
0C"
1U"
16!
17!
18!
1;!
0D!
1G!
1H!
0I!
04"
10"
0!'
0.'
1M%
1m&
1o&
1p&
1n&
1r&
1q&
1s&
1t&
0Q%
0u&
0w&
0x&
0v&
0z&
0y&
0{&
0#'
1>
1;
1:
19
0L
1K
1J
0G
0U"
1A#
1a#
1P#
1S#
1^#
17$
1:$
1F$
1T$
1b$
1e$
1@"
0T"
0##
0@#
0O#
0]#
06$
0D$
0S$
0a$
14"
1V"
1!'
1u&
1w&
1x&
1v&
1z&
1y&
1{&
1#'
1O%
0P%
0Q&
0;%
0<%
0R&
0[&
0=%
0`&
0V"
1`#
08$
1E#
0Q#
1R#
0_#
19$
0G$
1H$
0U$
1V$
0c$
1d$
0Q"
0["
00"
04"
0A#
0a#
0P#
0S#
0^#
07$
0:$
0F$
0T$
0b$
0e$
1Q&
1;%
1<%
1R&
1[&
1=%
1`&
0d$
0V$
0H$
0`#
0R#
09$
1`#
0E#
1Q#
1R#
19$
1H$
1V$
1d$
0R#
1_#
0`#
18$
09$
1G$
0H$
1U$
0V$
1c$
0d$
#280000
0!
1P
1O
0n
1r
1q
1U!
1T!
0,"
#290000
1!
1n
1,"
04%
03%
05%
1r%
1p%
1q%
0/"
03"
0P"
09"
1;"
1<"
0R"
0\"
0%$
0&$
1*$
1^%
1e%
0_%
0b%
1c%
1,'
1.'
1-'
0:"
1b"
1N"
1="
0S"
1f"
1_"
1g"
1o"
0D%
0H%
0I%
1W%
0?%
0T%
0K%
1U%
1!"
0{!
0z!
11#
1I"
0?"
12#
1i"
15#
1C!
0G!
0H!
0>%
0G%
1Q%
0K
0J
1F
0@"
1T"
0*#
00#
17%
0O%
1P%
0I"
1["
0_"
1,#
#300000
0!
1M
0n
1o
1(#
0,"
07'
#310000
1!
1c
1n
1|
1C#
1,"
04'
16%
0s$
1P#
1+'
0s%
0=%
0Z"
1-"
19"
0<"
1A"
1$$
1'$
1($
1)$
0,#
1E#
0Q#
0t%
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1B"
1'#
1R#
0_#
0,'
09%
0i%
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1~!
1}!
1|!
1y!
1Q"
1`#
08$
02#
1+$
1f$
0i"
14#
05#
1D!
1E!
1F!
1I!
19$
0G$
1>%
1G%
0N%
1L
1I
1H
1G
1*#
10#
0P#
1H$
0U$
1=%
07%
1V$
0c$
1,#
0D#
0E#
1Q#
1d$
0R#
1_#
1E#
0Q#
1R#
0_#
0`#
18$
09$
1G$
1`#
08$
19$
0G$
0H$
1U$
0V$
1c$
1H$
0U$
1V$
0c$
0d$
1d$
#320000
0!
0P
0n
0r
0T!
0,"
#330000
1!
1n
1,"
15%
06%
0{$
0)%
1l&
1s%
0r%
0P"
1."
1Z"
0-"
09"
1<"
0A"
1X"
0$$
1&$
0'$
0($
0*$
0b#
0e#
0f#
0g#
0h%
1t%
0_%
1c%
0/'
1,'
0""
1P"
0."
1/"
0Q"
1["
0:"
1b"
1f"
0n"
1="
1g"
03#
0B"
1Y"
1e"
0'#
0g$
0-'
0,'
0S!
0/"
19%
0f%
0X%
1i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Z
0[!
0Z!
0Y!
0V!
0!"
0}!
0|!
1{!
0y!
1Q"
10"
1-'
12#
0f$
1k"
04#
0+$
0!!
0"!
0#!
0&!
0C!
0E!
0F!
1G!
0I!
00"
0F%
1N%
0)
0&
0%
0$
0L
1J
0I
0H
0F
1g$
0*#
0/#
1@%
17%
0,#
1D#
00#
0E#
1Q#
0R#
1_#
0`#
18$
09$
1G$
0H$
1U$
0V$
1c$
0d$
#340000
0!
0n
0,"
#350000
1!
0O
1n
0q
0U!
1,"
16%
0s%
0Z"
1-"
17"
0<"
1R"
1\"
0&$
1($
0^%
0e%
1_%
0d%
1/'
0P"
1."
0["
18"
0b"
0="
1S"
1a"
0g"
0o"
1,'
1/"
1D%
1H%
0L%
0W%
1?%
1K%
0V%
1}!
0{!
0Q"
0-'
1c"
0k"
1$#
1E!
0G!
10"
0C%
1F%
0J%
0J
1H
1,#
0D#
10#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#360000
0!
1P
0N
0n
1r
0p
0&#
1T!
0,"
18'
#370000
1!
1n
1,"
14%
05%
06%
1s$
0+'
1s%
1r%
0q%
0/"
12"
1P"
0."
1Z"
0-"
07"
19"
0R"
0\"
1$$
1'$
0)$
0,#
1D#
1^%
1e%
0c%
1d%
0/'
0,'
1-'
0E#
1Q#
0P"
1/"
02"
13"
00"
1Q"
1["
08"
1:"
0S"
0a"
0f"
1n"
1o"
13#
0.'
0-'
1,'
03"
0R#
1_#
0]%
0D%
0`%
1I%
1L%
1W%
0U%
1V%
0~!
1|!
1y!
0Q"
10"
14"
1.'
0c"
02#
0$#
1f$
0`#
18$
0D!
1F!
1I!
04"
0N%
1C%
1J%
1L
1I
0G
09$
1G$
1,#
00#
1*#
1/#
0H$
1U$
0@%
07%
0,#
10#
0V$
1c$
0d$
#380000
0!
0n
0,"
#390000
1!
1n
1,"
16%
0s%
0Z"
1-"
15"
09"
1<"
0X"
0$$
1%$
0'$
1h%
0_%
1c%
0g%
1/'
1P"
0["
16"
1q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0Y"
0,'
1X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Y%
0Z%
0|!
1z!
0y!
1Q"
12#
0f$
1m"
0F!
1H!
0I!
0E%
1N%
0L
1K
0I
0*#
0/#
1@%
17%
1,#
00#
#400000
0!
0P
0M
0n
0r
0o
0(#
0T!
0,"
17'
#410000
1!
1n
1,"
15%
06%
0s$
1+'
1s%
0r%
0P"
1."
1Z"
0-"
05"
17"
0<"
1R"
1X"
1\"
0($
0,#
0^%
0h%
0e%
1_%
0d%
1g%
0/'
1,'
1P"
0."
0/"
12"
0Q"
1["
06"
0q#
18"
0b"
0="
1S"
1a"
1Y"
0g"
0o"
1-'
0,'
13"
1/"
02"
1D%
1H%
0X%
0L%
0W%
1?%
1K%
0V%
1Y%
1Z%
0}!
1Q"
00"
0-'
0.'
1c"
0m"
1$#
03"
0E!
14"
10"
1.'
0C%
1E%
0J%
0H
1,#
0D#
10#
04"
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#420000
0!
1O
0n
1q
1U!
0,"
#430000
1!
1n
1,"
16%
1s$
0+'
0s%
0Z"
1-"
15"
07"
19"
0R"
0X"
0\"
0%$
1'$
1($
1)$
1*$
0,#
1D#
1^%
1h%
1e%
0c%
1d%
0g%
1/'
0E#
1Q#
0P"
1."
0["
16"
1q#
08"
1:"
0S"
0a"
0f"
1n"
0Y"
1o"
13#
1,'
0/"
12"
0R#
1_#
0]%
0D%
1X%
0`%
1I%
1L%
1W%
0U%
1V%
0Y%
0Z%
1!"
1~!
1}!
1|!
0z!
0Q"
1-'
1P#
0c"
02#
1,#
00#
0$#
1i$
0`#
18$
13"
1C!
1D!
1E!
1F!
0H!
00"
0.'
0M%
1C%
1J%
0=%
0K
1I
1H
1G
1F
09$
1G$
1E#
0Q#
0P#
1*#
1/#
14"
0H$
1U$
0@%
07%
1=%
1R#
0_#
0E#
1Q#
0,#
10#
0V$
1c$
1`#
08$
0d$
0R#
1_#
19$
0G$
0`#
18$
1H$
0U$
09$
1G$
1V$
0c$
0H$
1U$
1d$
0V$
1c$
0d$
#440000
0!
1P
0c
0n
1r
0|
0C#
1T!
0,"
14'
#450000
1!
1n
1,"
04%
13%
05%
06%
1s%
1r%
0p%
1q%
1/"
02"
03"
1C"
1P"
0."
1Z"
0-"
05"
09"
1<"
1A"
1X"
0'$
0($
0)$
0*$
0h%
0t%
0_%
1c%
1g%
0/'
0,'
1.'
0-'
0P"
0/"
1U"
13"
0C"
10"
04"
1Q"
1["
06"
0q#
0:"
1b"
1f"
0n"
1="
1g"
03#
1B"
1Y"
1%#
0.'
0!'
1-'
1,'
0U"
0[%
0X%
0i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1Y%
1Z%
0!"
0~!
0}!
0|!
0Q"
00"
1V"
14"
1!'
12#
0i$
1~"
1>#
1M#
1[#
14$
1B$
1Q$
1_$
0C!
0D!
0E!
0F!
0V"
0m&
0o&
0p&
0n&
0r&
0q&
0s&
0t&
1M%
0I
0H
0G
0F
#460000
0!
0n
0,"
#470000
1!
1n
1,"
16%
0s%
0Z"
1-"
19"
0<"
1($
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
0,'
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1}!
1Q"
02#
1i#
1f$
1E!
0N%
1H
#480000
0!
0P
1N
1b
0n
0r
1p
1{
1B#
1&#
0T!
0,"
08'
05'
#490000
1!
0O
1n
0q
0U!
1,"
15%
06%
1s%
0r%
0P"
1."
1Z"
0-"
15"
09"
1<"
0X"
1'$
0($
1h%
0_%
1c%
0g%
0/'
1,'
1P"
0."
1/"
0Q"
1["
16"
1q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0Y"
0%#
1'#
0-'
0,'
0/"
09%
1[%
1X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Y%
0Z%
0}!
1|!
1Q"
10"
1-'
12#
0f$
0~"
1-#
0>#
0M#
0[#
04$
0B$
0Q$
0_$
0i#
1)#
0E!
1F!
00"
08%
1m&
1o&
1p&
1n&
1r&
1q&
1s&
0B%
1t&
1N%
1I
0H
0/#
0*#
17%
1@%
00#
1,#
#500000
0!
1M
0n
1o
1(#
0,"
07'
#510000
1!
1n
1,"
16%
0s$
1+'
0s%
0Z"
1-"
19"
0<"
1$$
1%$
0'$
0,#
1_%
0c%
1/'
0P"
1."
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1,'
1/"
0]%
1H%
1?%
0`%
1I%
1K%
0U%
0|!
1z!
1y!
0Q"
0-'
02#
0)#
0-#
1r#
1i$
0F!
1H!
1I!
10"
0M%
1B%
18%
1L
1K
0I
1*#
1/#
0j$
0@%
07%
1,#
0D#
10#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#520000
0!
1P
0n
1r
1T!
0,"
#530000
1!
1n
1,"
14%
05%
06%
0w$
0k$
1u%
1~%
1s%
1r%
0q%
0/"
12"
1P"
0."
1Z"
0-"
09"
1<"
1X"
0$$
1&$
1*$
0s#
0v#
0w#
0x#
0h%
0_%
1c%
0/'
0,'
1-'
0+"
0P"
1/"
02"
03"
1C"
00"
1Q"
1["
0:"
1b"
1f"
0n"
1="
1g"
03#
1Y"
1%#
0'#
1.'
0-'
1,'
0J!
1U"
13"
0C"
19%
0[%
0X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Q
0i!
0h!
0g!
0d!
1!"
1{!
0y!
0Q"
10"
04"
0.'
0!'
12#
0i$
1~"
1>#
1M#
1[#
0r#
14$
1B$
1Q$
1_$
1.#
1)#
0U"
0/!
00!
01!
04!
1C!
1G!
0I!
1V"
14"
1!'
08%
0A%
0m&
0o&
0p&
0n&
0r&
0q&
0s&
0t&
1M%
07
04
03
02
0L
1J
1F
0/#
0*#
0V"
17%
1@%
00#
0,#
1D#
0E#
1Q#
0R#
1_#
0`#
18$
09$
1G$
0H$
1U$
0V$
1c$
0d$
#540000
0!
0n
0,"
#550000
1!
1n
1,"
16%
0s%
0Z"
1-"
19"
0<"
1$$
0%$
0&$
1)$
0*$
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
0,'
0]%
1H%
1?%
0`%
1I%
1K%
0U%
0!"
1~!
0{!
0z!
1y!
1Q"
02#
0)#
0.#
1z#
1i$
0C!
1D!
0G!
0H!
1I!
0M%
1A%
18%
1L
0K
0J
1G
0F
1*#
1/#
0@%
07%
1,#
0D#
10#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#560000
0!
0P
1O
0n
0r
1q
1U!
0T!
0,"
#570000
1!
1n
1,"
15%
06%
0-%
1z%
1s%
0r%
0P"
1."
0;"
1Z"
0-"
05"
0A"
1R"
0X"
1\"
01#
0$$
1%$
1&$
0)$
0{#
0~#
0!$
0"$
0^%
1h%
0e%
1t%
1g%
0/'
1b%
1,'
1P"
0."
0/"
12"
0Q"
0N"
1["
06"
0q#
0B"
1S"
0n"
0Y"
0e"
0%#
0o"
03#
1-'
0,'
03"
1C"
1/"
02"
1]%
1D%
1[%
1f%
1X%
1`%
0W%
1i%
1Y%
1Z%
1T%
0p!
0o!
0n!
0k!
0~!
1{!
1z!
0y!
1Q"
00"
0-'
1.'
1##
1@#
1O#
1]#
16$
1D$
1S$
1a$
1?"
0~"
0>#
0M#
0[#
04$
0B$
0Q$
0_$
0z#
0i$
13"
0C"
1U"
06!
07!
08!
0;!
0D!
1G!
1H!
0I!
04"
10"
0!'
0.'
1M%
1m&
1o&
1p&
1n&
1r&
1q&
1s&
1t&
0Q%
0u&
0w&
0x&
0v&
0z&
0y&
0{&
0#'
0>
0;
0:
09
0L
1K
1J
0G
0U"
1A#
1a#
1P#
1S#
1^#
17$
1:$
1F$
1T$
1b$
1e$
1@"
0T"
0##
0@#
0O#
0]#
06$
0D$
0S$
0a$
14"
1V"
1!'
1u&
1w&
1x&
1v&
1z&
1y&
1{&
1#'
1O%
0P%
0Q&
0;%
0<%
0R&
0[&
0=%
0`&
0V"
0`#
0E#
0R#
09$
0H$
0V$
0d$
0Q"
0["
00"
04"
0A#
0a#
0P#
0S#
0^#
07$
0:$
0F$
0T$
0b$
0e$
1Q&
1;%
1<%
1R&
1[&
1=%
1`&
1`#
1E#
1R#
19$
1H$
1V$
1d$
#580000
0!
0n
0,"
#590000
1!
0b
1n
0{
0B#
1,"
15'
04%
03%
05%
1r%
1p%
1q%
0/"
03"
0P"
09"
1;"
1<"
0R"
0\"
0%$
0&$
1*$
1^%
1e%
0_%
0b%
1c%
1,'
1.'
1-'
0:"
1b"
1N"
1="
0S"
1f"
1_"
1g"
1o"
0D%
0H%
0I%
1W%
0?%
0T%
0K%
1U%
1!"
0{!
0z!
11#
1I"
0?"
12#
1i"
15#
1C!
0G!
0H!
0>%
0G%
1Q%
0K
0J
1F
0@"
1T"
0*#
00#
17%
0O%
1P%
0I"
1["
0_"
0,#
1D#
0E#
1Q#
0R#
1_#
0`#
18$
09$
1G$
0H$
1U$
0V$
1c$
0d$
#600000
0!
1P
0M
0N
0n
1r
0p
0o
0(#
0&#
1T!
0,"
18'
17'
#610000
1!
1n
1,"
16%
0s%
0Z"
1-"
19"
0<"
1A"
1$$
1'$
1($
1)$
0t%
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1B"
0,'
0i%
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1~!
1}!
1|!
1y!
1Q"
02#
1+$
1f$
0i"
14#
05#
1D!
1E!
1F!
1I!
1>%
1G%
0N%
1L
1I
1H
1G
1*#
10#
07%
1,#
0D#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#620000
0!
1a
0n
1z
16#
0,"
06'
#630000
1!
0O
1n
0q
0U!
1,"
15%
06%
1s%
0r%
0P"
1."
1Z"
0-"
09"
1<"
0A"
1X"
0$$
1&$
0'$
0($
0*$
0h%
1t%
0_%
1c%
0/'
1,'
1P"
0."
1/"
0Q"
1["
0:"
1b"
1f"
0n"
1="
1g"
03#
0B"
1Y"
1e"
0g$
0-'
0,'
0/"
0f%
0X%
1i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0!"
0}!
0|!
1{!
0y!
1Q"
10"
1-'
12#
0f$
1k"
04#
0+$
0C!
0E!
0F!
1G!
0I!
00"
0F%
1N%
0L
1J
0I
0H
0F
1g$
0*#
0/#
1@%
17%
0,#
1D#
00#
0E#
1Q#
0R#
1_#
0`#
18$
09$
1G$
0H$
1U$
0V$
1c$
0d$
#640000
0!
0P
0n
0r
0T!
0,"
#650000
1!
1n
1,"
16%
0s%
0Z"
1-"
17"
0<"
1R"
1\"
0&$
1($
0^%
0e%
1_%
0d%
1/'
0P"
1."
0["
18"
0b"
0="
1S"
1a"
0g"
0o"
1,'
1/"
1D%
1H%
0L%
0W%
1?%
1K%
0V%
1}!
0{!
0Q"
0-'
1c"
0k"
1$#
1E!
0G!
10"
0C%
1F%
0J%
0J
1H
1,#
0D#
10#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#660000
0!
0n
0,"
#670000
1!
1n
1,"
14%
05%
06%
1s$
0+'
1s%
1r%
0q%
0/"
12"
1P"
0."
1Z"
0-"
07"
19"
0R"
0\"
1$$
1'$
0)$
0,#
1D#
1^%
1e%
0c%
1d%
0/'
0,'
1-'
0E#
1Q#
0P"
1/"
02"
13"
00"
1Q"
1["
08"
1:"
0S"
0a"
0f"
1n"
1o"
13#
0.'
0-'
1,'
03"
0R#
1_#
0]%
0D%
0`%
1I%
1L%
1W%
0U%
1V%
0~!
1|!
1y!
0Q"
10"
14"
1.'
0c"
02#
0$#
1f$
0`#
18$
0D!
1F!
1I!
04"
0N%
1C%
1J%
1L
1I
0G
09$
1G$
1,#
00#
1*#
1/#
0H$
1U$
0@%
07%
0,#
10#
0V$
1c$
0d$
#680000
0!
1P
0n
1r
1T!
0,"
#690000
1!
1n
1,"
16%
0s%
0Z"
1-"
15"
09"
1<"
0X"
0$$
1%$
0'$
1h%
0_%
1c%
0g%
1/'
1P"
0["
16"
1q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0Y"
0,'
1X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Y%
0Z%
0|!
1z!
0y!
1Q"
12#
0f$
1m"
0F!
1H!
0I!
0E%
1N%
0L
1K
0I
0*#
0/#
1@%
17%
1,#
00#
#700000
0!
1O
1M
0n
1q
1o
1(#
1U!
0,"
07'
#710000
1!
0a
1n
0z
06#
1,"
16'
15%
06%
0s$
1+'
1s%
0r%
0P"
1."
1Z"
0-"
05"
17"
0<"
1R"
1X"
1\"
0($
0,#
0^%
0h%
0e%
1_%
0d%
1g%
0/'
1,'
1P"
0."
0/"
12"
0Q"
1["
06"
0q#
18"
0b"
0="
1S"
1a"
1Y"
0g"
0o"
1-'
0,'
13"
1/"
02"
1D%
1H%
0X%
0L%
0W%
1?%
1K%
0V%
1Y%
1Z%
0}!
1Q"
00"
0-'
0.'
1c"
0m"
1$#
03"
0E!
14"
10"
1.'
0C%
1E%
0J%
0H
1,#
0D#
10#
04"
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#720000
0!
0P
1N
0n
0r
1p
1&#
0T!
0,"
08'
#730000
1!
1`
1n
1y
1,$
1,"
01'
16%
1s$
0+'
0s%
0Z"
1-"
15"
07"
19"
0R"
0X"
0\"
0%$
1'$
1($
1)$
1*$
0,#
1D#
1^%
1h%
1e%
0c%
1d%
0g%
1/'
0E#
1Q#
0P"
1."
0["
16"
1q#
08"
1:"
0S"
0a"
0f"
1n"
0Y"
1o"
13#
1,'
0/"
12"
0R#
1_#
0]%
0D%
1X%
0`%
1I%
1L%
1W%
0U%
1V%
0Y%
0Z%
1!"
1~!
1}!
1|!
0z!
0Q"
1-'
1P#
0c"
02#
1,#
00#
0$#
1i$
0`#
18$
13"
1C!
1D!
1E!
1F!
0H!
00"
0.'
0M%
1C%
1J%
0=%
0K
1I
1H
1G
1F
09$
1G$
1E#
0Q#
0P#
1*#
1/#
1j$
14"
0H$
1U$
0@%
07%
1=%
1R#
0_#
0E#
1Q#
0,#
10#
0V$
1c$
1`#
08$
0d$
0R#
1_#
19$
0G$
0`#
18$
1H$
0U$
09$
1G$
1V$
0c$
0H$
1U$
1d$
0V$
1c$
0d$
#740000
0!
0n
0,"
#750000
1!
1n
1,"
04%
13%
05%
06%
1k$
0u%
1s%
1r%
0p%
1q%
1/"
02"
03"
1C"
1P"
0."
1Z"
0-"
05"
09"
1<"
1A"
1X"
0'$
0($
0)$
0*$
0h%
0t%
0_%
1c%
1g%
0/'
0,'
1.'
0-'
1+"
0P"
0/"
1U"
13"
0C"
10"
04"
1Q"
1["
06"
0q#
0:"
1b"
1f"
0n"
1="
1g"
03#
1B"
1Y"
1%#
0.'
0!'
1-'
1,'
1J!
0U"
0[%
0X%
0i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1Y%
1Z%
1Q
0!"
0~!
0}!
0|!
0Q"
00"
1V"
14"
1!'
12#
0i$
1~"
1>#
1M#
1[#
14$
1B$
1Q$
1_$
0C!
0D!
0E!
0F!
0V"
0m&
0o&
0p&
0n&
0r&
0q&
0s&
0t&
1M%
0I
0H
0G
0F
#760000
0!
1P
0n
1r
1T!
0,"
#770000
1!
0O
1n
0q
0U!
1,"
16%
0s%
0Z"
1-"
19"
0<"
1($
1_%
0c%
1/'
1P"
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
0,'
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1}!
1Q"
02#
1i#
1f$
1E!
0N%
1H
#780000
0!
0n
0,"
#790000
1!
1n
1,"
15%
06%
1s%
0r%
0P"
1."
1Z"
0-"
15"
09"
1<"
0X"
1'$
0($
1h%
0_%
1c%
0g%
0/'
1,'
1P"
0."
1/"
0Q"
1["
16"
1q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0Y"
0%#
1'#
0-'
0,'
0/"
09%
1[%
1X%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
0Y%
0Z%
0}!
1|!
1Q"
10"
1-'
12#
0f$
0~"
1-#
0>#
0M#
0[#
04$
0B$
0Q$
0_$
0i#
1)#
0E!
1F!
00"
08%
1m&
1o&
1p&
1n&
1r&
1q&
1s&
0B%
1t&
1N%
1I
0H
0/#
0*#
17%
1@%
00#
1,#
#800000
0!
0P
0`
0M
0n
0r
0o
0y
0,$
0(#
0T!
0,"
17'
11'
#810000
1!
1n
1,"
16%
0s$
1+'
0s%
0Z"
1-"
19"
0<"
1$$
1%$
0'$
0,#
1_%
0c%
1/'
0P"
1."
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1,'
1/"
0]%
1H%
1?%
0`%
1I%
1K%
0U%
0|!
1z!
1y!
0Q"
0-'
02#
0)#
0-#
1r#
1i$
0F!
1H!
1I!
10"
0M%
1B%
18%
1L
1K
0I
1*#
1/#
0j$
0@%
07%
1,#
0D#
10#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#820000
0!
1_
0n
1x
1E$
0,"
03'
#830000
1!
0"
1n
0s
01"
1,"
0k$
03%
05%
06%
1s%
1r%
1p%
1u%
03"
1P"
0."
1Z"
0-"
05"
09"
1<"
0A"
0$$
0%$
1*$
1t%
0_%
1c%
1g%
0/'
0,'
1.'
0+"
0P"
0/"
04"
1Q"
1["
06"
0e"
0q#
0:"
1b"
1f"
0n"
1="
1g"
03#
0B"
0'#
1-'
1,'
0J!
19%
1i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1Y%
1f%
1Z%
0Q
1!"
0z!
0y!
0Q"
00"
12#
0i$
1i"
15#
0r#
1C!
0H!
0I!
0>%
0G%
1M%
0L
0K
1F
0*#
00#
1F$
0<%
17%
0,#
1D#
0H$
0E#
1Q#
0R#
1_#
0`#
18$
09$
1G$
1H$
#840000
0!
1P
1O
0N
0n
1r
1q
0p
0&#
1U!
1T!
0,"
18'
#850000
1!
1n
1,"
1n$
0&'
0H$
1U$
0V$
1c$
0d$
#860000
0!
0n
0,"
#870000
1!
1n
1,"
#880000
0!
0P
0n
0r
0T!
0,"
#890000
1!
1n
1,"
#900000
0!
0_
1M
0n
0x
1o
1(#
0E$
0,"
13'
07'
0F$
1<%
1H$
#910000
1!
0O
1^
1n
0q
1w
1I$
0U!
1,"
02'
0n$
1T$
1&'
0;%
0H$
1V$
0c$
1d$
#920000
0!
1P
0n
1r
1T!
0,"
#930000
1!
1"
1n
1s
11"
1,"
1m$
16%
0s%
0%'
0V$
1c$
0Z"
1-"
19"
0<"
1A"
1$$
1'$
1($
1)$
0t%
1_%
0c%
1/'
1P"
0d$
0["
1:"
0b"
0f"
1n"
0="
0g"
13#
1B"
0,'
0i%
0]%
1H%
1?%
0`%
1I%
1K%
0U%
1~!
1}!
1|!
1y!
1Q"
02#
1+$
1f$
0i"
14#
05#
1D!
1E!
1F!
1I!
1>%
1G%
0N%
1L
1I
1H
1G
1*#
10#
0T$
1;%
07%
1,#
0D#
1V$
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
0V$
#940000
0!
0n
0,"
#950000
1!
1n
1,"
15%
06%
1#%
1s%
0r%
0P"
1."
1Z"
0-"
09"
1<"
0A"
1X"
0$$
1&$
0'$
0($
0*$
0h%
1t%
0_%
1c%
0/'
1,'
1("
1P"
0."
1/"
0Q"
1["
0:"
1b"
1f"
0n"
1="
1g"
03#
0B"
1Y"
1e"
0g$
0-'
0,'
1M!
0/"
0f%
0X%
1i%
1]%
0H%
0?%
1`%
0I%
0K%
1U%
1T
0!"
0}!
0|!
1{!
0y!
1Q"
10"
1-'
12#
0f$
1k"
04#
0+$
0C!
0E!
0F!
1G!
0I!
00"
0F%
1N%
0L
1J
0I
0H
0F
1g$
0*#
0/#
1@%
17%
0,#
1D#
00#
0E#
1Q#
0R#
1_#
0`#
18$
09$
1G$
0H$
1U$
1V$
#960000
0!
0P
0^
1N
0n
0r
1p
0w
0I$
1&#
0T!
0,"
08'
12'
#970000
1!
1]
1n
1v
1W$
1,"
00'
16%
0m$
1%'
0s%
0Z"
1-"
17"
0<"
1R"
1\"
0&$
1($
0V$
0^%
0e%
1_%
0d%
1/'
0P"
1."
0["
18"
0b"
0="
1S"
1a"
0g"
0o"
1,'
1/"
1D%
1H%
0L%
0W%
1?%
1K%
0V%
1}!
0{!
0Q"
0-'
1c"
0k"
1$#
1E!
0G!
10"
0C%
1F%
0J%
0J
1H
1,#
0D#
10#
1E#
0Q#
1R#
0_#
1`#
08$
19$
0G$
1H$
0U$
1V$
0c$
1d$
#980000
0!
1O
0n
1q
1U!
0,"
#990000
1!
1n
1,"
14%
05%
06%
1s$
0+'
1s%
1r%
0q%
0/"
12"
1P"
0."
1Z"
0-"
07"
19"
0R"
0\"
1$$
1'$
0)$
0,#
1D#
1^%
1e%
0c%
1d%
0/'
0,'
1-'
0E#
1Q#
0P"
1/"
02"
13"
00"
1Q"
1["
08"
1:"
0S"
0a"
0f"
1n"
1o"
13#
0.'
0-'
1,'
03"
0R#
1_#
0]%
0D%
0`%
1I%
1L%
1W%
0U%
1V%
0~!
1|!
1y!
0Q"
10"
14"
1.'
0c"
02#
0$#
1f$
0`#
18$
0D!
1F!
1I!
04"
0N%
1C%
1J%
1L
1I
0G
09$
1G$
1,#
00#
1*#
1/#
0H$
1U$
0@%
07%
0,#
10#
0V$
1c$
0d$
#1000000
