# Reading pref.tcl
# OpenFile C:/GitHub/vlsi-projects/mini_project_2/rtl/testbench.v
vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/boothMult.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:20 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/boothMult.v 
# -- Compiling module booth
# -- Compiling module boothMult
# 
# Top level modules:
# 	boothMult
# End time: 14:44:20 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/floating.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:20 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/floating.v 
# -- Compiling module floating
# -- Compiling module n_case
# 
# Top level modules:
# 	floating
# End time: 14:44:20 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/radix4BoothMult.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:20 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/radix4BoothMult.v 
# -- Compiling module Radix4BoothMultiplier
# -- Compiling module RadixboothMult
# 
# Top level modules:
# 	RadixboothMult
# End time: 14:44:20 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/sequential.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:20 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/sequential.v 
# -- Compiling module adder
# -- Compiling module controller
# -- Compiling module shifter
# -- Compiling module multunit
# -- Compiling module registerNbits
# -- Compiling module sequential
# 
# Top level modules:
# 	sequential
# End time: 14:44:20 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:20 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/testbench.v 
# -- Compiling module multTb
# 
# Top level modules:
# 	multTb
# End time: 14:44:21 on Dec 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/testbench_floating.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:21 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/GitHub/vlsi-projects/mini_project_2/rtl/testbench_floating.v 
# -- Compiling module floating_tb
# 
# Top level modules:
# 	floating_tb
# End time: 14:44:21 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tbScript.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:36 on Dec 16,2022
# vlog -reportprogress 300 testbench.v 
# -- Compiling module multTb
# 
# Top level modules:
# 	multTb
# End time: 14:44:36 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim multTb 
# Start time: 14:44:37 on Dec 16,2022
# Loading work.multTb
# Loading work.RadixboothMult
# Loading work.registerNbits
# Loading work.Radix4BoothMultiplier
# TestCase# 1: success
# TestCase# 2: success
# TestCase# 3: success
# TestCase# 4: success
# TestCase# 5: success
# TestCase# 6: success
# TestCase# 7: success
# TestCase# 8: success
# End time: 14:46:46 on Dec 16,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
