{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff(!rst_n)",
    "logical expression": "$rose(req) |-> ##2 $rose(ack)",
    "Signals": [
      "req",
      "ack"
    ],
    "Signal Explanations": {
      "req": "request input signal of the module",
      "ack": "acknowledge output signal of the module"
    },
    "Logical Operators": [
      "$rose",
      "|->",
      "##"
    ],
    "Logical Operators Explanation": {
      "$rose": "a function that returns true when a rising edge is detected on a signal",
      "|->": "an overlapping implication operator meaning that if the condition on the left is met then the condition on the right must hold SINCE THE CURRENT CLOCK CYCLE",
      "##": "a delay operator specifying that the condition on the right should be evaluated after a defined number of clock cycles"
    },
    "Assertion Explaination": "if a rising edge is detected on the request input signal then, after a delay of two clock cycles, a rising edge is detected on the acknowledge output signal"
  }
}