==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 242.910 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:134:38)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:134:56)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:134:73)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:134:91)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:134:109)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:134:127)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:134:145)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:153:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:153:94)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:153:111)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:153:129)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:153:147)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:153:165)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:153:183)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:178:38)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:178:56)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:178:73)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:178:91)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:178:109)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:178:127)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:178:145)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:197:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:197:94)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:197:111)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:197:129)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:197:147)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:197:165)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:197:183)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:222:38)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:222:56)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:222:73)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:222:91)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:222:109)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:222:127)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:222:145)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:241:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:241:94)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:241:111)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:241:129)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:241:147)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:241:165)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:241:183)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.66 seconds; current allocated memory: 247.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,393 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94,040 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,351 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,849 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 3,055,443 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93,721 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93,724 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93,854 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88,863 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,977 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,956 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,956 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,956 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,993 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87,085 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/3mm_MEDIUM_no_optimistic_reuse/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_250_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:250:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_251_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:251:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:252:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_229_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:229:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:230:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:206:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:207:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:208:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:185:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:186:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:162:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:163:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:164:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:141:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:142:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_5' (code_generated.cpp:250:20) in function 'task5' completely with a factor of 10 (code_generated.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (code_generated.cpp:251:47) in function 'task5' completely with a factor of 60 (code_generated.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_7' (code_generated.cpp:252:39) in function 'task5' completely with a factor of 5 (code_generated.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (code_generated.cpp:229:20) in function 'task4' completely with a factor of 10 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_5' (code_generated.cpp:230:39) in function 'task4' completely with a factor of 60 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_5' (code_generated.cpp:206:20) in function 'task3' completely with a factor of 70 (code_generated.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_6' (code_generated.cpp:207:47) in function 'task3' completely with a factor of 10 (code_generated.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_7' (code_generated.cpp:208:39) in function 'task3' completely with a factor of 4 (code_generated.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_4' (code_generated.cpp:185:20) in function 'task2' completely with a factor of 10 (code_generated.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_5' (code_generated.cpp:186:39) in function 'task2' completely with a factor of 70 (code_generated.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_5' (code_generated.cpp:162:20) in function 'task1' completely with a factor of 10 (code_generated.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_6' (code_generated.cpp:163:47) in function 'task1' completely with a factor of 60 (code_generated.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (code_generated.cpp:164:39) in function 'task1' completely with a factor of 4 (code_generated.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_4' (code_generated.cpp:141:20) in function 'task0' completely with a factor of 10 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_5' (code_generated.cpp:142:39) in function 'task0' completely with a factor of 60 (code_generated.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_E(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_B(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_A(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_F(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_D(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_G(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_E(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_F(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_G(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to 'F': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 70 on dimension 2. (code_generated.cpp:284:8)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 4 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:285:11)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 70 on dimension 2. (code_generated.cpp:286:11)
INFO: [HLS 214-248] Applying array_partition to 'E': Cyclic partitioning with factor 60 on dimension 1. Cyclic partitioning with factor 10 on dimension 2. (code_generated.cpp:287:11)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:288:11)
INFO: [HLS 214-248] Applying array_partition to 'G': Cyclic partitioning with factor 60 on dimension 1. Cyclic partitioning with factor 10 on dimension 2. (code_generated.cpp:289:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 60 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:290:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vE' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vF' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vD' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vG' with compact=none mode in 64-bits
INFO: [HLS 214-115] Multiple burst reads of length 17100 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_E'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 19000 and bit width 64 in loop 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 4500 and bit width 256 in loop 'VITIS_LOOP_36_1'(code_generated.cpp:36:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 19950 and bit width 64 in loop 'VITIS_LOOP_53_1'(code_generated.cpp:53:19) has been inferred on bundle 'kernel_F'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:53:19)
INFO: [HLS 214-115] Multiple burst reads of length 23100 and bit width 64 in loop 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:64:19)
INFO: [HLS 214-115] Multiple burst reads of length 10450 and bit width 128 in loop 'VITIS_LOOP_75_1'(code_generated.cpp:75:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:75:19)
INFO: [HLS 214-115] Multiple burst reads of length 18900 and bit width 64 in loop 'VITIS_LOOP_88_1'(code_generated.cpp:88:19) has been inferred on bundle 'kernel_G'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:88:19)
INFO: [HLS 214-115] Multiple burst writes of length 17100 and bit width 64 in loop 'VITIS_LOOP_99_1'(code_generated.cpp:99:19) has been inferred on bundle 'kernel_E'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:99:19)
INFO: [HLS 214-115] Multiple burst writes of length 19950 and bit width 64 in loop 'VITIS_LOOP_111_1'(code_generated.cpp:111:20) has been inferred on bundle 'kernel_F'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:111:20)
INFO: [HLS 214-115] Multiple burst writes of length 18900 and bit width 64 in loop 'VITIS_LOOP_123_1'(code_generated.cpp:123:20) has been inferred on bundle 'kernel_G'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:123:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 184.95 seconds. CPU system time: 2.62 seconds. Elapsed time: 205.29 seconds; current allocated memory: 271.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 271.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 104.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 105.44 seconds; current allocated memory: 348.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 50.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 51.76 seconds; current allocated memory: 451.594 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task5' (code_generated.cpp:246:43)...3000 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'task3' (code_generated.cpp:202:43)...2800 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'task1' (code_generated.cpp:158:53)...2400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 256.37 seconds. CPU system time: 0.15 seconds. Elapsed time: 257.48 seconds; current allocated memory: 531.504 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_247_3'(code_generated.cpp:247:31) and 'VITIS_LOOP_248_4'(code_generated.cpp:248:35) in function 'task5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_226_2'(code_generated.cpp:226:27) and 'VITIS_LOOP_227_3'(code_generated.cpp:227:31) in function 'task4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_225_1'(code_generated.cpp:225:23) and 'VITIS_LOOP_226_2'(code_generated.cpp:226:27) in function 'task4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_203_3'(code_generated.cpp:203:31) and 'VITIS_LOOP_204_4'(code_generated.cpp:204:35) in function 'task3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(code_generated.cpp:182:27) and 'VITIS_LOOP_183_3'(code_generated.cpp:183:31) in function 'task2' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_159_3'(code_generated.cpp:159:31) and 'VITIS_LOOP_160_4'(code_generated.cpp:160:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_2'(code_generated.cpp:138:27) and 'VITIS_LOOP_139_3'(code_generated.cpp:139:31) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_123_1'(code_generated.cpp:123:20) and 'VITIS_LOOP_124_2'(code_generated.cpp:124:27) in function 'store_G' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_111_1'(code_generated.cpp:111:20) and 'VITIS_LOOP_112_2'(code_generated.cpp:112:27) in function 'store_F' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_99_1'(code_generated.cpp:99:19) and 'VITIS_LOOP_100_2'(code_generated.cpp:100:27) in function 'store_E' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_88_1'(code_generated.cpp:88:19) and 'VITIS_LOOP_89_2'(code_generated.cpp:89:26) in function 'load_G' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_1'(code_generated.cpp:53:19) and 'VITIS_LOOP_54_2'(code_generated.cpp:54:26) in function 'load_F' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_E' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) and 'VITIS_LOOP_65_2'(code_generated.cpp:65:26) in function 'load_D' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) and 'VITIS_LOOP_26_2'(code_generated.cpp:26:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(code_generated.cpp:36:19) and 'VITIS_LOOP_37_2'(code_generated.cpp:37:26) in function 'load_A' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_247_3' (code_generated.cpp:247:31) in function 'task5' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_246_2' (code_generated.cpp:246:27) in function 'task5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_2' (code_generated.cpp:226:27) in function 'task4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_1' (code_generated.cpp:225:23) in function 'task4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_203_3' (code_generated.cpp:203:31) in function 'task3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_2' (code_generated.cpp:202:27) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (code_generated.cpp:182:27) in function 'task2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_3' (code_generated.cpp:159:31) in function 'task1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_2' (code_generated.cpp:158:27) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (code_generated.cpp:138:27) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_1' (code_generated.cpp:123:20) in function 'store_G'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (code_generated.cpp:111:20) in function 'store_F'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_1' (code_generated.cpp:99:19) in function 'store_E'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_1' (code_generated.cpp:88:19) in function 'load_G'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (code_generated.cpp:53:19) in function 'load_F'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_E'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (code_generated.cpp:64:19) in function 'load_D'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (code_generated.cpp:75:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (code_generated.cpp:25:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (code_generated.cpp:36:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 404.46 seconds. CPU system time: 0.4 seconds. Elapsed time: 407.7 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.29 seconds. CPU system time: 0.34 seconds. Elapsed time: 53.02 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.71 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [252]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:37) on local variable 'indvar' [256]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', code_generated.cpp:37) [268]  (0.707 ns)
	'select' operation 8 bit ('select_ln36_1', code_generated.cpp:36) [270]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln36', code_generated.cpp:36) [272]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.15 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [292]  (0.387 ns)
	'load' operation 7 bit ('indvar_load', code_generated.cpp:65) on local variable 'indvar' [296]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', code_generated.cpp:65) [308]  (0.706 ns)
	'select' operation 8 bit ('select_ln64', code_generated.cpp:64) [309]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln65', code_generated.cpp:65) [318]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.45 seconds. CPU system time: 0 seconds. Elapsed time: 5.84 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1_VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_88_1_VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.04 seconds; current allocated memory: 1.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln145) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_2_VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_138_2_VITIS_LOOP_139_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.76 seconds; current allocated memory: 1.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1_Pipeline_VITIS_LOOP_160_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_4'.
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_160_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_3354357_write_ln168', code_generated.cpp:168) of variable 'add42_s', code_generated.cpp:168 on local variable 'add42_3354357' and 'load' operation 32 bit ('add42_3354357_load', code_generated.cpp:168) on local variable 'add42_3354357'.
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_160_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_3354357_write_ln168', code_generated.cpp:168) of variable 'add42_s', code_generated.cpp:168 on local variable 'add42_3354357' and 'load' operation 32 bit ('add42_3354357_load', code_generated.cpp:168) on local variable 'add42_3354357'.
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_160_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_3354357_write_ln168', code_generated.cpp:168) of variable 'add42_s', code_generated.cpp:168 on local variable 'add42_3354357' and 'load' operation 32 bit ('add42_3354357_load', code_generated.cpp:168) on local variable 'add42_3354357'.
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_160_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_3354357_write_ln168', code_generated.cpp:168) of variable 'add42_s', code_generated.cpp:168 on local variable 'add42_3354357' and 'load' operation 32 bit ('add42_3354357_load', code_generated.cpp:168) on local variable 'add42_3354357'.
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_160_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_3354357_write_ln168', code_generated.cpp:168) of variable 'add42_s', code_generated.cpp:168 on local variable 'add42_3354357' and 'load' operation 32 bit ('add42_3354357_load', code_generated.cpp:168) on local variable 'add42_3354357'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 32, loop 'VITIS_LOOP_160_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 351.89 seconds. CPU system time: 0.24 seconds. Elapsed time: 358.27 seconds; current allocated memory: 1.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.89 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.12 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.21 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.54 seconds; current allocated memory: 1.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_2_VITIS_LOOP_183_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_182_2_VITIS_LOOP_183_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.5 seconds; current allocated memory: 1.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_Pipeline_VITIS_LOOP_204_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_4'.
WARNING: [HLS 200-880] The II Violation in module 'task3_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_316141617_write_ln212', code_generated.cpp:212) of variable 'add42_s', code_generated.cpp:212 on local variable 'add42_316141617' and 'load' operation 32 bit ('add42_316141617_load', code_generated.cpp:212) on local variable 'add42_316141617'.
WARNING: [HLS 200-880] The II Violation in module 'task3_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_316141617_write_ln212', code_generated.cpp:212) of variable 'add42_s', code_generated.cpp:212 on local variable 'add42_316141617' and 'load' operation 32 bit ('add42_316141617_load', code_generated.cpp:212) on local variable 'add42_316141617'.
WARNING: [HLS 200-880] The II Violation in module 'task3_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_316141617_write_ln212', code_generated.cpp:212) of variable 'add42_s', code_generated.cpp:212 on local variable 'add42_316141617' and 'load' operation 32 bit ('add42_316141617_load', code_generated.cpp:212) on local variable 'add42_316141617'.
WARNING: [HLS 200-880] The II Violation in module 'task3_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_316141617_write_ln212', code_generated.cpp:212) of variable 'add42_s', code_generated.cpp:212 on local variable 'add42_316141617' and 'load' operation 32 bit ('add42_316141617_load', code_generated.cpp:212) on local variable 'add42_316141617'.
WARNING: [HLS 200-880] The II Violation in module 'task3_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_316141617_write_ln212', code_generated.cpp:212) of variable 'add42_s', code_generated.cpp:212 on local variable 'add42_316141617' and 'load' operation 32 bit ('add42_316141617_load', code_generated.cpp:212) on local variable 'add42_316141617'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 32, loop 'VITIS_LOOP_204_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 445.53 seconds. CPU system time: 0.32 seconds. Elapsed time: 449.12 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.99 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 7 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln233_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1_VITIS_LOOP_226_2_VITIS_LOOP_227_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_1_VITIS_LOOP_226_2_VITIS_LOOP_227_3'
WARNING: [HLS 200-871] Estimated clock period (3.082 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'task4' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [608]  (0.387 ns)
	'load' operation 5 bit ('indvar_flatten_load', code_generated.cpp:226) on local variable 'indvar_flatten' [620]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln226', code_generated.cpp:226) [625]  (0.707 ns)
	'select' operation 2 bit ('select_ln225', code_generated.cpp:225) [626]  (0.278 ns)
	'add' operation 2 bit ('add_ln226', code_generated.cpp:226) [631]  (0.436 ns)
	'select' operation 2 bit ('select_ln226_1', code_generated.cpp:226) [634]  (0.278 ns)
	'mul' operation 6 bit of DSP[644] ('mul_ln227', code_generated.cpp:227) [640]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.85 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task5_Pipeline_VITIS_LOOP_248_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_248_4'.
WARNING: [HLS 200-880] The II Violation in module 'task5_Pipeline_VITIS_LOOP_248_4' (loop 'VITIS_LOOP_248_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_4433436_write_ln256', code_generated.cpp:256) of variable 'add42_s', code_generated.cpp:256 on local variable 'add42_4433436' and 'load' operation 32 bit ('add42_4433436_load', code_generated.cpp:256) on local variable 'add42_4433436'.
WARNING: [HLS 200-880] The II Violation in module 'task5_Pipeline_VITIS_LOOP_248_4' (loop 'VITIS_LOOP_248_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_4433436_write_ln256', code_generated.cpp:256) of variable 'add42_s', code_generated.cpp:256 on local variable 'add42_4433436' and 'load' operation 32 bit ('add42_4433436_load', code_generated.cpp:256) on local variable 'add42_4433436'.
WARNING: [HLS 200-880] The II Violation in module 'task5_Pipeline_VITIS_LOOP_248_4' (loop 'VITIS_LOOP_248_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_4433436_write_ln256', code_generated.cpp:256) of variable 'add42_s', code_generated.cpp:256 on local variable 'add42_4433436' and 'load' operation 32 bit ('add42_4433436_load', code_generated.cpp:256) on local variable 'add42_4433436'.
WARNING: [HLS 200-880] The II Violation in module 'task5_Pipeline_VITIS_LOOP_248_4' (loop 'VITIS_LOOP_248_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_4433436_write_ln256', code_generated.cpp:256) of variable 'add42_s', code_generated.cpp:256 on local variable 'add42_4433436' and 'load' operation 32 bit ('add42_4433436_load', code_generated.cpp:256) on local variable 'add42_4433436'.
WARNING: [HLS 200-880] The II Violation in module 'task5_Pipeline_VITIS_LOOP_248_4' (loop 'VITIS_LOOP_248_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('add42_4433436_write_ln256', code_generated.cpp:256) of variable 'add42_s', code_generated.cpp:256 on local variable 'add42_4433436' and 'load' operation 32 bit ('add42_4433436_load', code_generated.cpp:256) on local variable 'add42_4433436'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 37, loop 'VITIS_LOOP_248_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 816.92 seconds. CPU system time: 0.53 seconds. Elapsed time: 818.64 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.35 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.56 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.64 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.07 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1_VITIS_LOOP_100_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_99_1_VITIS_LOOP_100_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.62 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.38 seconds; current allocated memory: 2.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_123_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.48 seconds; current allocated memory: 2.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.51 seconds; current allocated memory: 2.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.2 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.49 seconds; current allocated memory: 2.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_E' is 24000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_E'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' is 28880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 30400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.08 seconds; current allocated memory: 2.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' is 19200 from HDL expression: ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 20160 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_54_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_F' is 28000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_F'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_D_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.38 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D' is 11760 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' is 28880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 30400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' pipeline 'VITIS_LOOP_88_1_VITIS_LOOP_89_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_G' is 24000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.33 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_138_2_VITIS_LOOP_139_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 22800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1_Pipeline_VITIS_LOOP_160_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1_Pipeline_VITIS_LOOP_160_4' pipeline 'VITIS_LOOP_160_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1_Pipeline_VITIS_LOOP_160_4' is 19200 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln160_reg_50910_pp0_iter4_reg == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_39_5_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1_Pipeline_VITIS_LOOP_160_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.04 seconds. CPU system time: 0.17 seconds. Elapsed time: 9.54 seconds; current allocated memory: 2.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29038_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29042_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29046_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29050_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29054_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29058_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29062_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29066_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29070_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29074_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29078_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29082_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29086_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29090_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29094_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29098_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29102_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29106_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29110_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29114_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29118_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29122_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29126_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29130_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29134_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29138_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29142_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29146_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29150_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29154_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29158_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29162_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29166_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29170_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29174_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29178_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29182_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29186_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29190_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29194_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29198_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29202_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29206_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29210_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29214_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29218_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29222_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29226_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29230_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29234_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29238_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29242_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29246_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29250_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29254_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29258_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29262_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29266_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29270_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29274_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29278_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29282_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29286_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29290_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29294_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29298_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29302_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29306_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29310_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29314_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29318_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29322_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29326_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29330_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29334_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29338_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29342_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29350_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29358_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29362_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29366_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29370_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29374_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29378_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29382_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29386_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29390_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29394_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29398_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29402_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29406_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29410_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29414_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29418_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29422_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29426_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29430_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29434_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29438_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29442_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29446_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29450_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29454_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29458_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29462_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29466_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29470_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29474_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29478_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29482_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29486_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29490_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29494_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29498_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29502_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29506_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29510_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29514_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29518_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29522_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29526_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29530_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29534_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29538_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29542_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29546_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29550_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29554_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29558_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29562_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29566_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29570_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29574_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29578_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29582_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29586_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29590_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29598_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29606_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29610_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29614_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29618_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29622_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29626_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29630_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29634_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29638_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29642_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29646_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29650_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29654_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29658_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29662_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29666_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29670_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29674_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29678_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29682_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29686_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29690_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29694_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29698_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29702_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29706_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29710_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29714_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29718_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29722_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29726_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29730_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29734_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29738_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29742_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29746_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29750_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29754_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29758_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29762_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29766_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29770_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29774_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29778_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29782_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29786_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29790_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29794_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29798_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29802_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29806_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29810_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29814_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29818_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29822_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29826_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29830_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29834_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29838_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29842_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29846_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29850_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29854_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29858_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29862_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29866_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29870_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29874_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29878_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29882_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29886_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29890_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29894_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29898_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29902_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29906_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29910_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29914_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29918_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29922_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29926_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29930_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29934_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29938_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29942_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29946_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29950_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29954_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29958_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29962_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29966_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29970_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29974_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29978_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29982_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29986_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29990_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29994_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_29998_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30002_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30006_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30010_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30014_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30018_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30022_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30026_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30030_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30034_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30038_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30042_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30046_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30050_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30054_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30058_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30062_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30066_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30070_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30074_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30078_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30082_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30086_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30090_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30094_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30098_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30102_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30106_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30110_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30114_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30118_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30122_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30126_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30130_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30134_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30138_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30142_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30146_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30150_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30154_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30158_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30162_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30166_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30170_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30174_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30178_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30182_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30186_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30190_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30194_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30198_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30202_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30206_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30210_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30214_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30218_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30222_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30226_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30230_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30234_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30238_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30242_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30246_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30250_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30254_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30258_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30262_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30266_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30270_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30274_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30278_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30282_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30286_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30290_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30294_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30298_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30302_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30306_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30310_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30314_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30318_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30322_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30326_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30330_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30334_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30338_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30342_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30350_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30358_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30362_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30366_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30370_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30374_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30378_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30382_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30386_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30390_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30394_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30398_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30402_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30406_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30410_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30414_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30418_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30422_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30426_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30430_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30434_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30438_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30442_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30446_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30450_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30454_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30458_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30462_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30466_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30470_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30474_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30478_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30482_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30486_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30490_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30494_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30498_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30502_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30506_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30510_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30514_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30518_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30522_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30526_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30530_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30534_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30538_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30542_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30546_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30550_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30554_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30558_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30562_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30566_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30570_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30574_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30578_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30582_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30586_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30590_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30598_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30606_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30610_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30614_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30618_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30622_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30626_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30630_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task1/grp_fu_30634_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 23400 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.88 seconds. CPU system time: 0.81 seconds. Elapsed time: 20.47 seconds; current allocated memory: 3.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 26600 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.07 seconds; current allocated memory: 3.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_Pipeline_VITIS_LOOP_204_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_Pipeline_VITIS_LOOP_204_4' pipeline 'VITIS_LOOP_204_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_Pipeline_VITIS_LOOP_204_4' is 29888, found 5 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)), ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)), ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)), ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 467 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 467 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_39_5_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_Pipeline_VITIS_LOOP_204_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.07 seconds. CPU system time: 0.22 seconds. Elapsed time: 17.44 seconds; current allocated memory: 3.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32238_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32242_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32246_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32250_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32254_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32258_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32262_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32266_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32270_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32274_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32278_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32282_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32286_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32290_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32294_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32298_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32302_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32306_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32310_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32314_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32318_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32322_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32326_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32330_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32334_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32338_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32342_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32350_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32358_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32362_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32366_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32370_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32374_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32378_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32382_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32386_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32390_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32394_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32398_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32402_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32406_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32410_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32414_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32418_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32422_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32426_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32430_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32434_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32438_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32442_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32446_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32450_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32454_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32458_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32462_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32466_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32470_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32474_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32478_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32482_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32486_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32490_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32494_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32498_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32502_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32506_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32510_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32514_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32518_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32522_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32526_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32530_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32534_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32538_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32542_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32546_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32550_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32554_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32558_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32562_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32566_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32570_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32574_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32578_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32582_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32586_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32590_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32598_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32606_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32610_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32614_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32618_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32622_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32626_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32630_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_32634_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 27300 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.45 seconds. CPU system time: 0.7 seconds. Elapsed time: 11.03 seconds; current allocated memory: 3.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task4' pipeline 'VITIS_LOOP_225_1_VITIS_LOOP_226_2_VITIS_LOOP_227_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task4' is 22800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task5_Pipeline_VITIS_LOOP_248_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task5_Pipeline_VITIS_LOOP_248_4' pipeline 'VITIS_LOOP_248_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task5_Pipeline_VITIS_LOOP_248_4' is 37376, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 500 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 500 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task5_Pipeline_VITIS_LOOP_248_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.82 seconds. CPU system time: 0.16 seconds. Elapsed time: 19.28 seconds; current allocated memory: 3.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29038_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29042_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29046_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29050_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29054_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29058_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29062_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29066_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29070_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29074_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29078_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29082_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29086_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29090_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29094_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29098_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29102_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29106_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29110_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29114_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29118_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29122_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29126_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29130_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29134_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29138_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29142_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29146_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29150_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29154_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29158_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29162_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29166_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29170_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29174_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29178_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29182_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29186_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29190_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29194_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29198_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29202_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29206_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29210_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29214_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29218_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29222_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29226_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29230_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29234_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29238_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29242_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29246_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29250_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29254_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29258_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29262_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29266_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29270_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29274_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29278_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29282_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29286_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29290_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29294_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29298_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29302_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29306_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29310_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29314_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29318_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29322_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29326_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29330_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29334_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29338_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29342_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29350_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29358_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29362_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29366_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29370_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29374_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29378_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29382_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29386_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29390_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29394_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29398_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29402_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29406_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29410_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29414_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29418_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29422_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29426_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29430_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29434_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29438_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29442_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29446_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29450_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29454_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29458_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29462_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29466_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29470_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29474_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29478_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29482_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29486_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29490_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29494_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29498_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29502_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29506_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29510_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29514_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29518_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29522_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29526_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29530_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29534_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29538_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29542_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29546_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29550_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29554_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29558_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29562_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29566_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29570_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29574_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29578_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29582_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29586_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29590_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29598_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29606_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29610_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29614_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29618_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29622_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29626_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29630_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29634_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29638_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29642_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29646_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29650_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29654_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29658_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29662_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29666_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29670_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29674_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29678_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29682_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29686_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29690_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29694_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29698_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29702_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29706_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29710_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29714_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29718_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29722_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29726_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29730_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29734_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29738_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29742_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29746_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29750_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29754_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29758_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29762_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29766_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29770_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29774_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29778_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29782_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29786_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29790_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29794_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29798_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29802_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29806_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29810_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29814_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29818_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29822_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29826_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29830_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29834_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29838_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29842_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29846_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29850_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29854_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29858_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29862_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29866_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29870_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29874_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29878_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29882_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29886_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29890_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29894_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29898_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29902_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29906_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29910_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29914_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29918_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29922_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29926_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29930_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29934_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29938_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29942_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29946_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29950_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29954_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29958_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29962_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29966_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29970_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29974_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29978_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29982_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29986_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29990_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29994_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_29998_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30002_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30006_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30010_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30014_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30018_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30022_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30026_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30030_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30034_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30038_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30042_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30046_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30050_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30054_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30058_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30062_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30066_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30070_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30074_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30078_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30082_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30086_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30090_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30094_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30098_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30102_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30106_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30110_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30114_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30118_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30122_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30126_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30130_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30134_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30138_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30142_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30146_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30150_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30154_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30158_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30162_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30166_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30170_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30174_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30178_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30182_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30186_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30190_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30194_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30198_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30202_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30206_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30210_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30214_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30218_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30222_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30226_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30230_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30234_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30238_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30242_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30246_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30250_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30254_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30258_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30262_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30266_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30270_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30274_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30278_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30282_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30286_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30290_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30294_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30298_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30302_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30306_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30310_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30314_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30318_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30322_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30326_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30330_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30334_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30338_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30342_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30350_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30358_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30362_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30366_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30370_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30374_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30378_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30382_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30386_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30390_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30394_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30398_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30402_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30406_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30410_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30414_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30418_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30422_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30426_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30430_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30434_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30438_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30442_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30446_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30450_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30454_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30458_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30462_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30466_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30470_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30474_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30478_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30482_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30486_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30490_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30494_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30498_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30502_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30506_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30510_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30514_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30518_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30522_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30526_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30530_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30534_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30538_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30542_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30546_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30550_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30554_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30558_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30562_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30566_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30570_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30574_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30578_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30582_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30586_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30590_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30598_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30606_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30610_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30614_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30618_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30622_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30626_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30630_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_30634_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32238_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32242_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32246_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32250_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32254_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32258_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32262_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32266_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32270_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32274_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32278_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32282_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32286_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32290_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32294_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32298_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32302_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32306_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32310_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32314_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32318_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32322_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32326_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32330_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32334_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32338_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32342_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32350_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32358_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32362_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32366_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32370_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32374_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32378_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32382_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32386_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32390_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32394_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32398_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32402_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32406_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32410_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32414_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32418_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32422_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32426_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32430_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32434_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32438_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32442_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32446_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32450_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32454_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32458_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32462_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32466_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32470_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32474_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32478_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32482_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32486_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32490_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32494_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32498_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32502_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32506_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32510_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32514_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32518_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32522_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32526_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32530_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32534_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32538_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32542_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32546_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32550_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32554_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32558_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32562_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32566_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32570_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32574_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32578_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32582_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32586_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32590_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32598_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32606_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32610_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32614_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32618_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32622_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32626_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32630_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task5/grp_fu_32634_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task5' is 23400 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 500 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 500 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_4ns_3_9_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.1 seconds. CPU system time: 1.25 seconds. Elapsed time: 32.94 seconds; current allocated memory: 4.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' pipeline 'VITIS_LOOP_99_1_VITIS_LOOP_100_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_121_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.18 seconds; current allocated memory: 4.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_E'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_141_7_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 4.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_F'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_123_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_121_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 4.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.52 seconds; current allocated memory: 4.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_E' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_F' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_G' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vE' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vF' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vD' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vE', 'vA', 'vB', 'vF', 'vC', 'vD', 'vG' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 132320 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 500 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 500 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_F_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.39 seconds. CPU system time: 0.74 seconds. Elapsed time: 17.61 seconds; current allocated memory: 4.699 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.17 seconds. CPU system time: 1.02 seconds. Elapsed time: 14.81 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 46.81 seconds. CPU system time: 0.32 seconds. Elapsed time: 47.72 seconds; current allocated memory: 5.142 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2974.34 seconds. CPU system time: 14.79 seconds. Elapsed time: 3095.67 seconds; current allocated memory: 4.906 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 538.44 seconds. CPU system time: 2.92 seconds. Elapsed time: 556.65 seconds; current allocated memory: 32.977 MB.
INFO: [HLS 200-1510] Running: close_project 
