OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 100170 100170
[INFO GPL-0006] NumInstances: 29491
[INFO GPL-0007] NumPlaceInstances: 28218
[INFO GPL-0008] NumFixedInstances: 1273
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 28573
[INFO GPL-0011] NumPins: 88963
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 102223 102223
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 100170 100170
[INFO GPL-0016] CoreArea: 9616545180
[INFO GPL-0017] NonPlaceInstsArea: 37120680
[INFO GPL-0018] PlaceInstsArea: 5472850860
[INFO GPL-0019] Util(%): 57.13
[INFO GPL-0020] StdInstsArea: 5472850860
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00166585 HPWL: 101591482
[InitialPlace]  Iter: 2 CG residual: 0.00184237 HPWL: 43669468
[InitialPlace]  Iter: 3 CG residual: 0.00024628 HPWL: 40382527
[InitialPlace]  Iter: 4 CG residual: 0.00009839 HPWL: 38378431
[InitialPlace]  Iter: 5 CG residual: 0.00006218 HPWL: 37523826
[InitialPlace]  Iter: 6 CG residual: 0.00001573 HPWL: 37120735
[InitialPlace]  Iter: 7 CG residual: 0.00000548 HPWL: 37053955
[INFO GPL-0031] FillerInit: NumGCells: 29651
[INFO GPL-0032] FillerInit: NumGNets: 28573
[INFO GPL-0033] FillerInit: NumGPins: 88963
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 193948
[INFO GPL-0025] IdealBinArea: 323247
[INFO GPL-0026] IdealBinCnt: 29749
[INFO GPL-0027] TotalBinArea: 9616545180
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 767 766
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.977689 HPWL: 13739534
[NesterovSolve] Iter: 10 overflow: 0.964499 HPWL: 17879497
[NesterovSolve] Iter: 20 overflow: 0.961328 HPWL: 16684640
[NesterovSolve] Iter: 30 overflow: 0.958896 HPWL: 17431069
[NesterovSolve] Iter: 40 overflow: 0.958124 HPWL: 17455190
[NesterovSolve] Iter: 50 overflow: 0.958098 HPWL: 17315428
[NesterovSolve] Iter: 60 overflow: 0.95796 HPWL: 17171462
[NesterovSolve] Iter: 70 overflow: 0.957393 HPWL: 17206564
[NesterovSolve] Iter: 80 overflow: 0.956289 HPWL: 17365005
[NesterovSolve] Iter: 90 overflow: 0.955281 HPWL: 17510137
[NesterovSolve] Iter: 100 overflow: 0.954545 HPWL: 17589488
[NesterovSolve] Iter: 110 overflow: 0.953081 HPWL: 17638567
[NesterovSolve] Iter: 120 overflow: 0.952599 HPWL: 17730600
[NesterovSolve] Iter: 130 overflow: 0.951714 HPWL: 17904836
[NesterovSolve] Iter: 140 overflow: 0.951315 HPWL: 18147193
[NesterovSolve] Iter: 150 overflow: 0.949837 HPWL: 18448119
[NesterovSolve] Iter: 160 overflow: 0.948871 HPWL: 18936692
[NesterovSolve] Iter: 170 overflow: 0.947638 HPWL: 19804632
[NesterovSolve] Iter: 180 overflow: 0.944953 HPWL: 21440784
[NesterovSolve] Iter: 190 overflow: 0.93962 HPWL: 23924468
[NesterovSolve] Iter: 200 overflow: 0.932759 HPWL: 26147354
[NesterovSolve] Iter: 210 overflow: 0.926442 HPWL: 28161774
[NesterovSolve] Iter: 220 overflow: 0.91829 HPWL: 31516931
[NesterovSolve] Iter: 230 overflow: 0.902996 HPWL: 36189694
[NesterovSolve] Iter: 240 overflow: 0.883684 HPWL: 40894016
[NesterovSolve] Iter: 250 overflow: 0.862425 HPWL: 45299609
[NesterovSolve] Iter: 260 overflow: 0.834385 HPWL: 49639518
[NesterovSolve] Iter: 270 overflow: 0.801431 HPWL: 53551478
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3349 nets.
[NesterovSolve] Iter: 280 overflow: 0.784258 HPWL: 57741614
[NesterovSolve] Iter: 290 overflow: 0.74789 HPWL: 61376369
[NesterovSolve] Iter: 300 overflow: 0.697206 HPWL: 67401391
[NesterovSolve] Iter: 310 overflow: 0.656008 HPWL: 70708971
[INFO GPL-0100] worst slack -6.94e-18
[INFO GPL-0103] Weighted 3350 nets.
[NesterovSolve] Iter: 320 overflow: 0.601037 HPWL: 76635607
[NesterovSolve] Snapshot saved at iter = 320
[NesterovSolve] Iter: 330 overflow: 0.547655 HPWL: 78895777
[NesterovSolve] Iter: 340 overflow: 0.491525 HPWL: 79156316
[INFO GPL-0100] worst slack -6.94e-18
[INFO GPL-0103] Weighted 3349 nets.
[NesterovSolve] Iter: 350 overflow: 0.42518 HPWL: 78184506
[NesterovSolve] Iter: 360 overflow: 0.368879 HPWL: 77744326
[NesterovSolve] Iter: 370 overflow: 0.326622 HPWL: 75876484
[NesterovSolve] Iter: 380 overflow: 0.292862 HPWL: 74951404
[INFO GPL-0100] worst slack -1.32e-16
[INFO GPL-0103] Weighted 3344 nets.
[NesterovSolve] Iter: 390 overflow: 0.26078 HPWL: 74150599
[NesterovSolve] Iter: 400 overflow: 0.233176 HPWL: 73412104
[NesterovSolve] Iter: 410 overflow: 0.205439 HPWL: 72898025
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3350 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 189 189
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 35721
[INFO GPL-0063] TotalRouteOverflowH2: 615.5637527704239
[INFO GPL-0064] TotalRouteOverflowV2: 14.939395189285278
[INFO GPL-0065] OverflowTileCnt2: 4658
[INFO GPL-0066] 0.5%RC: 1.256464966930602
[INFO GPL-0067] 1.0%RC: 1.2282739646634342
[INFO GPL-0068] 2.0%RC: 1.2124683277547448
[INFO GPL-0069] 5.0%RC: 1.149525842455041
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2423694
[NesterovSolve] Iter: 420 overflow: 0.180104 HPWL: 72500675
[NesterovSolve] Iter: 430 overflow: 0.157282 HPWL: 72145136
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3350 nets.
[NesterovSolve] Iter: 440 overflow: 0.136175 HPWL: 71950696
[NesterovSolve] Iter: 450 overflow: 0.117551 HPWL: 71809595
[NesterovSolve] Iter: 460 overflow: 0.101732 HPWL: 71764088
[NesterovSolve] Finished with Overflow: 0.099753

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[3].encoder_unit/threshold_memory/_09906_/CLK ^
 110.70
gen_encoder_units[3].encoder_unit/_550_/CLK ^
   0.00      0.00     110.70


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_09456_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     9   71.58                           rst_ni (net)
                 18.87    5.95  305.95 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/A (CKINVDCx6p67_ASAP7_75t_R)
                 18.60   12.60  318.55 v gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/Y (CKINVDCx6p67_ASAP7_75t_R)
    16   15.89                           gen_encoder_units[2].encoder_unit/threshold_memory/_00016_ (net)
                 18.65    0.58  319.13 v gen_encoder_units[2].encoder_unit/threshold_memory/_09456_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                319.13   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09456_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.02   31.02   library removal time
                                 31.02   data required time
-----------------------------------------------------------------------------
                                 31.02   data required time
                               -319.13   data arrival time
-----------------------------------------------------------------------------
                                288.12   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_09472_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_encoder_units[2].encoder_unit/threshold_memory/_09472_/CLK (DLLx1_ASAP7_75t_R)
                  7.70   18.16 1518.16 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09472_/Q (DLLx1_ASAP7_75t_R)
     1    0.57                           gen_encoder_units[2].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  7.70    0.00 1518.16 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                               1518.16   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 v gen_encoder_units[2].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating hold time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -1518.16   data arrival time
-----------------------------------------------------------------------------
                                 18.16   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_561_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_561_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_561_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 25.91   44.52   44.52 ^ gen_encoder_units[0].encoder_unit/_561_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    2.53                           gen_encoder_units[0].encoder_unit/_005_ (net)
                 25.91    0.04   44.56 ^ gen_encoder_units[0].encoder_unit/_544_/B (XOR2x1_ASAP7_75t_R)
                  7.60   11.62   56.18 v gen_encoder_units[0].encoder_unit/_544_/Y (XOR2x1_ASAP7_75t_R)
     1    0.67                           gen_encoder_units[0].encoder_unit/_034_ (net)
                  7.60    0.01   56.18 v gen_encoder_units[0].encoder_unit/_561_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 56.18   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_561_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          4.91    4.91   library hold time
                                  4.91   data required time
-----------------------------------------------------------------------------
                                  4.91   data required time
                                -56.18   data arrival time
-----------------------------------------------------------------------------
                                 51.27   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _281_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     9   71.58                           rst_ni (net)
                258.25   81.47  381.47 ^ _144_/A (CKINVDCx6p67_ASAP7_75t_R)
                 53.09   31.91  413.38 v _144_/Y (CKINVDCx6p67_ASAP7_75t_R)
    16   16.44                           _016_ (net)
                 53.10    0.51  413.89 v _281_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                413.89   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ _281_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -14.45 2985.55   library recovery time
                               2985.55   data required time
-----------------------------------------------------------------------------
                               2985.55   data required time
                               -413.89   data arrival time
-----------------------------------------------------------------------------
                               2571.66   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09505_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09284_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/CLK (DLLx3_ASAP7_75t_R)
                 57.19   56.60 1556.60 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/Q (DLLx3_ASAP7_75t_R)
    33   28.06                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                 59.43    6.12 1562.71 v gen_encoder_units[3].encoder_unit/threshold_memory/_09284_/B (AND3x1_ASAP7_75t_R)
                               1562.71   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09284_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1562.71   data arrival time
-----------------------------------------------------------------------------
                               1437.29   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09469_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_10128_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 82.96   75.49   75.49 v gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.34                           gen_encoder_units[1].encoder_unit/threshold_memory/_00002_ (net)
                 82.96    0.07   75.55 v gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/A (CKINVDCx20_ASAP7_75t_R)
                 58.85   21.95   97.51 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/Y (CKINVDCx20_ASAP7_75t_R)
   128  119.11                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                271.35   85.75  183.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10128_/D (DHLx1_ASAP7_75t_R)
                                183.26   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10128_/CLK (DHLx1_ASAP7_75t_R)
                        183.26  183.26   time borrowed from endpoint
                                183.26   data required time
-----------------------------------------------------------------------------
                                183.26   data required time
                               -183.26   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -23.37
--------------------------------------------
max time borrow                      1476.63
actual time borrow                    183.26
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _281_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     9   71.58                           rst_ni (net)
                258.25   81.47  381.47 ^ _144_/A (CKINVDCx6p67_ASAP7_75t_R)
                 53.09   31.91  413.38 v _144_/Y (CKINVDCx6p67_ASAP7_75t_R)
    16   16.44                           _016_ (net)
                 53.10    0.51  413.89 v _281_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                413.89   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ _281_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -14.45 2985.55   library recovery time
                               2985.55   data required time
-----------------------------------------------------------------------------
                               2985.55   data required time
                               -413.89   data arrival time
-----------------------------------------------------------------------------
                               2571.66   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09505_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09284_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/CLK (DLLx3_ASAP7_75t_R)
                 57.19   56.60 1556.60 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/Q (DLLx3_ASAP7_75t_R)
    33   28.06                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                 59.43    6.12 1562.71 v gen_encoder_units[3].encoder_unit/threshold_memory/_09284_/B (AND3x1_ASAP7_75t_R)
                               1562.71   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09284_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1562.71   data arrival time
-----------------------------------------------------------------------------
                               1437.29   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09469_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_10128_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 82.96   75.49   75.49 v gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.34                           gen_encoder_units[1].encoder_unit/threshold_memory/_00002_ (net)
                 82.96    0.07   75.55 v gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/A (CKINVDCx20_ASAP7_75t_R)
                 58.85   21.95   97.51 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/Y (CKINVDCx20_ASAP7_75t_R)
   128  119.11                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                271.35   85.75  183.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10128_/D (DHLx1_ASAP7_75t_R)
                                183.26   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10128_/CLK (DHLx1_ASAP7_75t_R)
                        183.26  183.26   time borrowed from endpoint
                                183.26   data required time
-----------------------------------------------------------------------------
                                183.26   data required time
                               -183.26   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -23.37
--------------------------------------------
max time borrow                      1476.63
actual time borrow                    183.26
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.27e-03   9.32e-05   8.27e-07   2.37e-03  55.6%
Combinational          4.71e-04   1.42e-03   1.98e-06   1.89e-03  44.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.74e-03   1.51e-03   2.81e-06   4.26e-03 100.0%
                          64.4%      35.5%       0.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 3864 u^2 40% utilization.

Elapsed time: 1:11.32[h:]min:sec. CPU time: user 70.95 sys 0.32 (99%). Peak memory: 487732KB.
