set mem_groups {
{
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_2/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_7/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_1/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_4/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_5/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_6/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__sideband_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/xbar_fab2hbm/g_xmem_0__sideband_mem/g_col_0__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_1/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_5__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_4__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_3__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_2/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_2__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
{
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_0/xbar_rport/g_fifo_0__data_staging_fifo/g_use_ram_b_ram_ram/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
xbar_top_1x13/axi_top/hbm_group_0/hbm_port_3/xbar_oq/g_oq_0__output_queue/g_use_ram_b_ram_ram/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem
}
}

#################################################################################################

set opt_outdir [pwd]
set num_clusters 0
set num_memories 0
set lines        ""
lappend lines "MemoryBist \{"
lappend lines "  ijtag_host_interface : Sib(mbist);"
foreach mems $mem_groups {
  set cluster_name "c[incr num_clusters]"
  lappend lines ""
  lappend lines "  Controller($cluster_name) \{"
  set insts_in_cluster ""
  lappend lines "    Step \{"
  foreach inst_name $mems {
    lappend lines "      MemoryInterface(m[incr num_memories]) \{"
    lappend lines "        // [::get_db [::get_db insts $inst_name] .base_cell.name]"
    lappend lines "        instance_name : $inst_name;"
    lappend lines "      \}"
  }
  lappend lines "    \}"
  lappend lines "  \}"
}
lappend lines "\}"
mortar::write_list_to_file $lines [set outf [file join $opt_outdir [mortar::current_design].mbist.spec]]
mortar::echo "Generated $outf"
