Reading OpenROAD database at '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/41-openroad-repairantennas/1-diodeinsertion/SPI_Master_With_Multi_CS.odb'…
Reading library file at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock i_Clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   SPI_Master_With_Multi_CS
Die area:                 ( 0 0 ) ( 80335 91055 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     368
Number of terminals:      36
Number of snets:          2
Number of nets:           264

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 114.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8944.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1499.
[INFO DRT-0033] via shape region query size = 130.
[INFO DRT-0033] met2 shape region query size = 95.
[INFO DRT-0033] via2 shape region query size = 104.
[INFO DRT-0033] met3 shape region query size = 95.
[INFO DRT-0033] via3 shape region query size = 104.
[INFO DRT-0033] met4 shape region query size = 30.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 380 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 108 unique inst patterns.
[INFO DRT-0084]   Complete 138 groups.
#scanned instances     = 368
#unique  instances     = 114
#stdCellGenAp          = 2902
#stdCellValidPlanarAp  = 45
#stdCellValidViaAp     = 2226
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 817
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:02, memory = 138.52 (MB), peak = 138.52 (MB)

[INFO DRT-0157] Number of guides:     1708

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 613.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 473.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 242.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 17.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 855 vertical wires in 1 frboxes and 490 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 70 vertical wires in 1 frboxes and 153 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.27 (MB), peak = 141.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.52 (MB), peak = 141.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 147.09 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:01, memory = 147.79 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:01, memory = 156.67 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:01, memory = 156.79 (MB).
[INFO DRT-0199]   Number of violations = 61.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing        1      0      7      3      3
Min Hole             0      0      1      0      0
Recheck              0      0     14      4      0
Short                0      0     27      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 519.42 (MB), peak = 519.42 (MB)
Total wire length = 4514 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2344 um.
Total wire length on LAYER met2 = 2067 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1609.
Up-via summary (total 1609):

-----------------------
 FR_MASTERSLICE       0
            li1     771
           met1     819
           met2      19
           met3       0
           met4       0
-----------------------
                   1609


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 61 violations.
    elapsed time = 00:00:00, memory = 522.79 (MB).
    Completing 20% with 61 violations.
    elapsed time = 00:00:00, memory = 524.17 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:00, memory = 528.06 (MB).
    Completing 40% with 67 violations.
    elapsed time = 00:00:00, memory = 531.56 (MB).
    Completing 50% with 67 violations.
    elapsed time = 00:00:01, memory = 535.31 (MB).
    Completing 60% with 75 violations.
    elapsed time = 00:00:02, memory = 535.38 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3
Metal Spacing        5      2      2
Short               30      0      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 535.38 (MB), peak = 550.06 (MB)
Total wire length = 4476 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2287 um.
Total wire length on LAYER met2 = 2065 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1604.
Up-via summary (total 1604):

-----------------------
 FR_MASTERSLICE       0
            li1     770
           met1     813
           met2      21
           met3       0
           met4       0
-----------------------
                   1604


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 535.38 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 535.38 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 535.38 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 535.38 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:00, memory = 546.01 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:00, memory = 548.88 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:00, memory = 548.88 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:01, memory = 550.76 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:02, memory = 550.76 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:02, memory = 550.76 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2
Metal Spacing        8      1
Short               45      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 554.88 (MB), peak = 554.88 (MB)
Total wire length = 4507 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2303 um.
Total wire length on LAYER met2 = 2087 um.
Total wire length on LAYER met3 = 116 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1620.
Up-via summary (total 1620):

-----------------------
 FR_MASTERSLICE       0
            li1     770
           met1     829
           met2      21
           met3       0
           met4       0
-----------------------
                   1620


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 563.63 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:01, memory = 567.76 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:01, memory = 567.76 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:01, memory = 567.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 567.76 (MB), peak = 567.76 (MB)
Total wire length = 4511 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2267 um.
Total wire length on LAYER met2 = 2083 um.
Total wire length on LAYER met3 = 160 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1632.
Up-via summary (total 1632):

-----------------------
 FR_MASTERSLICE       0
            li1     770
           met1     825
           met2      37
           met3       0
           met4       0
-----------------------
                   1632


[INFO DRT-0198] Complete detail routing.
Total wire length = 4511 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2267 um.
Total wire length on LAYER met2 = 2083 um.
Total wire length on LAYER met3 = 160 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1632.
Up-via summary (total 1632):

-----------------------
 FR_MASTERSLICE       0
            li1     770
           met1     825
           met2      37
           met3       0
           met4       0
-----------------------
                   1632


[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:08, memory = 567.76 (MB), peak = 567.76 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              7     146.39
  Timing Repair Buffer                     75     531.76
  Inverter                                  9      33.78
  Clock inverter                            1      30.03
  Sequential cell                          49    1233.68
  Multi-Input combinational cell          110     902.12
  Total                                   368    3149.27
Writing OpenROAD database to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/43-openroad-detailedrouting/SPI_Master_With_Multi_CS.odb'…
Writing netlist to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/43-openroad-detailedrouting/SPI_Master_With_Multi_CS.nl.v'…
Writing powered netlist to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/43-openroad-detailedrouting/SPI_Master_With_Multi_CS.pnl.v'…
Writing layout to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/43-openroad-detailedrouting/SPI_Master_With_Multi_CS.def'…
Writing timing constraints to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/43-openroad-detailedrouting/SPI_Master_With_Multi_CS.sdc'…
