HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:tl758903
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal change; possible missing assignment in an if or case statement.||tl758903.srr(38);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/38||state_machine.vhd(47);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\hdl\state_machine.vhd'/linenumber/47
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal ns(1 downto 0); possible missing assignment in an if or case statement.||tl758903.srr(39);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/39||state_machine.vhd(47);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\hdl\state_machine.vhd'/linenumber/47
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dir; possible missing assignment in an if or case statement.||tl758903.srr(40);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/40||state_machine.vhd(47);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\hdl\state_machine.vhd'/linenumber/47
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 3 of div20Count(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||tl758903.srr(45);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/45||ClockDivider.vhd(22);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\hdl\ClockDivider.vhd'/linenumber/22
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AddrData_cl_17(0). Make sure that there are no unused intermediate registers.||tl758903.srr(48);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/48||RamMem.vhd(60);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\hdl\RamMem.vhd'/linenumber/60
Implementation;Synthesis|| MT530 ||@W:Found inferred clock tl758903|MClk which controls 68 sequential elements including Inst_RamMem.AddrData_1[4]. This clock has no specified timing constraint which may adversely impact design performance. ||tl758903.srr(128);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/128||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_1[7] because it is equivalent to instance Inst_RamMem.AddrData_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||tl758903.srr(172);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/172||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_6[7] because it is equivalent to instance Inst_RamMem.AddrData_cl_5[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||tl758903.srr(173);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/173||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_5[7] because it is equivalent to instance Inst_RamMem.AddrData_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||tl758903.srr(174);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/174||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_4[7] because it is equivalent to instance Inst_RamMem.AddrData_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||tl758903.srr(175);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/175||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| MT420 ||@W:Found inferred clock tl758903|MClk with period 10.00ns. Please declare a user-defined clock on object "p:MClk"||tl758903.srr(269);liberoaction://cross_probe/hdl/file/'W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srr'/linenumber/269||null;null
Implementation;Compile;RootName:tl758903
Implementation;Compile||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||tl758903_compile_log.rpt;liberoaction://open_report/file/tl758903_compile_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:tl758903
