

================================================================
== Vitis HLS Report for 'float64_div_Pipeline_VITIS_LOOP_224_1'
================================================================
* Date:           Tue Jun 18 22:35:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.964 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_224_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:216->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 5 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rem0_1 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 6 'alloca' 'rem0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem1_1 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 7 'alloca' 'rem1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln214_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln214"   --->   Operation 8 'read' 'zext_ln214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b1"   --->   Operation 9 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%z_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_13"   --->   Operation 10 'read' 'z_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rem0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem0"   --->   Operation 11 'read' 'rem0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rem1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem1"   --->   Operation 12 'read' 'rem1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln214_cast = zext i32 %zext_ln214_read"   --->   Operation 13 'zext' 'zext_ln214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem1_read, i64 %rem1_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 14 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_read, i64 %rem0_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 15 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %z_13_read, i64 %z" [benchmarks/chstone/dfsin/src/softfloat-macros:216->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 16 'store' 'store_ln216' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.72>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%rem0_3 = load i64 %rem0_1" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 18 'load' 'rem0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rem1_2 = load i64 %rem1_1" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 19 'load' 'rem1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i64 %rem0_3" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 20 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %rem0_3, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %tmp, void %while.end.i.exitStub, void %while.body.i" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 22 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%z_load = load i64 %z" [benchmarks/chstone/dfsin/src/softfloat-macros:226->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 23 'load' 'z_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%z_14 = add i64 %z_load, i64 18446744069414584320" [benchmarks/chstone/dfsin/src/softfloat-macros:226->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 24 'add' 'z_14' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%z1 = add i64 %b1_read, i64 %rem1_2" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 25 'add' 'z1' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln150 = icmp_ult  i64 %z1, i64 %rem1_2" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 26 'icmp' 'icmp_ln150' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %z1, i64 %rem1_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 27 'store' 'store_ln143' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %z_14, i64 %z" [benchmarks/chstone/dfsin/src/softfloat-macros:216->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 28 'store' 'store_ln216' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%z_load_1 = load i64 %z"   --->   Operation 37 'load' 'z_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %rem1_1_out, i64 %rem1_2" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 38 'write' 'write_ln148' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rem0_1_out, i32 %trunc_ln224" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 39 'write' 'write_ln224' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %z_out, i64 %z_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln226 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/chstone/dfsin/src/softfloat-macros:226->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 29 'specpipeline' 'specpipeline_ln226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 30 'specloopname' 'specloopname_ln224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i1 %icmp_ln150" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 31 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln150 = add i33 %zext_ln150, i33 %zext_ln214_cast" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 32 'add' 'add_ln150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i33 %add_ln150" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 33 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.36ns)   --->   "%rem0_4 = add i64 %rem0_3, i64 %zext_ln150_1" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 34 'add' 'rem0_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_4, i64 %rem0_1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 35 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln224 = br void %while.cond.i" [benchmarks/chstone/dfsin/src/softfloat-macros:224->benchmarks/chstone/dfsin/src/softfloat.c:597]   --->   Operation 36 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 64 bit ('a1', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln143', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) of variable 'rem1_read' on local variable 'a1', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597 [18]  (0.460 ns)

 <State 2>: 2.724ns
The critical path consists of the following:
	'load' operation 64 bit ('rem1', benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) on local variable 'a1', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597 [24]  (0.000 ns)
	'add' operation 64 bit ('z1', benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) [33]  (1.362 ns)
	'icmp' operation 1 bit ('icmp_ln150', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) [34]  (1.362 ns)

 <State 3>: 2.964ns
The critical path consists of the following:
	'add' operation 33 bit ('add_ln150', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) [36]  (1.142 ns)
	'add' operation 64 bit ('rem0', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) [38]  (1.362 ns)
	'store' operation 0 bit ('store_ln143', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597) of variable 'rem0', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597 on local variable 'a0', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat-macros:228->benchmarks/chstone/dfsin/src/softfloat.c:597 [40]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
