// Seed: 2830896960
module module_0;
  if (1 & -1'd0) wire id_1;
  parameter id_2 = 1;
  wor id_3;
  ;
  wire id_4;
  assign id_3 = 1;
  wire id_5, id_6;
  assign id_3 = id_4 ==? id_6;
endmodule
module module_1 #(
    parameter id_8 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[id_8 :-1],
    _id_8
);
  output wire _id_8;
  output logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
endmodule
