// Seed: 2151115244
module module_0 (
    input tri id_0
);
  always id_2 = 1;
  wire id_3;
  assign module_1.id_5 = 0;
  always id_2 <= 1;
  wire id_4;
endmodule
macromodule module_1 (
    input wire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input supply1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wor id_9
    , id_14,
    output tri1 id_10,
    input supply0 id_11,
    output wand id_12
);
  assign id_7 = id_4;
  id_15(
      .id_0()
  );
  supply0 id_16 = id_11;
  and primCall (id_12, id_3, id_11, id_14, id_4);
  module_0 modCall_1 (id_6);
endmodule
