\subsection{arch Architecture Reference}
\label{classrxiq__siso__sdr_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{da/d3e/classrxiq__siso__sdr_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf sdr\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf diq\+\_\+pos0\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf diq\+\_\+pos1\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf diq\+\_\+pos2\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf diq\+\_\+pos3\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sdr\+\_\+reg\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos1\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos2\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos3\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos0\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos1\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos2\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+pos3\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdr\+\_\+diq\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdr\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdr\+\_\+fifo\+\_\+data\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 36} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.



\subsubsection{Member Function Documentation}
\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos0\+\_\+reg\+\_\+proc@{diq\+\_\+pos0\+\_\+reg\+\_\+proc}}
\index{diq\+\_\+pos0\+\_\+reg\+\_\+proc@{diq\+\_\+pos0\+\_\+reg\+\_\+proc}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos0\+\_\+reg\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} diq\+\_\+pos0\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso__sdr_1_1arch_aa315cf3fadbf4924bfc99b05569bf6ab}


Definition at line {\bf 75} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos1\+\_\+reg\+\_\+proc@{diq\+\_\+pos1\+\_\+reg\+\_\+proc}}
\index{diq\+\_\+pos1\+\_\+reg\+\_\+proc@{diq\+\_\+pos1\+\_\+reg\+\_\+proc}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos1\+\_\+reg\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} diq\+\_\+pos1\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso__sdr_1_1arch_a81d4f677e1cc1118482b64fc2037b80b}


Definition at line {\bf 95} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos2\+\_\+reg\+\_\+proc@{diq\+\_\+pos2\+\_\+reg\+\_\+proc}}
\index{diq\+\_\+pos2\+\_\+reg\+\_\+proc@{diq\+\_\+pos2\+\_\+reg\+\_\+proc}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos2\+\_\+reg\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} diq\+\_\+pos2\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso__sdr_1_1arch_ade09de8675392c9921908bfd2899d85b}


Definition at line {\bf 115} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos3\+\_\+reg\+\_\+proc@{diq\+\_\+pos3\+\_\+reg\+\_\+proc}}
\index{diq\+\_\+pos3\+\_\+reg\+\_\+proc@{diq\+\_\+pos3\+\_\+reg\+\_\+proc}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos3\+\_\+reg\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} diq\+\_\+pos3\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso__sdr_1_1arch_a9ec7224d729cf8c593cc9c4105375e14}


Definition at line {\bf 134} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+proc@{sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+proc}}
\index{sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+proc@{sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+proc}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} sdr\+\_\+fifo\+\_\+data\+\_\+valid\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso__sdr_1_1arch_a9187aaab0ae6533079c979b5408106d4}


Definition at line {\bf 150} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!sdr\+\_\+reg\+\_\+proc@{sdr\+\_\+reg\+\_\+proc}}
\index{sdr\+\_\+reg\+\_\+proc@{sdr\+\_\+reg\+\_\+proc}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{sdr\+\_\+reg\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} sdr\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso__sdr_1_1arch_a4d114ee657f0568aca41266e13757a76}


Definition at line {\bf 61} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos0\+\_\+cap\+\_\+en@{diq\+\_\+pos0\+\_\+cap\+\_\+en}}
\index{diq\+\_\+pos0\+\_\+cap\+\_\+en@{diq\+\_\+pos0\+\_\+cap\+\_\+en}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos0\+\_\+cap\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos0\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_aef31718cb7a4efccfcd52fb4351f048a}


Definition at line {\bf 46} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos0\+\_\+reg@{diq\+\_\+pos0\+\_\+reg}}
\index{diq\+\_\+pos0\+\_\+reg@{diq\+\_\+pos0\+\_\+reg}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos0\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_a90f7e1d1da4f84ab94cdd3dbfcac8837}


Definition at line {\bf 41} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos1\+\_\+cap\+\_\+en@{diq\+\_\+pos1\+\_\+cap\+\_\+en}}
\index{diq\+\_\+pos1\+\_\+cap\+\_\+en@{diq\+\_\+pos1\+\_\+cap\+\_\+en}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos1\+\_\+cap\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos1\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_a6ab367e46978663b8b5e7219027124c4}


Definition at line {\bf 47} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos1\+\_\+reg@{diq\+\_\+pos1\+\_\+reg}}
\index{diq\+\_\+pos1\+\_\+reg@{diq\+\_\+pos1\+\_\+reg}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos1\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos1\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_ad6306d90ac822fbf8b4348764c3e153b}


Definition at line {\bf 42} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos2\+\_\+cap\+\_\+en@{diq\+\_\+pos2\+\_\+cap\+\_\+en}}
\index{diq\+\_\+pos2\+\_\+cap\+\_\+en@{diq\+\_\+pos2\+\_\+cap\+\_\+en}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos2\+\_\+cap\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos2\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_aa8ae20ea120614f385b605a8ff158a4f}


Definition at line {\bf 48} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos2\+\_\+reg@{diq\+\_\+pos2\+\_\+reg}}
\index{diq\+\_\+pos2\+\_\+reg@{diq\+\_\+pos2\+\_\+reg}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos2\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos2\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_aed70869bfc3a7a0752ea1f1700e17c2b}


Definition at line {\bf 43} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos3\+\_\+cap\+\_\+en@{diq\+\_\+pos3\+\_\+cap\+\_\+en}}
\index{diq\+\_\+pos3\+\_\+cap\+\_\+en@{diq\+\_\+pos3\+\_\+cap\+\_\+en}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos3\+\_\+cap\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos3\+\_\+cap\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_ab3fa46f874f6075543a41028be45f171}


Definition at line {\bf 49} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!diq\+\_\+pos3\+\_\+reg@{diq\+\_\+pos3\+\_\+reg}}
\index{diq\+\_\+pos3\+\_\+reg@{diq\+\_\+pos3\+\_\+reg}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{diq\+\_\+pos3\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+pos3\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_ad37bd4fa0fb690e1f4b54552f79c4599}


Definition at line {\bf 44} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!sdr\+\_\+diq\+\_\+valid@{sdr\+\_\+diq\+\_\+valid}}
\index{sdr\+\_\+diq\+\_\+valid@{sdr\+\_\+diq\+\_\+valid}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{sdr\+\_\+diq\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdr\+\_\+diq\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_a7945e6e5644258c3fbd5b3372c53111d}


Definition at line {\bf 51} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!sdr\+\_\+fifo\+\_\+data@{sdr\+\_\+fifo\+\_\+data}}
\index{sdr\+\_\+fifo\+\_\+data@{sdr\+\_\+fifo\+\_\+data}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{sdr\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdr\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_ad6f27eb6a2859359c1dd856436cac864}


Definition at line {\bf 52} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!sdr\+\_\+fifo\+\_\+data\+\_\+valid@{sdr\+\_\+fifo\+\_\+data\+\_\+valid}}
\index{sdr\+\_\+fifo\+\_\+data\+\_\+valid@{sdr\+\_\+fifo\+\_\+data\+\_\+valid}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{sdr\+\_\+fifo\+\_\+data\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdr\+\_\+fifo\+\_\+data\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_a7daffe366926ac62978541e169b64978}


Definition at line {\bf 53} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}!sdr\+\_\+reg\+\_\+0@{sdr\+\_\+reg\+\_\+0}}
\index{sdr\+\_\+reg\+\_\+0@{sdr\+\_\+reg\+\_\+0}!rxiq\+\_\+siso\+\_\+sdr\+::arch@{rxiq\+\_\+siso\+\_\+sdr\+::arch}}
\paragraph[{sdr\+\_\+reg\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdr\+\_\+reg\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso__sdr_1_1arch_a7a051c45e86c2616c98e3137f6fd1857}


Definition at line {\bf 39} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/{\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}\end{DoxyCompactItemize}
