// Seed: 57182664
module module_0 #(
    parameter id_13 = 32'd31,
    parameter id_14 = 32'd73
) (
    output supply1 id_0,
    output supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output uwire id_7,
    input wire id_8,
    input supply0 id_9,
    input wire id_10,
    input uwire id_11
);
  defparam id_13.id_14 = 1 != 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4
    , id_15,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output tri id_11,
    input logic id_12,
    input tri0 id_13
);
  always_latch @(1'b0) id_15 <= id_12;
  assign id_11 = id_2;
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_2,
      id_10,
      id_5,
      id_3,
      id_10,
      id_4,
      id_10,
      id_3,
      id_3,
      id_6
  );
  assign modCall_1.type_15 = 0;
  wire id_17;
  wire id_18;
endmodule
