
---------- Begin Simulation Statistics ----------
simSeconds                                   0.664322                       # Number of seconds simulated (Second)
simTicks                                 664322475500                       # Number of ticks simulated (Tick)
finalTick                                664322475500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4702.86                       # Real time elapsed on the host (Second)
hostTickRate                                141259270                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9235764                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1382784764                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   148846                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     294031                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1328644952                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.898064                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.526853                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1627078421                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    41254                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1564394426                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                6452330                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            244334834                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         357638165                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               37720                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1228233384                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.273695                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.185390                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 816297886     66.46%     66.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  77333265      6.30%     72.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  65892827      5.36%     78.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  56270010      4.58%     82.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  63118092      5.14%     87.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  43314029      3.53%     91.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  46752985      3.81%     95.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  37129266      3.02%     98.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  22125024      1.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1228233384                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                44013669     92.84%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       4      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   379      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    509      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    121      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   404      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   85      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     92.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1774568      3.74%     96.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1234646      2.60%     99.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            273072      0.58%     99.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           112976      0.24%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      7610972      0.49%      0.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1238248527     79.15%     79.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1473891      0.09%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       3290874      0.21%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       113818      0.01%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        94157      0.01%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          352      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            5      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        15049      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       298695      0.02%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          120      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        22127      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       819858      0.05%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4158      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            8      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        10731      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         4862      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            1      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    240609101     15.38%     95.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     65352660      4.18%     99.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2894298      0.19%     99.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3530159      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1564394426                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.177436                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            47410435                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030306                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4393782793                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1860588100                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1539433680                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  17102204                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10938810                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          7716256                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1595493853                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      8700036                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   7618267                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         3628462                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       100411568                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      252178530                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      71362173                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4757943                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      5732235                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         3219      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      11857044      5.39%      5.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      6757303      3.07%      8.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      5339866      2.43%     10.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    182430382     82.94%     93.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      9488910      4.31%     98.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      4074236      1.85%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      219950960                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         3034      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2458220      5.79%      5.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1433043      3.37%      9.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect      1265286      2.98%     12.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     32392357     76.25%     88.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2629808      6.19%     94.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      2302488      5.42%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      42484236                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          880      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return       129958      2.52%      2.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       307264      5.97%      8.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect       562340     10.92%     19.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      3321371     64.51%     83.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       404592      7.86%     91.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     91.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       421826      8.19%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      5148231                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          185      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      9398823      5.30%      5.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      5324260      3.00%      8.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      4074580      2.30%     10.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    150038015     84.54%     95.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      6859102      3.87%     99.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1771748      1.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    177466713                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          185      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        79666      1.87%      1.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       256064      6.01%      7.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect       487572     11.45%     19.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2815381     66.10%     85.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       246806      5.79%     91.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       373769      8.78%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      4259443                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget    105062496     47.77%     47.77% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     97226937     44.20%     91.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     11857036      5.39%     97.36% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      5804491      2.64%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    219950960                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3370652     66.76%     66.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1415516     28.03%     94.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect       129958      2.57%     97.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       133053      2.64%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      5049179                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         182433412                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     83180387                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           5148231                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        1198269                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3737546                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1410685                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            219950960                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              2622542                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               126036862                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.573023                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         1299942                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         9414102                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            5804491                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          3609611                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         3219      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     11857044      5.39%      5.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      6757303      3.07%      8.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      5339866      2.43%     10.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    182430382     82.94%     93.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      9488910      4.31%     98.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      4074236      1.85%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    219950960                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          831      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     11482803     12.23%     12.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       430226      0.46%     12.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      5313694      5.66%     18.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     73068110     77.80%     96.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       536537      0.57%     96.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      3081897      3.28%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      93914098                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       307264     11.72%     11.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1910686     72.86%     84.57% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       404592     15.43%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      2622542                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       307264     11.72%     11.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1910686     72.86%     84.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       404592     15.43%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      2622542                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      9414102                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      5804491                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      3609611                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       984166                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     10398268                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             14555389                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               14555373                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            5156549                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                9398823                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             9319157                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             79666                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       244366223                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3534                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           4571973                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1193187198                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.158900                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.548826                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       926800243     77.67%     77.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        42320452      3.55%     81.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        19443192      1.63%     82.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        46371577      3.89%     86.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        14252979      1.19%     87.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        10090280      0.85%     88.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5100271      0.43%     89.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6067377      0.51%     89.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       122740827     10.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1193187198                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1780                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               9398840                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5255364      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1098723704     79.46%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1374985      0.10%     79.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2958209      0.21%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       101703      0.01%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1536      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        13680      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       232314      0.02%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          120      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        18120      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       786109      0.06%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1511      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          576      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult          261      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    210609801     15.23%     95.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     57472271      4.16%     99.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2147954      0.16%     99.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3086539      0.22%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1382784764                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     122740827                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1382784764                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1382784764                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.898064                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.526853                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          273316565                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            6872748                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1373303217                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        212757755                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        60558810                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      5255364      0.38%      0.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1098723704     79.46%     79.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1374985      0.10%     79.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      2958209      0.21%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       101703      0.01%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1536      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        13680      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       232314      0.02%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          120      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        18120      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       786109      0.06%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1511      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          576      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          261      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            1      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    210609801     15.23%     95.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     57472271      4.16%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2147954      0.16%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      3086539      0.22%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1382784764                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    177466713                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    162221377                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     15245151                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    150038015                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     27428513                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      9398840                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      9398823                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      235073968                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         235073968                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     235079280                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        235079280                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     40184179                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        40184179                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     40192703                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       40192703                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2421046918672                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2421046918672                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2421046918672                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2421046918672                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    275258147                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     275258147                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    275271983                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    275271983                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.145987                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.145987                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.146011                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.146011                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60248.759062                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60248.759062                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60235.981608                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60235.981608                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     91200884                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets     53691556                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1180664                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets       489453                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      77.245418                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   109.697062                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2325138                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2325138                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     25869975                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      25869975                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     25869975                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     25869975                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     14314204                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     14314204                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     14322524                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     14322524                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 840838580679                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 840838580679                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 841352401679                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 841352401679                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.052003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.052003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.052030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.052030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58741.553542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58741.553542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58743.305417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58743.305417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               14309496                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          889                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          889                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          890                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          890                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.001124                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.001124                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2718000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2718000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.001124                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.001124                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      2718000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      2718000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          890                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          890                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          890                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          890                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    175450467                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       175450467                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     39242716                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      39242716                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 2378130331500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 2378130331500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    214693183                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    214693183                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.182785                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.182785                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60600.554037                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60600.554037                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     25861847                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     25861847                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     13380869                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     13380869                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 798994484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 798994484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.062326                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.062326                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59711.703664                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59711.703664                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         5312                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          5312                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         8524                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         8524                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        13836                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        13836                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.616074                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.616074                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         8320                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         8320                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    513821000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    513821000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.601330                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.601330                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 61757.331731                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 61757.331731                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     59623501                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       59623501                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       941463                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       941463                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  42916587172                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  42916587172                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     60564964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     60564964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.015545                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.015545                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45584.996088                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 45584.996088                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         8128                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         8128                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       933335                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       933335                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  41844096179                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  41844096179                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015410                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015410                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44832.880133                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44832.880133                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.977451                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            249406387                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           14310008                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.428808                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.977451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          171                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          198                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2216500112                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2216500112                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                251799694                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             723758678                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 217512559                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              30522371                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                4640082                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             95776107                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                742185                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1673829687                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               3995815                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1556776155                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        192984880                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       241288913                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       68257495                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.171702                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      892873857                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     555954801                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        7903790                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       4272510                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1798353140                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1113965289                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         309546408                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    697125391                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          864                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          114888464                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     949641717                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                10751938                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          9                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               174826                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles       1042764                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         4857                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 106942498                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2197865                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1228233384                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.390910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.826197                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                952481641     77.55%     77.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 18926140      1.54%     79.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 16202768      1.32%     80.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 18506208      1.51%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 16642901      1.36%     83.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 19426581      1.58%     84.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 17921697      1.46%     86.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 14726728      1.20%     87.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                153398720     12.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1228233384                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             862719559                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.649323                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          219950960                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.165545                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    271993242                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       99280561                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          99280561                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      99280561                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         99280561                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      7661897                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         7661897                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      7661897                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        7661897                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 170476234441                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 170476234441                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 170476234441                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 170476234441                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    106942458                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     106942458                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    106942458                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    106942458                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.071645                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.071645                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.071645                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.071645                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 22249.872902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 22249.872902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 22249.872902                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 22249.872902                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        76180                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets          173                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         3415                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      22.307467                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          173                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      7276899                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           7276899                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst       373874                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        373874                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       373874                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       373874                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      7288023                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      7288023                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      7288023                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      7288023                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 154856761955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 154856761955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 154856761955                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 154856761955                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.068149                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.068149                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.068149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.068149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 21248.116527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 21248.116527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 21248.116527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 21248.116527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                7276899                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     99280561                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        99280561                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      7661897                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       7661897                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 170476234441                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 170476234441                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    106942458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    106942458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.071645                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.071645                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 22249.872902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 22249.872902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       373874                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       373874                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      7288023                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      7288023                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 154856761955                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 154856761955                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.068149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.068149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 21248.116527                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 21248.116527                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.785873                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            106568584                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            7288023                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              14.622427                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.785873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          196                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          223                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          862827687                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         862827687                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   4640082                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  556685960                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 19476091                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1627119675                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               356295                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                252178530                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                71362173                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 25782                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   5566953                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 10600247                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          75542                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        2047804                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3251202                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              5299006                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1550367988                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1547149936                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1144554666                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1800116527                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.164457                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.635823                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    23528390                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                39420767                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                46006                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               75542                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               10803362                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                28538                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1137951                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          212757754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             24.379409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            56.620980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              175886253     82.67%     82.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               680051      0.32%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              7271722      3.42%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1001767      0.47%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               135296      0.06%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               118345      0.06%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               117721      0.06%     87.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               216892      0.10%     87.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               230267      0.11%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               172600      0.08%     87.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             227188      0.11%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            1891804      0.89%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129            1656722      0.78%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             947848      0.45%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149           12956517      6.09%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1658334      0.78%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             983317      0.46%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            2249123      1.06%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             704576      0.33%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             581191      0.27%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1581027      0.74%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             473338      0.22%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             279419      0.13%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              82035      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              10083      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              27332      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              15062      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              16036      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              38807      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              26190      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           520891      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1224                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            212757754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               238728168                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                68280720                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   4354024                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    393326                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               107116210                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   2234830                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                4640082                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                264266170                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               616400624                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          29691                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 231154671                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             111742146                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1657303363                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               57996938                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               17480728                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               27880971                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2874157951                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5743480495                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1945293123                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9104780                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2410042728                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                464115023                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1146                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1146                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 162098140                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2697556486                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3289456666                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1382784764                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   231                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                6372811                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                5047261                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  11420072                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst               6372811                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               5047261                       # number of overall hits (Count)
system.l2.overallHits::total                 11420072                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst               895397                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              9262747                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                10158144                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst              895397                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             9262747                       # number of overall misses (Count)
system.l2.overallMisses::total               10158144                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     76025945000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    764964191500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       840990136500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    76025945000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   764964191500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      840990136500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst            7268208                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           14310008                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              21578216                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst           7268208                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          14310008                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             21578216                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.123194                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.647292                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.470759                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.123194                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.647292                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.470759                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84907.527052                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82585.024885                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82789.743530                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84907.527052                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82585.024885                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82789.743530                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               647636                       # number of writebacks (Count)
system.l2.writebacks::total                    647636                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                905                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 33                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   938                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst               905                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                33                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  938                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst           894492                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          9262714                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            10157206                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst          894492                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         9262714                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           10157206                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  67033795011                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 672335977501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   739369772512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  67033795011                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 672335977501                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  739369772512                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.123069                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.647289                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.470716                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.123069                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.647289                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.470716                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74940.631119                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72585.203160                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72792.633379                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74940.631119                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72585.203160                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72792.633379                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       10934399                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        40356                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          40356                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst         6372811                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            6372811                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst        895397                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           895397                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  76025945000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  76025945000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst      7268208                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        7268208                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.123194                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.123194                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84907.527052                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84907.527052                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst          905                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            905                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst       894492                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       894492                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  67033795011                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  67033795011                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.123069                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.123069                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74940.631119                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74940.631119                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             475308                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                475308                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           445988                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              445988                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  35195484000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    35195484000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         921296                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            921296                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.484088                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.484088                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78915.764550                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78915.764550                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              2                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 2                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data       445986                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          445986                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  30735558500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  30735558500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.484085                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.484085                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68915.971578                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68915.971578                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        4571953                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           4571953                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      8816759                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         8816759                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 729768707500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 729768707500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     13388712                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      13388712                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.658522                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.658522                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82770.631192                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82770.631192                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           31                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            31                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      8816728                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      8816728                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 641600419001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 641600419001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.658520                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.658520                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72770.807833                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72770.807833                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data             11862                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                11862                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data             655                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                655                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data     17675000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total      17675000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data         12517                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            12517                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.052329                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.052329                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data 26984.732824                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 26984.732824                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          655                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            655                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data     12594000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     12594000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.052329                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.052329                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 19227.480916                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19227.480916                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      7259575                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          7259575                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      7259575                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      7259575                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2325138                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2325138                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2325138                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2325138                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.195345                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     42848420                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10938495                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.917213                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     358.648271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       444.315058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3292.232015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.087561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.108475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.803768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   48                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  641                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3407                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  354056599                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 354056599                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    645390.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples    894395.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   9204139.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001564276250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39736                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39736                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            20287060                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             606262                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    10156414                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     647636                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  10156414                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   647636                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  57880                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2246                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              10156414                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               647636                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 5811735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2485579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1277740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  516257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    6332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  35470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  39419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  39856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  39927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  39902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  39906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  39933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  39950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  40026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  40311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  40307                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  40590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  41082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  40047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  39999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  39754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     254.114053                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    149.636709                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    483.734668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         36509     91.88%     91.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023         1932      4.86%     96.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535          536      1.35%     98.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047          286      0.72%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559          159      0.40%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071          105      0.26%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583           61      0.15%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095           32      0.08%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607           16      0.04%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119           17      0.04%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631           19      0.05%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143           18      0.05%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655           13      0.03%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            8      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            4      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-10751            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         39736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        39736                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.241242                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.228299                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.671246                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            34860     87.73%     87.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              709      1.78%     89.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3680      9.26%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              436      1.10%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               47      0.12%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         39736                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3704320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               650010496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             41448704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              978456276.84171283                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              62392445.73022127                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  664321886000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      61488.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     57241280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    589064896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     41303168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 86164900.497935965657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 886715289.222515583038                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 62173371.402063906193                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       894492                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      9261922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       647636                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  30147193250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 288765621000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 16146383473750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33703.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31177.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  24931263.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     57247488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    592763008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      650010496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     57247488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     57247488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     41448704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     41448704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       894492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      9261922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        10156414                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       647636                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         647636                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       86174245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      892282031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         978456277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     86174245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      86174245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     62392446                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         62392446                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     62392446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      86174245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     892282031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1040848723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             10098534                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              645362                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       614757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       566977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       674415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       476853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       660986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       569050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       701699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       670651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       712661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       597357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       736361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       773483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       466059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       535700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       676143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       665382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        93762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        51391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        36318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        26077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        21657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        38714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        25849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        31193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        30883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        47362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        28708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        43107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        32229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        29704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        80232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            129565301750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           50492670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       318912814250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12830.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31580.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             7766600                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             368261                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           57.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2609026                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   263.549643                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   163.980510                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   282.907758                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1006060     38.56%     38.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       692971     26.56%     65.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       288426     11.05%     76.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       175489      6.73%     82.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       103060      3.95%     86.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        69277      2.66%     89.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        59957      2.30%     91.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        38237      1.47%     93.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       175549      6.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2609026                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         646306176                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       41303168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              972.880190                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               62.173371                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      9432511200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      5013479625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    35238670320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1680547680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 52440470160.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 274341340860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  24075543840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  402222563685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   605.462826                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60176977000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22182940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 581962558500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      9195998700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4887774045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    36864862440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1688241960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 52440470160.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 281898580410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  17711552640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  404687480355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   609.173248                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43554341500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22182940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 598585194000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             9711220                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        647636                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9504132                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1447                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             445194                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            445194                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9711220                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     30466043                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     30466043                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                30466043                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    691459200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    691459200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                691459200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           10157861                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 10157861    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             10157861                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         25706987500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        53575851500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       20309629                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     10155049                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           20676735                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2972774                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      7276899                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         22271121                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            12517                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           12517                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            921296                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           921296                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        7288023                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      13388712                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21833130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     42954546                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               64787676                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    930886848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1064649344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1995536192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10954214                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  42716864                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          32544947                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.049016                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.216386                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                30953118     95.11%     95.11% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1588426      4.88%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    3403      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            32544947                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 664322475500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        31200547921                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       10938609823                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       21477049918                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      43196943                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     21589367                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       538504                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1053288                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1049885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         3403                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
