    Lattice Mapping Report File for Design Module 'final_proj_fpga_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Sat Dec  3 20:14:58 2022

Design Information
------------------

Command line:   map -i final_proj_fpga_impl_1_syn.udb -pdc
     C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/pinout.pdc -o
     final_proj_fpga_impl_1_map.udb -mp final_proj_fpga_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  86 out of  5280 (2%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           159 out of  5280 (3%)
      Number of logic LUT4s:              88
      Number of inserted feedthru LUT4s:  33
      Number of replicated LUT4s:          4
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net int_osc: 75 loads, 75 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
   Number of Clock Enables:  6
      Net n192: 17 loads, 17 SLICEs
      Net n187: 19 loads, 19 SLICEs
      Net n512: 1 loads, 1 SLICEs
      Net fsm.n176: 4 loads, 4 SLICEs
      Net fsm.n492: 3 loads, 3 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  6
      Net n210: 17 loads, 17 SLICEs
      Net fsm.state_2__N_74: 20 loads, 20 SLICEs
      Net fsm.n302: 1 loads, 1 SLICEs
      Net fsm.n205: 4 loads, 4 SLICEs
      Net fsm.state_FSM_illegal: 5 loads, 5 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n125: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net fsm.state_2__N_74: 20 loads
      Net n187: 20 loads
      Net n210: 18 loads
      Net n192: 17 loads
      Net fsm.synched_cols[3]: 12 loads
      Net fsm.synched_cols[1]: 11 loads
      Net fsm.synched_cols[2]: 11 loads
      Net n50: 10 loads
      Net reset_c: 9 loads
      Net done_c: 8 loads




   Number of warnings:  8
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map:
     C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/pinout.pdc
     (19) : No port matched 'crct_led'.
WARNING - map:
     C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/pinout.pdc
     (20) : No port matched 'incrct_led'.
WARNING - map: No port matched 'crct_led'.
WARNING - map: Can't resolve object 'crct_led' in constraint 'ldc_set_location
     -site {38} [get_ports crct_led]'.
WARNING - map: No port matched 'incrct_led'.
WARNING - map: Can't resolve object 'incrct_led' in constraint 'ldc_set_location
     -site {42} [get_ports incrct_led]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {38} [get_ports
     crct_led]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {42} [get_ports
     incrct_led]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[2]             | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| crct_pwd            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| incrct_pwd          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[3]             | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[2]             | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[1]             | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[0]             | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  10

ASIC Components
---------------

Instance Name: fsm/synch/mid1_i3
         Type: IOLOGIC
Instance Name: fsm/synch/mid1_i0
         Type: IOLOGIC
Instance Name: fsm/synch/mid1_i1
         Type: IOLOGIC
Instance Name: fsm/synch/mid1_i2
         Type: IOLOGIC
Instance Name: hf_osc
         Type: HFOSC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 58 MB

                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
