Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 04:43:49 2024
| Host         : DB3F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   297 |
| Unused register locations in slices containing registers |  1320 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             140 |           50 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          776 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal      |          Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------+-----------------------------------+------------------+----------------+
|  ucpuclk/inst/clk_out2 |                                 |                                   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              1 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register_reg[31][30]_0   |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register_reg[23][23]_0   |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register_reg[31][30]_0   |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register_reg[23][23]_0   |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  ucpuclk/inst/clk_out2 |                                 | uclkconv/udb/last_signal_reg_0    |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register_reg[31][30]_0   |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register_reg[23][23]_0   |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  uled/clkout_reg_n_0   |                                 | uIFetch/AR[0]                     |                1 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register_reg[23][23]_0   |                2 |              2 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register_reg[31][30]_0   |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              3 |
| ~ucpuclk/inst/clk_out2 |                                 | uclkconv/udb/last_signal_reg_0    |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              3 |
|  useg/clkout_reg_n_0   |                                 | uDecoder/Register_reg[23][23]_0   |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register_reg[31][30]_0   |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register_reg[31][30]_0   |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register_reg[31][30]_0   |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register_reg[31][30]_0   |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register_reg[31][30]_0   |                2 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register_reg[31][30]_0   |                3 |              3 |
| ~inter_clk_BUFG        |                                 |                                   |                1 |              3 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[16][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[18][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[11][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[19][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                1 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[15][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                1 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[0][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[10][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[13][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[21][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[23][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                1 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                1 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[1][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[25][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[20][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[22][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[29][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                1 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[2][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[26][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[30][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[3][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[4][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[24][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[28][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][22]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][10]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[27][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/E[0]                    | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[5][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[8][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[17][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[7][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[6][31][0]  | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][19]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][22]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][10]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][19]_i_2_n_0 |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[9][31][0]  | uDecoder/Register[31][14]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[14][31][0] | uDecoder/Register[31][5]_i_2_n_0  |                4 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][27]_i_2_n_0 |                3 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][22]_i_2_n_0 |                2 |              4 |
|  inter_clk_BUFG        | uIFetch/Register_reg[12][31][0] | uDecoder/Register[31][23]_i_2_n_0 |                3 |              4 |
|  ucpuclk/inst/clk_out1 |                                 | uclkconv/enter_cnt0               |               12 |             32 |
| ~inter_clk_BUFG        |                                 | uDecoder/Register_reg[31][30]_0   |                8 |             32 |
|  ucpuclk/inst/clk_out1 |                                 | uDecoder/Register_reg[23][23]_0   |               26 |             66 |
+------------------------+---------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                    29 |
| 3      |                    53 |
| 4      |                   203 |
| 16+    |                     3 |
+--------+-----------------------+


