INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240521_SV_adder/20240521_SV_adder.srcs/sim_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
