{

    "RUN_KLAYOUT_DRC": 0,
    "RUN_KLAYOUT_XOR": 0,
    "RUN_MAGIC_DRC": 0,

    "DESIGN_NAME": "user_proj_example",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_proj_example.v"
    ],
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "user_proj_example.clk",

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2700 1600",
    "FP_CORE_UTIL": 45,
    "PL_TARGET_DENSITY": 0.55,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

    "PL_RESIZER_MAX_WIRE_LENGTH": 250,
    "GLB_RESIZER_MAX_WIRE_LENGTH": 250,

    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.8,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.8,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.5,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.5,
    "PL_RESIZER_MAX_SLEW_MARGIN": 50,
    "PL_RESIZER_MAX_CAP_MARGIN": 50,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 35,
    "GLB_RESIZER_MAX_CAP_MARGIN": 35,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "RUN_CVC": 1,
    "RT_MAX_LAYER": "met4"
}