<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Signal Declaration</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icon.svg" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto; width: 50px; height: 50px" />
            VHDLref
        </a>
    </h2>
</span>

<hr>

<h1>Signal Declaration</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Declaration
                
                
            </td>

            
            
            <td style="border: 0px solid transparent; width: 24%">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Architecture
                
                
            </td>
            
        </tr>

        
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<!-- include the vhdl tag to highlight as vhdl -->
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">signal</span> <span class="n">signal_name</span> <span class="p">:</span> <span class="k">type</span><span class="p">;</span>
</code></pre></div></div>

<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">signal</span> <span class="n">signal_name</span> <span class="p">:</span> <span class="k">type</span> <span class="p">:</span><span class="o">=</span> <span class="n">initial_value</span><span class="p">;</span>
</code></pre></div></div>

<p>See LRM section 4.3.1.2</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">signal</span> <span class="n">SUM</span><span class="p">,</span> <span class="n">CARRY1</span><span class="p">,</span> <span class="n">CARRY2</span> <span class="p">:</span> <span class="kt">bit</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">COUNT</span> <span class="p">:</span> <span class="kt">integer</span> <span class="k">range</span> <span class="mi">0</span> <span class="k">to</span> <span class="mi">15</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">CLK</span><span class="p">,</span> <span class="n">RESET</span> <span class="p">:</span> <span class="kt">std_ulogic</span> <span class="p">:</span><span class="o">=</span> <span class="sc">'0'</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">ALARM_TIME</span> <span class="p">:</span> <span class="n">T_CLOCK_TIME</span> <span class="p">:</span><span class="o">=</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">signal</span> <span class="n">CONDITION</span> <span class="p">:</span> <span class="kt">boolean</span> <span class="p">:</span><span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
</code></pre></div></div>

<p>During elaboration, each signal is set to an initial value. If a signal is not given an explicit initial value, it will default to the leftmost value (‘left) of its declared type:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">signal</span> <span class="n">I</span> <span class="p">:</span> <span class="kt">integer</span> <span class="k">range</span> <span class="mi">0</span> <span class="k">to</span> <span class="mi">3</span><span class="p">;</span> <span class="c1">-- I will initialise to 0</span>
<span class="k">signal</span> <span class="n">X</span> <span class="p">:</span> <span class="kt">std_logic</span><span class="p">;</span> <span class="c1">-- X will initialise to 'U'</span>
</code></pre></div></div>

<p>A signal which is driven by more than one process, concurrent statement, or component instance must be declared with a resolved type, i.e. std_logic or std_logic_vector:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">COND</span> <span class="k">of</span> <span class="n">TRI_STATE</span> <span class="k">is</span>
    <span class="k">signal</span> <span class="n">TRI_BIT</span><span class="p">:</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
    <span class="n">TRI_BIT</span> <span class="o">&lt;=</span> <span class="n">BIT_1</span> <span class="k">when</span> <span class="n">EN_1</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="sc">'Z'</span><span class="p">;</span>
    <span class="n">TRI_BIT</span> <span class="o">&lt;=</span> <span class="n">BIT_2</span> <span class="k">when</span> <span class="n">EN_2</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="sc">'Z'</span><span class="p">;</span>
<span class="k">end</span> <span class="n">COND</span><span class="p">;</span>
</code></pre></div></div>

<p>Signals may not be declared in a processor subprogram (except as formal parameters).</p>

<p>Ports declared in an entity are accessible as signals within the associated architecture(s) and do not need to be redeclared.</p>

<p>A signal of a <strong>resolved type</strong> may be declared as a <strong>guarded resolved</strong> signal. This is required if all drivers to a signal may be turned off, through guarded assignments.</p>

<p>signal signal_name : resolved_type signal_kind;</p>

<p>The “signal kind” keyword may be <strong>register</strong> or <strong>bus</strong>. Guarded resolved signals of kind <strong>register</strong> retain their current value when drive is turned off, where signals of kind <strong>bus</strong> rely on the resolution function to provide a “no-drive” value.</p>

<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p>Signals are supported for synthesis, providing they are of a type acceptable to the logic synthesis tool.</p>

<p>The signal kinds <strong>register</strong> and <strong>bus</strong> are usually ignored.</p>

<p>Only certain resolved signal types are supported. Most tools recognize the <strong>std_logic_1164</strong> types.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>Signal Declarations have not changed in VHDL-93.</p>



<br>
<hr>


        <div id="footer">
            <h6>v1.0 - &copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
