Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'lcd_data' [C:/Users/user/Desktop/github/ece/final/final.srcs/sim_1/new/final_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece/final/final.srcs/sources_1/new/final.v" Line 1. Module final doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece/final/final.srcs/sources_1/imports/new/oneshot_universal.v" Line 1. Module oneshot_universal(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece/final/final.srcs/sources_1/new/final.v" Line 1. Module final doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece/final/final.srcs/sources_1/imports/new/oneshot_universal.v" Line 1. Module oneshot_universal(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.oneshot_universal(WIDTH=2)
Compiling module xil_defaultlib.final
Compiling module xil_defaultlib.final_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_tb_behav
