`timescale 1 ns/100 ps

module updatePixel_tb; 

reg clock, reset