#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019bd847ae80 .scope module, "freq_div_ev_tb" "freq_div_ev_tb" 2 4;
 .timescale -9 -9;
v0000019bd847b9f0_0 .var "clk", 0 0;
v0000019bd847ba90_0 .net "clk_by4", 0 0, v0000019bd8355c60_0;  1 drivers
v0000019bd847bb30_0 .var "reset", 0 0;
S_0000019bd847d6e0 .scope module, "DUT" "freq_div_ev" 2 8, 3 1 0, S_0000019bd847ae80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk_by4";
L_0000019bd8355e40 .functor NOT 1, v0000019bd8355c60_0, C4<0>, C4<0>, C4<0>;
v0000019bd847b770_0 .net "clk", 0 0, v0000019bd847b9f0_0;  1 drivers
v0000019bd847b810_0 .net "clk_by2", 0 0, v0000019bd847b0b0_0;  1 drivers
v0000019bd847b8b0_0 .net "clk_by4", 0 0, v0000019bd8355c60_0;  alias, 1 drivers
v0000019bd847b950_0 .net "reset", 0 0, v0000019bd847bb30_0;  1 drivers
S_0000019bd847d870 .scope module, "d1" "d_ff" 3 7, 3 12 0, S_0000019bd847d6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0000019bd8323240_0 .net "D", 0 0, L_0000019bd8355e40;  1 drivers
v0000019bd847b0b0_0 .var "Q", 0 0;
v0000019bd847da00_0 .net "clk", 0 0, v0000019bd847b9f0_0;  alias, 1 drivers
v0000019bd847daa0_0 .net "reset", 0 0, v0000019bd847bb30_0;  alias, 1 drivers
E_0000019bd83470d0 .event posedge, v0000019bd847da00_0;
S_0000019bd8355a30 .scope module, "d2" "d_ff" 3 8, 3 12 0, S_0000019bd847d6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0000019bd8355bc0_0 .net "D", 0 0, v0000019bd847b0b0_0;  alias, 1 drivers
v0000019bd8355c60_0 .var "Q", 0 0;
v0000019bd8355d00_0 .net "clk", 0 0, v0000019bd847b9f0_0;  alias, 1 drivers
v0000019bd8355da0_0 .net "reset", 0 0, v0000019bd847bb30_0;  alias, 1 drivers
    .scope S_0000019bd847d870;
T_0 ;
    %wait E_0000019bd83470d0;
    %load/vec4 v0000019bd847daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019bd847b0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019bd8323240_0;
    %store/vec4 v0000019bd847b0b0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019bd8355a30;
T_1 ;
    %wait E_0000019bd83470d0;
    %load/vec4 v0000019bd8355da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019bd8355c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019bd8355bc0_0;
    %store/vec4 v0000019bd8355c60_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019bd847ae80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019bd847b9f0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0000019bd847b9f0_0;
    %inv;
    %store/vec4 v0000019bd847b9f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000019bd847ae80;
T_3 ;
    %vpi_call 2 15 "$dumpfile", "freq_div_ev.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019bd847ae80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019bd847bb30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019bd847bb30_0, 0, 1;
    %delay 220, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\freq_div_ev_tb.v";
    "./freq_div_ev.v";
