INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/4bit ALU/4bit ALU.srcs/sources_1/new/4bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/4bit ALU/4bit ALU.srcs/sim_1/new/4bit alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/4bit ALU/4bit ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
