Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb  9 12:44:38 2022
| Host         : DESKTOP-9EEIGPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputXY[0]
                            (input port)
  Destination:            outputSF[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.572ns  (logic 5.581ns (33.679%)  route 10.991ns (66.321%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  inputXY[0] (IN)
                         net (fo=0)                   0.000     0.000    inputXY[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inputXY_IBUF[0]_inst/O
                         net (fo=11, routed)          4.367     5.825    inputXY_IBUF[0]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.152     5.977 f  outputSF_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.433     6.410    outputSF_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.326     6.736 r  outputSF_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.586     7.322    outputSF_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.446 r  outputSF_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.604    13.050    outputSF_IBUF[4]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.572 r  outputSF_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.572    outputSF[4]
    L1                                                                r  outputSF[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[3]
                            (input port)
  Destination:            output7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.524ns  (logic 5.713ns (34.574%)  route 10.811ns (65.426%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  inputB[3] (IN)
                         net (fo=0)                   0.000     0.000    inputB[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  inputB_IBUF[3]_inst/O
                         net (fo=7, routed)           3.958     5.412    inputB_IBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.536 f  outputSF_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     6.203    outputSF_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  outputSF_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.032     7.359    outputSF_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.918    10.401    outputSF_IBUF[1]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152    10.553 r  output7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.237    12.790    output7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.735    16.524 r  output7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.524    output7[6]
    W7                                                                r  output7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[3]
                            (input port)
  Destination:            output7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.116ns  (logic 5.480ns (34.002%)  route 10.636ns (65.998%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  inputB[3] (IN)
                         net (fo=0)                   0.000     0.000    inputB[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  inputB_IBUF[3]_inst/O
                         net (fo=7, routed)           3.958     5.412    inputB_IBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.536 f  outputSF_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     6.203    outputSF_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  outputSF_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.032     7.359    outputSF_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.918    10.401    outputSF_IBUF[1]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.525 r  output7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.062    12.586    output7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.116 r  output7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.116    output7[5]
    W6                                                                r  output7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[3]
                            (input port)
  Destination:            output7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.011ns  (logic 5.716ns (35.700%)  route 10.295ns (64.300%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  inputB[3] (IN)
                         net (fo=0)                   0.000     0.000    inputB[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  inputB_IBUF[3]_inst/O
                         net (fo=7, routed)           3.958     5.412    inputB_IBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.536 f  outputSF_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     6.203    outputSF_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  outputSF_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.032     7.359    outputSF_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.717    10.200    outputSF_IBUF[1]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.150    10.350 r  output7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.922    12.272    output7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    16.011 r  output7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.011    output7[3]
    V8                                                                r  output7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[3]
                            (input port)
  Destination:            output7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.925ns  (logic 5.486ns (34.446%)  route 10.440ns (65.554%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  inputB[3] (IN)
                         net (fo=0)                   0.000     0.000    inputB[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  inputB_IBUF[3]_inst/O
                         net (fo=7, routed)           3.958     5.412    inputB_IBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.536 f  outputSF_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     6.203    outputSF_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  outputSF_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.032     7.359    outputSF_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.717    10.200    outputSF_IBUF[1]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.324 r  output7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.066    12.390    output7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.925 r  output7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.925    output7[4]
    U8                                                                r  output7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputXY[1]
                            (input port)
  Destination:            output7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.799ns  (logic 5.717ns (36.188%)  route 10.082ns (63.812%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  inputXY[1] (IN)
                         net (fo=0)                   0.000     0.000    inputXY[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  inputXY_IBUF[1]_inst/O
                         net (fo=11, routed)          4.415     5.879    inputXY_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  outputSF_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.621     6.624    outputSF_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.748 f  outputSF_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.181    outputSF_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.305 r  outputSF_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.641     9.946    outputSF_IBUF[3]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.146    10.092 r  output7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.971    12.063    output7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    15.799 r  output7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.799    output7[0]
    U7                                                                r  output7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputXY[1]
                            (input port)
  Destination:            output7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.663ns  (logic 5.480ns (34.985%)  route 10.183ns (65.015%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  inputXY[1] (IN)
                         net (fo=0)                   0.000     0.000    inputXY[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  inputXY_IBUF[1]_inst/O
                         net (fo=11, routed)          4.415     5.879    inputXY_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  outputSF_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.621     6.624    outputSF_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.748 f  outputSF_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.181    outputSF_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.305 r  outputSF_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.641     9.946    outputSF_IBUF[3]
    SLICE_X56Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.070 r  output7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.073    12.143    output7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.663 r  output7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.663    output7[2]
    U5                                                                r  output7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[3]
                            (input port)
  Destination:            output7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.661ns  (logic 5.455ns (34.830%)  route 10.207ns (65.170%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  inputB[3] (IN)
                         net (fo=0)                   0.000     0.000    inputB[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  inputB_IBUF[3]_inst/O
                         net (fo=7, routed)           3.958     5.412    inputB_IBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.536 f  outputSF_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     6.203    outputSF_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  outputSF_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.032     7.359    outputSF_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.633    10.116    outputSF_IBUF[1]
    SLICE_X56Y17         LUT4 (Prop_lut4_I2_O)        0.124    10.240 r  output7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917    12.157    output7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.661 r  output7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.661    output7[1]
    V5                                                                r  output7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[3]
                            (input port)
  Destination:            outputSF[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.458ns  (logic 5.356ns (39.799%)  route 8.102ns (60.201%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  inputB[3] (IN)
                         net (fo=0)                   0.000     0.000    inputB[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  inputB_IBUF[3]_inst/O
                         net (fo=7, routed)           3.958     5.412    inputB_IBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.536 f  outputSF_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     6.203    outputSF_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  outputSF_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.032     7.359    outputSF_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.446     9.929    outputSF_IBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.458 r  outputSF_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.458    outputSF[1]
    E19                                                               r  outputSF[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputXY[1]
                            (input port)
  Destination:            outputSF[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.534ns  (logic 5.345ns (42.642%)  route 7.189ns (57.358%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  inputXY[1] (IN)
                         net (fo=0)                   0.000     0.000    inputXY[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  inputXY_IBUF[1]_inst/O
                         net (fo=11, routed)          4.415     5.879    inputXY_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  outputSF_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.621     6.624    outputSF_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.748 f  outputSF_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.181    outputSF_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.305 r  outputSF_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.720     9.025    outputSF_IBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.534 r  outputSF_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.534    outputSF[3]
    V19                                                               r  outputSF[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputA[3]
                            (input port)
  Destination:            outputSF[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.472ns (63.200%)  route 0.857ns (36.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  inputA[3] (IN)
                         net (fo=0)                   0.000     0.000    inputA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  inputA_IBUF[3]_inst/O
                         net (fo=3, routed)           0.494     0.711    inputA_IBUF[3]
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  outputSF_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.362     1.119    outputSF_IBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.329 r  outputSF_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.329    outputSF[3]
    V19                                                               r  outputSF[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[2]
                            (input port)
  Destination:            outputSF[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.479ns (61.954%)  route 0.908ns (38.046%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  inputA[2] (IN)
                         net (fo=0)                   0.000     0.000    inputA[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  inputA_IBUF[2]_inst/O
                         net (fo=3, routed)           0.528     0.760    inputA_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.805 r  outputSF_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.380     1.185    outputSF_IBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.387 r  outputSF_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.387    outputSF[2]
    U19                                                               r  outputSF[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputB[0]
                            (input port)
  Destination:            outputSF[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.544ns (59.759%)  route 1.040ns (40.241%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  inputB[0] (IN)
                         net (fo=0)                   0.000     0.000    inputB[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  inputB_IBUF[0]_inst/O
                         net (fo=4, routed)           0.516     0.750    inputB_IBUF[0]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.042     0.792 r  outputSF_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           0.524     1.316    outputSF_IBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.584 r  outputSF_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.584    outputSF[0]
    U16                                                               r  outputSF[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[1]
                            (input port)
  Destination:            outputSF[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.505ns (55.208%)  route 1.221ns (44.792%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  inputA[1] (IN)
                         net (fo=0)                   0.000     0.000    inputA[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inputA_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.801    inputA_IBUF[1]
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.846 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.650     1.495    outputSF_IBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.726 r  outputSF_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.726    outputSF[1]
    E19                                                               r  outputSF[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[3]
                            (input port)
  Destination:            output7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.501ns  (logic 1.512ns (43.195%)  route 1.989ns (56.805%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  inputA[3] (IN)
                         net (fo=0)                   0.000     0.000    inputA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  inputA_IBUF[3]_inst/O
                         net (fo=3, routed)           0.494     0.711    inputA_IBUF[3]
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  outputSF_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.018     1.775    outputSF_IBUF[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  output7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.295    output7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.501 r  output7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.501    output7[1]
    V5                                                                r  output7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[1]
                            (input port)
  Destination:            output7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.683ns  (logic 1.540ns (41.821%)  route 2.143ns (58.179%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  inputA[1] (IN)
                         net (fo=0)                   0.000     0.000    inputA[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inputA_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.801    inputA_IBUF[1]
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.846 r  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.022     1.868    outputSF_IBUF[1]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.913 r  output7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.462    output7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.683 r  output7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.683    output7[2]
    U5                                                                r  output7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[1]
                            (input port)
  Destination:            output7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.713ns  (logic 1.616ns (43.520%)  route 2.097ns (56.480%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  inputA[1] (IN)
                         net (fo=0)                   0.000     0.000    inputA[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inputA_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.801    inputA_IBUF[1]
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.846 f  outputSF_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.022     1.868    outputSF_IBUF[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I1_O)        0.043     1.911 r  output7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.414    output7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     3.713 r  output7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    output7[0]
    U7                                                                r  output7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[2]
                            (input port)
  Destination:            output7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.749ns  (logic 1.552ns (41.389%)  route 2.198ns (58.611%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  inputA[2] (IN)
                         net (fo=0)                   0.000     0.000    inputA[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  inputA_IBUF[2]_inst/O
                         net (fo=3, routed)           0.528     0.760    inputA_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.805 r  outputSF_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.148     1.953    outputSF_IBUF[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.998 r  output7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.519    output7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.749 r  output7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.749    output7[5]
    W6                                                                r  output7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[2]
                            (input port)
  Destination:            output7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.842ns  (logic 1.558ns (40.545%)  route 2.284ns (59.455%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  inputA[2] (IN)
                         net (fo=0)                   0.000     0.000    inputA[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  inputA_IBUF[2]_inst/O
                         net (fo=3, routed)           0.528     0.760    inputA_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.805 r  outputSF_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.232     2.037    outputSF_IBUF[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.082 r  output7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.606    output7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.842 r  output7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.842    output7[4]
    U8                                                                r  output7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputA[2]
                            (input port)
  Destination:            output7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.863ns  (logic 1.623ns (42.019%)  route 2.240ns (57.981%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  inputA[2] (IN)
                         net (fo=0)                   0.000     0.000    inputA[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  inputA_IBUF[2]_inst/O
                         net (fo=3, routed)           0.528     0.760    inputA_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.805 r  outputSF_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.232     2.037    outputSF_IBUF[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.044     2.081 r  output7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.561    output7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.863 r  output7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.863    output7[3]
    V8                                                                r  output7[3] (OUT)
  -------------------------------------------------------------------    -------------------





