
*** Running vivado
    with args -log addition_1clk.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source addition_1clk.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source addition_1clk.tcl -notrace
Command: link_design -top addition_1clk -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.484 ; gain = 0.000 ; free physical = 21149 ; free virtual = 33748
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/temp_500MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/temp_500MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.953 ; gain = 0.000 ; free physical = 21042 ; free virtual = 33641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2162.922 ; gain = 456.352 ; free physical = 21038 ; free virtual = 33637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2245.766 ; gain = 82.844 ; free physical = 21023 ; free virtual = 33622

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 28678394f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.625 ; gain = 431.859 ; free physical = 20641 ; free virtual = 33240

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28678394f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2956.516 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 28678394f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2956.516 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 232002750

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2956.516 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 232002750

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2988.531 ; gain = 32.016 ; free physical = 20389 ; free virtual = 32988
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 232002750

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2988.531 ; gain = 32.016 ; free physical = 20389 ; free virtual = 32988
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 232002750

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2988.531 ; gain = 32.016 ; free physical = 20389 ; free virtual = 32988
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2988.531 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988
Ending Logic Optimization Task | Checksum: 19e1dca39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2988.531 ; gain = 32.016 ; free physical = 20389 ; free virtual = 32988

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19e1dca39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2988.531 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19e1dca39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2988.531 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2988.531 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988
Ending Netlist Obfuscation Task | Checksum: 19e1dca39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2988.531 ; gain = 0.000 ; free physical = 20389 ; free virtual = 32988
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2988.531 ; gain = 825.609 ; free physical = 20389 ; free virtual = 32988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.543 ; gain = 16.008 ; free physical = 20385 ; free virtual = 32985
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file addition_1clk_drc_opted.rpt -pb addition_1clk_drc_opted.pb -rpx addition_1clk_drc_opted.rpx
Command: report_drc -file addition_1clk_drc_opted.rpt -pb addition_1clk_drc_opted.pb -rpx addition_1clk_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20371 ; free virtual = 32971
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10cb94169

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20371 ; free virtual = 32971
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20371 ; free virtual = 32971

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea62845f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20356 ; free virtual = 32955

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: fc5a2023

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32962

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fc5a2023

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20365 ; free virtual = 32964
Phase 1 Placer Initialization | Checksum: fc5a2023

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20365 ; free virtual = 32964

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fc5a2023

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20365 ; free virtual = 32964

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fc5a2023

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20365 ; free virtual = 32964

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fc5a2023

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20365 ; free virtual = 32964

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 13ab8002e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20369 ; free virtual = 32968
Phase 2 Global Placement | Checksum: 13ab8002e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20369 ; free virtual = 32968

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13ab8002e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20369 ; free virtual = 32968

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab3f86cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20369 ; free virtual = 32968

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1448f6ecc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20369 ; free virtual = 32968

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1448f6ecc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20369 ; free virtual = 32968

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963
Phase 3 Detail Placement | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963
Phase 4.3 Placer Reporting | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199e72e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963
Ending Placer Task | Checksum: 1075dc795

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20363 ; free virtual = 32963
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20381 ; free virtual = 32981
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file addition_1clk_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20350 ; free virtual = 32949
INFO: [runtcl-4] Executing : report_utilization -file addition_1clk_utilization_placed.rpt -pb addition_1clk_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file addition_1clk_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20355 ; free virtual = 32954
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20346 ; free virtual = 32945
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3132.602 ; gain = 0.000 ; free physical = 20345 ; free virtual = 32945
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e12b92ed ConstDB: 0 ShapeSum: 263234a8 RouteDB: 0
Post Restoration Checksum: NetGraph: 30cfa934 NumContArr: 5b3e43c4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8c0decf8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.969 ; gain = 57.980 ; free physical = 20221 ; free virtual = 32821

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8c0decf8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3245.969 ; gain = 89.980 ; free physical = 20182 ; free virtual = 32782

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8c0decf8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3245.969 ; gain = 89.980 ; free physical = 20182 ; free virtual = 32782
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e5bf18ac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3265.266 ; gain = 109.277 ; free physical = 20161 ; free virtual = 32761

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e5bf18ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20169 ; free virtual = 32768

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e5bf18ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20169 ; free virtual = 32768
Phase 3 Initial Routing | Checksum: 69c7a8f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772
Phase 4 Rip-up And Reroute | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772
Phase 5 Delay and Skew Optimization | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772
Phase 6.1 Hold Fix Iter | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772
Phase 6 Post Hold Fix | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00491796 %
  Global Horizontal Routing Utilization  = 0.0029838 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3268.875 ; gain = 112.887 ; free physical = 20172 ; free virtual = 32772

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3284.883 ; gain = 128.895 ; free physical = 20172 ; free virtual = 32772

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 838f0ea9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3284.883 ; gain = 128.895 ; free physical = 20172 ; free virtual = 32772
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3284.883 ; gain = 128.895 ; free physical = 20211 ; free virtual = 32810

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3284.883 ; gain = 152.281 ; free physical = 20211 ; free virtual = 32810
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3284.883 ; gain = 0.000 ; free physical = 20211 ; free virtual = 32811
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file addition_1clk_drc_routed.rpt -pb addition_1clk_drc_routed.pb -rpx addition_1clk_drc_routed.rpx
Command: report_drc -file addition_1clk_drc_routed.rpt -pb addition_1clk_drc_routed.pb -rpx addition_1clk_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file addition_1clk_methodology_drc_routed.rpt -pb addition_1clk_methodology_drc_routed.pb -rpx addition_1clk_methodology_drc_routed.rpx
Command: report_methodology -file addition_1clk_methodology_drc_routed.rpt -pb addition_1clk_methodology_drc_routed.pb -rpx addition_1clk_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/ADD1CLK/500MHz/impl_ADD1CLK_500MHz.runs/impl_1/addition_1clk_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file addition_1clk_power_routed.rpt -pb addition_1clk_power_summary_routed.pb -rpx addition_1clk_power_routed.rpx
Command: report_power -file addition_1clk_power_routed.rpt -pb addition_1clk_power_summary_routed.pb -rpx addition_1clk_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file addition_1clk_route_status.rpt -pb addition_1clk_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file addition_1clk_timing_summary_routed.rpt -pb addition_1clk_timing_summary_routed.pb -rpx addition_1clk_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file addition_1clk_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file addition_1clk_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file addition_1clk_bus_skew_routed.rpt -pb addition_1clk_bus_skew_routed.pb -rpx addition_1clk_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 10:57:41 2025...
