<module name="PRUSS1_INTC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_INTC_REVID" acronym="PRUSS_INTC_REVID" offset="0x0" page="2" width="32" description="Revision ID Register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_CR" acronym="PRUSS_INTC_CR" offset="0x4" page="2" width="32" description="The Control Register holds global control parameters and can forces a soft reset on the module.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="PRIORITY_HOLD_MODE" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="NEST_MODE" width="2" begin="3" end="2" resetval="0x0" description="The nesting mode. 0 = no nesting 1 = automatic individual nesting (per host interrupt) 2 = automatic global nesting (over all host interrupts) 3 = manual nesting" range="" rwaccess="RW"/>
    <bitfield id="WAKEUP_MODE" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_GER" acronym="PRUSS_INTC_GER" offset="0x10" page="2" width="32" description="The Global Host Interrupt Enable Register enables all the host interrupts. Individual host interrupts are still enabled or disabled from their individual enables and are not overridden by the global enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE_HINT_ANY" width="1" begin="0" end="0" resetval="0" description="The current global enable value when read. Writes set the global enable." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_GNLR" acronym="PRUSS_INTC_GNLR" offset="0x1C" page="2" width="32" description="The Global Nesting Level Register allows the checking and setting of the global nesting level across all host interrupts when automatic global nesting mode is set. The nesting level is the channel (and all of lower priority) that are nested out because of a current interrupt. This register is only available when nesting is configured.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Always read as 0. Writes of 1 override the automatic nesting and set the nesting_level to the written data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="GLB_NEST_LEVEL" width="9" begin="8" end="0" resetval="0x100" description="The current global nesting level (highest channel that is nested). Writes set the nesting level. In auto nesting mode this value is updated internally unless the auto_override bit is set." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SISR" acronym="PRUSS_INTC_SISR" offset="0x20" page="2" width="32" description="The System Interrupt Status Indexed Set Register allows setting the status of an interrupt. The interrupt to set is the index value written. This sets the Raw Status Register bit of the given index.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_SET_INDEX" width="10" begin="9" end="0" resetval="0x00" description="Writes set the status of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_SICR" acronym="PRUSS_INTC_SICR" offset="0x24" page="2" width="32" description="The System Interrupt Status Indexed Clear Register allows clearing the status of an interrupt. The interrupt to clear is the index value written. This clears the Raw Status Register bit of the given index.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes clear the status of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_EISR" acronym="PRUSS_INTC_EISR" offset="0x28" page="2" width="32" description="The System Interrupt Enable Indexed Set Register allows enabling an interrupt. The interrupt to enable is the index value written. This sets the Enable Register bit of the given index.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes set the enable of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_EICR" acronym="PRUSS_INTC_EICR" offset="0x2C" page="2" width="32" description="The System Interrupt Enable Indexed Clear Register allows disabling an interrupt. The interrupt to disable is the index value written. This clears the Enable Register bit of the given index.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes clear the enable of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_HIEISR" acronym="PRUSS_INTC_HIEISR" offset="0x34" page="2" width="32" description="The Host Interrupt Enable Indexed Set Register allows enabling a host interrupt output. The host interrupt to enable is the index value written. This enables the host interrupt output or triggers the output again if already enabled.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes set the enable of the host interrupt given in the index value. Reads return 0." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HIDISR" acronym="PRUSS_INTC_HIDISR" offset="0x38" page="2" width="32" description="The Host Interrupt Enable Indexed Clear Register allows disabling a host interrupt output. The host interrupt to disable is the index value written. This disables the host interrupt output.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes clear the enable of the host interrupt given in the index value. Reads return 0." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_GPIR" acronym="PRUSS_INTC_GPIR" offset="0x80" page="2" width="32" description="The Global Prioritized Index Register shows the interrupt number of the highest priority interrupt pending across all the host interrupts.">
    <bitfield id="GLB_NONE" width="1" begin="31" end="31" resetval="0x1" description="No Interrupt is pending. Can be used by host to test for a negative value to see if no interrupts are pending." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="GLB_PRI_INTR" width="10" begin="9" end="0" resetval="0x0" description="The currently highest priority interrupt index pending across all the host interrupts." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_SRSR0" acronym="PRUSS_INTC_SRSR0" offset="0x200" page="2" width="32" description="The System Interrupt Status Raw Set Register0 show the pending enabled status of the system interrupts 0 to 31. Software can write to the Status Set Registers to set a system interrupt without a hardware trigger. There is one bit per system interrupt.">
    <bitfield id="RAW_STATUS_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting of the system interrupts 0 to 31. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SRSR1" acronym="PRUSS_INTC_SRSR1" offset="0x204" page="2" width="32" description="The System Interrupt Status Raw Set Register1 show the pending enabled status of the system interrupts 32 to 63. Software can write to the Status Set Registers to set a system interrupt without a hardware trigger. There is one bit per system interrupt.">
    <bitfield id="RAW_STATUS_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting of the system interrupts 32 to 63. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SECR0" acronym="PRUSS_INTC_SECR0" offset="0x280" page="2" width="32" description="The System Interrupt Status Enabled Clear Register0 show the pending enabled status of the system interrupts 0 to 31. Software can write to the Status Clear Registers to clear a system interrupt after it has been serviced. If a system interrupt status is not cleared then another host interrupt may not be triggered or another host interrupt may be triggered incorrectly. There is one bit per system interrupt.">
    <bitfield id="ENA_STATUS_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing of the system interrupts 0 to 31. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SECR1" acronym="PRUSS_INTC_SECR1" offset="0x284" page="2" width="32" description="The System Interrupt Status Enabled Clear Register1 show the pending enabled status of the system interrupts 32 to 63. Software can write to the Status Clear Registers to clear a system interrupt after it has been serviced. If a system interrupt status is not cleared then another host interrupt may not be triggered or another host interrupt may be triggered incorrectly. There is one bit per system interrupt.">
    <bitfield id="ENA_STATUS_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing of the system interrupts 32 to 63. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_ESR0" acronym="PRUSS_INTC_ESR0" offset="0x300" page="2" width="32" description="The System Interrupt Enable Set Register0 enables system interrupts 0 to 31 to trigger outputs. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt.">
    <bitfield id="ENABLE_SET_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 0 to 31. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_ERS1" acronym="PRUSS_INTC_ERS1" offset="0x304" page="2" width="32" description="The System Interrupt Enable Set Register1 enables system interrupts 32 to 63 to trigger outputs. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt.">
    <bitfield id="ENABLE_SET_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 32 to 63. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_ECR0" acronym="PRUSS_INTC_ECR0" offset="0x380" page="2" width="32" description="The System Interrupt Enable Clear Register0 disables system interrupts 0 to 31 to map to channels. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt.">
    <bitfield id="ENABLE_CLR_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 0 to 31. Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_ECR1" acronym="PRUSS_INTC_ECR1" offset="0x384" page="2" width="32" description="The System Interrupt Enable Clear Register1 disables system interrupts 32 to 63 to map to channels. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt.">
    <bitfield id="ENABLE_CLR_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 32 to 63. Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_CMRi_0" acronym="PRUSS_INTC_CMRi_0" offset="0x400" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_1" acronym="PRUSS_INTC_CMRi_1" offset="0x404" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_2" acronym="PRUSS_INTC_CMRi_2" offset="0x408" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_3" acronym="PRUSS_INTC_CMRi_3" offset="0x40C" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_4" acronym="PRUSS_INTC_CMRi_4" offset="0x410" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_5" acronym="PRUSS_INTC_CMRi_5" offset="0x414" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_6" acronym="PRUSS_INTC_CMRi_6" offset="0x418" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_7" acronym="PRUSS_INTC_CMRi_7" offset="0x41C" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_8" acronym="PRUSS_INTC_CMRi_8" offset="0x420" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_9" acronym="PRUSS_INTC_CMRi_9" offset="0x424" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_10" acronym="PRUSS_INTC_CMRi_10" offset="0x428" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_11" acronym="PRUSS_INTC_CMRi_11" offset="0x42C" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_12" acronym="PRUSS_INTC_CMRi_12" offset="0x430" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_13" acronym="PRUSS_INTC_CMRi_13" offset="0x434" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_14" acronym="PRUSS_INTC_CMRi_14" offset="0x438" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMRi_15" acronym="PRUSS_INTC_CMRi_15" offset="0x43C" page="2" width="32" description="There are 16 identical CMR registers (i=0 to 15). The Channel Map Register_i specify the channel for the system interrupts k to k+3, where k=4*i. There is one register per 4 system interrupts.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt (k+3). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt (k+2). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt (k+1). Where k=i*4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt k. Where k=i*4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HMR0" acronym="PRUSS_INTC_HMR0" offset="0x800" page="2" width="32" description="The Host Interrupt Map Register0 define the host interrupt for channels 0 to 3. There is one register per 4 channels. Channels with forced host interrupt mappings will have their fields read-only.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 0" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HMR1" acronym="PRUSS_INTC_HMR1" offset="0x804" page="2" width="32" description="The Host Interrupt Map Register1 define the host interrupt for channels 4 to 7. There is one register per 4 channels. Chan_statusnels with forced host interrupt mappings will have their fields read-only.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_7" width="4" begin="27" end="24" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_6" width="4" begin="19" end="16" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_5" width="4" begin="11" end="8" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_4" width="4" begin="3" end="0" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HMR2" acronym="PRUSS_INTC_HMR2" offset="0x808" page="2" width="32" description="The Host Interrupt Map Register2 define the host interrupt for channels 8 to 9. There is one register per 4 channels. Channels with forced host interrupt mappings will have their fields read-only.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_9" width="4" begin="11" end="8" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_8" width="4" begin="3" end="0" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 8" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_0" acronym="PRUSS_INTC_HIPIRj_0" offset="0x900" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_1" acronym="PRUSS_INTC_HIPIRj_1" offset="0x904" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_2" acronym="PRUSS_INTC_HIPIRj_2" offset="0x908" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_3" acronym="PRUSS_INTC_HIPIRj_3" offset="0x90C" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_4" acronym="PRUSS_INTC_HIPIRj_4" offset="0x910" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_5" acronym="PRUSS_INTC_HIPIRj_5" offset="0x914" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_6" acronym="PRUSS_INTC_HIPIRj_6" offset="0x918" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_7" acronym="PRUSS_INTC_HIPIRj_7" offset="0x91C" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_8" acronym="PRUSS_INTC_HIPIRj_8" offset="0x920" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIRj_9" acronym="PRUSS_INTC_HIPIRj_9" offset="0x924" page="2" width="32" description="The Host Interrupt Prioritized Index Register_j (where j=0 to 9) shows the highest priority current pending interrupt for the host interrupt j. There is one register per host interrupt.">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_SIPR0" acronym="PRUSS_INTC_SIPR0" offset="0xD00" page="2" width="32" description="The System Interrupt Polarity Register0 define the polarity of the system interrupts 0 to 31. There is a polarity for each system interrupt. The polarity of all system interrupts is active high; always write 1 to the bits of this register.">
    <bitfield id="POLARITY_31_0" width="32" begin="31" end="0" resetval="0x1" description="Interrupt polarity of the system interrupts 0 to 31. 0 = active low. 1 = active high." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SIPR1" acronym="PRUSS_INTC_SIPR1" offset="0xD04" page="2" width="32" description="The System Interrupt Polarity Register1 define the polarity of the system interrupts 32 to 63. There is a polarity for each system interrupt. The polarity of all system interrupts is active high; always write 1 to the bits of this register.">
    <bitfield id="POLARITY_63_32" width="32" begin="31" end="0" resetval="0x1" description="Interrupt polarity of the system interrupts 32 to 63. 0 = active low. 1 = active high." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SITR0" acronym="PRUSS_INTC_SITR0" offset="0xD80" page="2" width="32" description="The System Interrupt Type Register0 define the type of the system interrupts 0 to 31. There is a type for each system interrupt. The type of all system interrupts is pulse; always write 0 to the bits of this register.">
    <bitfield id="TYPE_31_0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt type of the system interrupts 0 to 31. 0 = level or pulse interrupt. 1 = edge interrupt (required edge detect)." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SITR1" acronym="PRUSS_INTC_SITR1" offset="0xD84" page="2" width="32" description="The System Interrupt Type Register1 define the type of the system interrupts 32 to 63. There is a type for each system interrupt. The type of all system interrupts is pulse; always write 0 to the bits of this register.">
    <bitfield id="TYPE_63_32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt type of the system interrupts 32 to 63. 0 = level or pulse interrupt. 1 = edge interrupt (required edge detect)." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_0" acronym="PRUSS_INTC_HINLRj_0" offset="0x1100" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_1" acronym="PRUSS_INTC_HINLRj_1" offset="0x1104" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_2" acronym="PRUSS_INTC_HINLRj_2" offset="0x1108" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_3" acronym="PRUSS_INTC_HINLRj_3" offset="0x110C" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_4" acronym="PRUSS_INTC_HINLRj_4" offset="0x1110" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_5" acronym="PRUSS_INTC_HINLRj_5" offset="0x1114" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_6" acronym="PRUSS_INTC_HINLRj_6" offset="0x1118" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_7" acronym="PRUSS_INTC_HINLRj_7" offset="0x111C" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_8" acronym="PRUSS_INTC_HINLRj_8" offset="0x1120" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLRj_9" acronym="PRUSS_INTC_HINLRj_9" offset="0x1124" page="2" width="32" description="The Host Interrupt Nesting Level Register_j (where j=0 to 9) display and control the nesting level for host interrupt j. The nesting level controls which channel and lower priority channels are nested. There is one register per host interrupt.">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HIER" acronym="PRUSS_INTC_HIER" offset="0x1500" page="2" width="32" description="The Host Interrupt Enable Registers enable or disable individual host interrupts. These work separately from the global enables. There is one bit per host interrupt. These bits are updated when writing to the Host Interrupt Enable Index Set and Host Interrupt Enable Index Clear registers.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE_HINT" width="10" begin="9" end="0" resetval="0x0" description="The enable of the host interrupts (one per bit). 0 = disabled 1 = enabled" range="" rwaccess="RW"/>
  </register>
</module>
