From 12ab71ea7637c713474c85147a18925d6902f8cd Mon Sep 17 00:00:00 2001
From: Xulin Sun <xulin.sun@windriver.com>
Date: Mon, 10 Oct 2016 11:04:30 +0800
Subject: [PATCH 761/761] ARM: ls1021a: fix incorrect merge dts patch

This fixes incorrect merging dts code:
1. Duplicate qspi dts & sata node merging.
2. Use the correct dcu & uart name.

Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm/boot/dts/ls1021a-iot.dts |  4 +--
 arch/arm/boot/dts/ls1021a.dtsi    | 57 +--------------------------------------
 2 files changed, 3 insertions(+), 58 deletions(-)

diff --git a/arch/arm/boot/dts/ls1021a-iot.dts b/arch/arm/boot/dts/ls1021a-iot.dts
index 0316fd7..b5d7108 100644
--- a/arch/arm/boot/dts/ls1021a-iot.dts
+++ b/arch/arm/boot/dts/ls1021a-iot.dts
@@ -61,7 +61,7 @@
 	};
 };
 
-&dcu0 {
+&dcu {
 	display = <&display>;
 	status = "okay";
 
@@ -88,7 +88,7 @@
 	};
 };
 
-&duart0 {
+&uart0 {
 	status = "okay";
 };
 
diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi
index 07e6f90..9e830e5 100644
--- a/arch/arm/boot/dts/ls1021a.dtsi
+++ b/arch/arm/boot/dts/ls1021a.dtsi
@@ -175,17 +175,6 @@
 			      <0x0 0x20220520 0x0 0x4>;
 			reg-names = "ahci", "sata-ecc";
 			interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&platform_clk 1>;
-			dma-coherent;
-			status = "disabled";
-		};
-
-		sata: sata@3200000 {
-			compatible = "fsl,ls1021a-ahci";
-			reg = <0x0 0x3200000 0x0 0x10000>,
-			      <0x0 0x20220520 0x0 0x4>;
-			reg-names = "ahci", "sata-ecc";
-			interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&clockgen 4 1>;
 			status = "disabled";
 		};
@@ -379,50 +368,6 @@
 			status = "disabled";
 		};
 
-		qspi: quadspi@1550000 {
-			compatible = "fsl,ls1021a-qspi";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x0 0x1550000 0x0 0x10000>,
-				<0x0 0x40000000 0x0 0x4000000>;
-			reg-names = "QuadSPI", "QuadSPI-memory";
-			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
-			clock-names = "qspi_en", "qspi";
-			clocks = <&platform_clk 1>, <&platform_clk 1>;
-			big-endian;
-			amba-base = <0x40000000>;
-			status = "disabled";
-		};
-
-		qspi: quadspi@1550000 {
-			compatible = "fsl,ls1021a-qspi";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x0 0x1550000 0x0 0x10000>,
-				<0x0 0x40000000 0x0 0x4000000>;
-			reg-names = "QuadSPI", "QuadSPI-memory";
-			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
-			clock-names = "qspi_en", "qspi";
-			clocks = <&platform_clk 1>, <&platform_clk 1>;
-			big-endian;
-			amba-base = <0x40000000>;
-			status = "disabled";
-		};
-
-		qspi: quadspi@1550000 {
-			compatible = "fsl,ls1021a-qspi";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x0 0x1550000 0x0 0x10000>,
-				<0x0 0x40000000 0x0 0x4000000>;
-			reg-names = "QuadSPI", "QuadSPI-memory";
-			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
-			clock-names = "qspi_en", "qspi";
-			clocks = <&platform_clk 1>, <&platform_clk 1>;
-			big-endian;
-			amba-base = <0x40000000>;
-			status = "disabled";
-		};
 
 		qspi: quadspi@1550000 {
 			compatible = "fsl,ls1021a-qspi";
@@ -751,6 +696,7 @@
 			clocks = <&platform_clk 0>,
 				<&platform_clk 0>;
 			clock-names = "dcu", "pix";
+			scfg-controller = <&scfg>;
 			big-endian;
 			status = "disabled";
 		};
@@ -916,7 +862,6 @@
 			snps,quirk-frame-length-adjustment = <0x20>;
 			snps,dis_rxdet_inp3_quirk;
 			configure-gfladj;
-			dma-coherent;
 		};
 
 		pcie@3400000 {
-- 
2.0.2

