Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jun 29 22:49:33 2025
| Host         : DESKTOP-00GQMPA running 64-bit major release  (build 9200)
| Command      : report_methodology -file polytop_RE_methodology_drc_routed.rpt -pb polytop_RE_methodology_drc_routed.pb -rpx polytop_RE_methodology_drc_routed.rpx
| Design       : polytop_RE
| Device       : xczu15eg-ffvb1156-3-e
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 7          |
| TIMING-20 | Warning  | Non-clocked latch              | 7          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mode relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on offset relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on opcode[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on opcode[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on start relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on finish relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[0] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[1] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[2] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[3] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[4] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[5] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch m6/tf_address_tmp_reg[6] cannot be properly analyzed as its control pin m6/tf_address_tmp_reg[6]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 7 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


