{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423215572206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423215572216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 01:39:32 2015 " "Processing started: Fri Feb 06 01:39:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423215572216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423215572216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423215572216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423215572946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423215583956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423215583956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423215583956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423215583956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423215583956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423215583956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423215583966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423215583966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423215583966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423215583966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423215584006 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name5 " "Pin \"pin_name5\" not connected" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 384 -32 136 400 "pin_name5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1423215584006 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name6 " "Pin \"pin_name6\" not connected" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 424 -24 144 440 "pin_name6" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1423215584006 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name7 " "Pin \"pin_name7\" not connected" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 472 -16 152 488 "pin_name7" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1423215584006 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name8 " "Pin \"pin_name8\" not connected" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 512 -16 152 528 "pin_name8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1423215584006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "CS141L.bdf" "inst" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 120 200 392 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423215584006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x8 regfile32x8:inst4 " "Elaborating entity \"regfile32x8\" for hierarchy \"regfile32x8:inst4\"" {  } { { "CS141L.bdf" "inst4" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 272 616 824 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423215584016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst5 " "Elaborating entity \"alu\" for hierarchy \"alu:inst5\"" {  } { { "CS141L.bdf" "inst5" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 32 608 824 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423215584016 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(34) " "Verilog HDL warning at alu.sv(34): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 34 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1423215584016 "|CS141L|alu:inst5"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "notLessThanFlag lessThan alu.sv(85) " "Verilog HDL warning at alu.sv(85): variable notLessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 85 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1423215584016 "|CS141L|alu:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(34) " "Net \"add.result\[7\]\" at alu.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423215584016 "|CS141L|alu:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(34) " "Net \"add.overflow\" at alu.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423215584016 "|CS141L|alu:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.notLessThanFlag 0 alu.sv(85) " "Net \"lessThan.notLessThanFlag\" at alu.sv(85) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423215584016 "|CS141L|alu:inst5"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423215584689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423215584689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name5 " "No output dependent on input pin \"pin_name5\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 384 -32 136 400 "pin_name5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423215584879 "|CS141L|pin_name5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name6 " "No output dependent on input pin \"pin_name6\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 424 -24 144 440 "pin_name6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423215584879 "|CS141L|pin_name6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name7 " "No output dependent on input pin \"pin_name7\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 472 -16 152 488 "pin_name7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423215584879 "|CS141L|pin_name7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name8 " "No output dependent on input pin \"pin_name8\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 512 -16 152 528 "pin_name8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423215584879 "|CS141L|pin_name8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1423215584879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423215584879 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423215584879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423215584879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423215584879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423215584919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 01:39:44 2015 " "Processing ended: Fri Feb 06 01:39:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423215584919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423215584919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423215584919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423215584919 ""}
