INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240522_32bit_register_systemverilog_verification/20240522_32bit_register_systemverilog_verification.srcs/sim_1/new/tb_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register
