{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449931097492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449931097497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 15:38:17 2015 " "Processing started: Sat Dec 12 15:38:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449931097497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449931097497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_pwm -c single_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_pwm -c single_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449931097497 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449931097880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449931108453 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449931108453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449931108453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_pwm " "Elaborating entity \"single_pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449931108483 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm_out GND " "Pin \"pwm_out\" is stuck at GND" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449931108998 "|single_pwm|pwm_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449931108998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449931109003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449931109129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[0\] " "No output dependent on input pin \"duty\[0\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[1\] " "No output dependent on input pin \"duty\[1\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[2\] " "No output dependent on input pin \"duty\[2\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[3\] " "No output dependent on input pin \"duty\[3\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[4\] " "No output dependent on input pin \"duty\[4\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[5\] " "No output dependent on input pin \"duty\[5\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[6\] " "No output dependent on input pin \"duty\[6\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty\[7\] " "No output dependent on input pin \"duty\[7\]\"" {  } { { "single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449931109179 "|single_pwm|duty[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449931109179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449931109180 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449931109180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449931109180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449931109210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 15:38:29 2015 " "Processing ended: Sat Dec 12 15:38:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449931109210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449931109210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449931109210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449931109210 ""}
