
drivers start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fb4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080010c4  080010c4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080010c4  080010c4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080010c4  080010c4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080010c4  080010c4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010c4  080010c4  000110c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080010c8  080010c8  000110c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080010cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  080010d0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  080010d0  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001bdb  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000008a5  00000000  00000000  00021c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000260  00000000  00000000  000224b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001e8  00000000  00000000  00022710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000105c5  00000000  00000000  000228f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002838  00000000  00000000  00032ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00055b48  00000000  00000000  000356f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008b23d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000083c  00000000  00000000  0008b290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000004 	.word	0x20000004
 800012c:	00000000 	.word	0x00000000
 8000130:	080010ac 	.word	0x080010ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000008 	.word	0x20000008
 800014c:	080010ac 	.word	0x080010ac

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2uiz>:
 800071c:	004a      	lsls	r2, r1, #1
 800071e:	d211      	bcs.n	8000744 <__aeabi_d2uiz+0x28>
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000724:	d211      	bcs.n	800074a <__aeabi_d2uiz+0x2e>
 8000726:	d50d      	bpl.n	8000744 <__aeabi_d2uiz+0x28>
 8000728:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d40e      	bmi.n	8000750 <__aeabi_d2uiz+0x34>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800074e:	d102      	bne.n	8000756 <__aeabi_d2uiz+0x3a>
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr

0800075c <read_rom_word>:
#include "CART_READ.h"

uint16_t read_rom_word(uint32_t input)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	uint16_t return_value;
	set_cart_rom_pins_output();
 8000764:	f000 f986 	bl	8000a74 <set_cart_rom_pins_output>
	Delay(1);
 8000768:	2001      	movs	r0, #1
 800076a:	f000 f8f5 	bl	8000958 <Delay>

	// Divide address by two to get word addressing
	input = input >> 1;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	085b      	lsrs	r3, r3, #1
 8000772:	607b      	str	r3, [r7, #4]

	write_rom_address(input);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f000 f9e3 	bl	8000b40 <write_rom_address>
	Delay(5);
 800077a:	2005      	movs	r0, #5
 800077c:	f000 f8ec 	bl	8000958 <Delay>
	CS_LOW();
 8000780:	f000 faee 	bl	8000d60 <CS_LOW>
	Delay(5);
 8000784:	2005      	movs	r0, #5
 8000786:	f000 f8e7 	bl	8000958 <Delay>
	set_cart_rom_pins_input();
 800078a:	f000 f927 	bl	80009dc <set_cart_rom_pins_input>
	Delay(5);
 800078e:	2005      	movs	r0, #5
 8000790:	f000 f8e2 	bl	8000958 <Delay>
	RD_LOW();
 8000794:	f000 fb0e 	bl	8000db4 <RD_LOW>
	Delay(5);
 8000798:	2005      	movs	r0, #5
 800079a:	f000 f8dd 	bl	8000958 <Delay>
	return_value = read_cart_rom();
 800079e:	f000 fa45 	bl	8000c2c <read_cart_rom>
 80007a2:	4603      	mov	r3, r0
 80007a4:	81fb      	strh	r3, [r7, #14]
	CS_HIGH();
 80007a6:	f000 facd 	bl	8000d44 <CS_HIGH>
	RD_HIGH();
 80007aa:	f000 faf5 	bl	8000d98 <RD_HIGH>
	Delay(5);
 80007ae:	2005      	movs	r0, #5
 80007b0:	f000 f8d2 	bl	8000958 <Delay>

	return return_value;
 80007b4:	89fb      	ldrh	r3, [r7, #14]



}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3710      	adds	r7, #16
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	6039      	str	r1, [r7, #0]
 80007ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	db0a      	blt.n	80007ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	490c      	ldr	r1, [pc, #48]	; (800080c <__NVIC_SetPriority+0x4c>)
 80007da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007de:	0112      	lsls	r2, r2, #4
 80007e0:	b2d2      	uxtb	r2, r2
 80007e2:	440b      	add	r3, r1
 80007e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007e8:	e00a      	b.n	8000800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4908      	ldr	r1, [pc, #32]	; (8000810 <__NVIC_SetPriority+0x50>)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	f003 030f 	and.w	r3, r3, #15
 80007f6:	3b04      	subs	r3, #4
 80007f8:	0112      	lsls	r2, r2, #4
 80007fa:	b2d2      	uxtb	r2, r2
 80007fc:	440b      	add	r3, r1
 80007fe:	761a      	strb	r2, [r3, #24]
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	e000e100 	.word	0xe000e100
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <enable_PLL_sysclock_src_external_HSE_PLL_src>:
	while ((RCC->CFGR & (0b11 << RCC_CFGR_SWS_Pos)) != (RCC_CFGR_SW_HSE<<RCC_CFGR_SWS_Pos));

}

void enable_PLL_sysclock_src_external_HSE_PLL_src()
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
	000 Zero wait state, if 0 < SYSCLK< 24 MHz
	001 One wait state, if 24 MHz < SYSCLK < 48 MHz
	010 Two wait states, if 48 MHz < SYSCLK < 72 MHz

	*/
	FLASH->ACR	|= FLASH_ACR_LATENCY_2;
 8000818:	4b29      	ldr	r3, [pc, #164]	; (80008c0 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xac>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a28      	ldr	r2, [pc, #160]	; (80008c0 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xac>)
 800081e:	f043 0304 	orr.w	r3, r3, #4
 8000822:	6013      	str	r3, [r2, #0]

	//apb1 prescaler.
	//we have the systemclock running at 72MHZ. the apb1 can only go at 36MHZ. need to divide it by 2.
	//if we do not have this line using the 72MHZ system clock causes problems.
	//the debugget crashes if we do not divide this by 2
	RCC->CFGR |= (0b100<<RCC_CFGR_PPRE1_Pos);
 8000824:	4b27      	ldr	r3, [pc, #156]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	4a26      	ldr	r2, [pc, #152]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800082a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800082e:	6053      	str	r3, [r2, #4]

	//enable clokc source to HSE lines
	RCC->APB2ENR |= RCC_APB2ENR_IOPDEN;
 8000830:	4b24      	ldr	r3, [pc, #144]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	4a23      	ldr	r2, [pc, #140]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000836:	f043 0320 	orr.w	r3, r3, #32
 800083a:	6193      	str	r3, [r2, #24]

	// Enable HSE
	RCC->CR |= RCC_CR_HSEON_Msk;
 800083c:	4b21      	ldr	r3, [pc, #132]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a20      	ldr	r2, [pc, #128]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000842:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000846:	6013      	str	r3, [r2, #0]

	// wait until HSE ready
	while ( (RCC->CR & RCC_CR_HSERDY_Msk) == 0 );
 8000848:	bf00      	nop
 800084a:	4b1e      	ldr	r3, [pc, #120]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0f9      	beq.n	800084a <enable_PLL_sysclock_src_external_HSE_PLL_src+0x36>

	//set PLL multiplyer
	//RCC->CFGR |= RCC_CFGR_PLLMULL9_Msk;
	RCC->CFGR |= RCC_CFGR_PLLMULL9;
 8000856:	4b1b      	ldr	r3, [pc, #108]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	4a1a      	ldr	r2, [pc, #104]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800085c:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8000860:	6053      	str	r3, [r2, #4]
	//do not divide HSE clock when input to PLL
	RCC->CFGR |= RCC_CFGR_PLLXTPRE_HSE;
 8000862:	4b18      	ldr	r3, [pc, #96]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000864:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	6053      	str	r3, [r2, #4]
	//set HSE pas PLL src
	RCC->CFGR |= RCC_CFGR_PLLSRC;
 800086a:	4b16      	ldr	r3, [pc, #88]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	4a15      	ldr	r2, [pc, #84]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000874:	6053      	str	r3, [r2, #4]

	//Enable PLL
	RCC->CR |= RCC_CR_PLLON;
 8000876:	4b13      	ldr	r3, [pc, #76]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800087c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000880:	6013      	str	r3, [r2, #0]

	//wait until PLL ready
	while ( (RCC->CR & RCC_CR_PLLRDY_Msk) == 0 );
 8000882:	bf00      	nop
 8000884:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800088c:	2b00      	cmp	r3, #0
 800088e:	d0f9      	beq.n	8000884 <enable_PLL_sysclock_src_external_HSE_PLL_src+0x70>

	// Select PLL as system clock source
	RCC->CFGR &= ~(RCC_CFGR_SW_Msk);//c;ear the SW bits in the CFGR reg
 8000890:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	4a0b      	ldr	r2, [pc, #44]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 8000896:	f023 0303 	bic.w	r3, r3, #3
 800089a:	6053      	str	r3, [r2, #4]
	RCC->CFGR |=(RCC_CFGR_SW_PLL << RCC_CFGR_SW_Pos); // set PLL as sorce for system clock
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	4a08      	ldr	r2, [pc, #32]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 80008a2:	f043 0302 	orr.w	r3, r3, #2
 80008a6:	6053      	str	r3, [r2, #4]

	//Wait till PLL is used as system clock source
	while ((RCC->CFGR & (0b11 << RCC_CFGR_SWS_Pos)) != (0b10<<RCC_CFGR_SWS_Pos));
 80008a8:	bf00      	nop
 80008aa:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <enable_PLL_sysclock_src_external_HSE_PLL_src+0xb0>)
 80008ac:	685b      	ldr	r3, [r3, #4]
 80008ae:	f003 030c 	and.w	r3, r3, #12
 80008b2:	2b08      	cmp	r3, #8
 80008b4:	d1f9      	bne.n	80008aa <enable_PLL_sysclock_src_external_HSE_PLL_src+0x96>

}
 80008b6:	bf00      	nop
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr
 80008c0:	40022000 	.word	0x40022000
 80008c4:	40021000 	.word	0x40021000

080008c8 <config_systic_for_ms>:
  ////enable systick timer
  //SysTick->CTRL |= (1ul<<0);
  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
}
void config_systic_for_ms (uint32_t sysclock_freq_input)
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  //disable systic IRQ and systic conter
  SysTick->CTRL =0;
 80008d0:	4b1f      	ldr	r3, [pc, #124]	; (8000950 <config_systic_for_ms+0x88>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
  systick_LOAD = (systicinterruptperiod * systick_counter_clock_freq) -1

  systicinterruptperiod = 1ms =.001s
  systick_counter_clock_freq = sysclock_freq_input
  */
  SysTick->LOAD = ((.001*sysclock_freq_input)-1);
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f7ff fea6 	bl	8000628 <__aeabi_ui2d>
 80008dc:	a31a      	add	r3, pc, #104	; (adr r3, 8000948 <config_systic_for_ms+0x80>)
 80008de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008e2:	f7ff fc35 	bl	8000150 <__aeabi_dmul>
 80008e6:	4602      	mov	r2, r0
 80008e8:	460b      	mov	r3, r1
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	f04f 0200 	mov.w	r2, #0
 80008f2:	4b18      	ldr	r3, [pc, #96]	; (8000954 <config_systic_for_ms+0x8c>)
 80008f4:	f7ff fd5a 	bl	80003ac <__aeabi_dsub>
 80008f8:	4602      	mov	r2, r0
 80008fa:	460b      	mov	r3, r1
 80008fc:	4c14      	ldr	r4, [pc, #80]	; (8000950 <config_systic_for_ms+0x88>)
 80008fe:	4610      	mov	r0, r2
 8000900:	4619      	mov	r1, r3
 8000902:	f7ff ff0b 	bl	800071c <__aeabi_d2uiz>
 8000906:	4603      	mov	r3, r0
 8000908:	6063      	str	r3, [r4, #4]

  //set interrupt priority of systic
  NVIC_SetPriority (SysTick_IRQn, (1ul<<__NVIC_PRIO_BITS)-1);
 800090a:	210f      	movs	r1, #15
 800090c:	f04f 30ff 	mov.w	r0, #4294967295
 8000910:	f7ff ff56 	bl	80007c0 <__NVIC_SetPriority>

  ////reset systic counter
  SysTick->VAL=0;
 8000914:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <config_systic_for_ms+0x88>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]

  //select processor clock
  SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 800091a:	4b0d      	ldr	r3, [pc, #52]	; (8000950 <config_systic_for_ms+0x88>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a0c      	ldr	r2, [pc, #48]	; (8000950 <config_systic_for_ms+0x88>)
 8000920:	f043 0304 	orr.w	r3, r3, #4
 8000924:	6013      	str	r3, [r2, #0]

  //enable exception reqiest
  SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 8000926:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <config_systic_for_ms+0x88>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a09      	ldr	r2, [pc, #36]	; (8000950 <config_systic_for_ms+0x88>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6013      	str	r3, [r2, #0]

  ////enable systick timer
  //SysTick->CTRL |= (1ul<<0);
  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000932:	4b07      	ldr	r3, [pc, #28]	; (8000950 <config_systic_for_ms+0x88>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a06      	ldr	r2, [pc, #24]	; (8000950 <config_systic_for_ms+0x88>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	6013      	str	r3, [r2, #0]
}
 800093e:	bf00      	nop
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	bd90      	pop	{r4, r7, pc}
 8000946:	bf00      	nop
 8000948:	d2f1a9fc 	.word	0xd2f1a9fc
 800094c:	3f50624d 	.word	0x3f50624d
 8000950:	e000e010 	.word	0xe000e010
 8000954:	3ff00000 	.word	0x3ff00000

08000958 <Delay>:

/*Delay is based on knowing the time of the systic interrupt period
    if we have the interrupt fireing at every 1ms, then to get a 1 second delay, we need to pass 1000 as nTime
*/
void Delay(uint32_t nTime)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  TimeDelay=nTime;
 8000960:	4a06      	ldr	r2, [pc, #24]	; (800097c <Delay+0x24>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6013      	str	r3, [r2, #0]
  while(TimeDelay !=0);
 8000966:	bf00      	nop
 8000968:	4b04      	ldr	r3, [pc, #16]	; (800097c <Delay+0x24>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d1fb      	bne.n	8000968 <Delay+0x10>
}
 8000970:	bf00      	nop
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr
 800097c:	20000020 	.word	0x20000020

08000980 <SysTick_Handler>:


//defieing the systeick interrupt handler here
void SysTick_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
	if (TimeDelay>0)
 8000984:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <SysTick_Handler+0x20>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d004      	beq.n	8000996 <SysTick_Handler+0x16>
	{
		TimeDelay--;//variable is global and volatile
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <SysTick_Handler+0x20>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	3b01      	subs	r3, #1
 8000992:	4a03      	ldr	r2, [pc, #12]	; (80009a0 <SysTick_Handler+0x20>)
 8000994:	6013      	str	r3, [r2, #0]
	}
}
 8000996:	bf00      	nop
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	20000020 	.word	0x20000020

080009a4 <init_IO>:
	//value of 1 means that the pin is connected to gnd
	return (GPIOA->IDR & (1ul<<PA2_ODR_IDR_OFFSET));
}

void init_IO()
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;//enalbe clock source
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <init_IO+0x34>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <init_IO+0x34>)
 80009ae:	f043 0304 	orr.w	r3, r3, #4
 80009b2:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;//enalbe clock source
 80009b4:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <init_IO+0x34>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a07      	ldr	r2, [pc, #28]	; (80009d8 <init_IO+0x34>)
 80009ba:	f043 0308 	orr.w	r3, r3, #8
 80009be:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;//enalbe clock source
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <init_IO+0x34>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a04      	ldr	r2, [pc, #16]	; (80009d8 <init_IO+0x34>)
 80009c6:	f043 0310 	orr.w	r3, r3, #16
 80009ca:	6193      	str	r3, [r2, #24]
	//also I may have bricked a board. I cannot program it at the moment.
	//we need to disable the JTAG interface so pin PB3 will work.
	 /*RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
	AFIO->MAPR &= ~(AFIO_MAPR_SWJ_CFG_Msk);
	AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_2;*/
	set_cart_rom_pins_output();
 80009cc:	f000 f852 	bl	8000a74 <set_cart_rom_pins_output>

	init_control_pins();
 80009d0:	f000 f982 	bl	8000cd8 <init_control_pins>


}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40021000 	.word	0x40021000

080009dc <set_cart_rom_pins_input>:

void set_cart_rom_pins_input()
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
	//clear port A CRL bits for PA3 to PA7.
	GPIOA->CRL &= ~(CRL_A_IO_MASK);
 80009e0:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a20      	ldr	r2, [pc, #128]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 80009e6:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 80009ea:	6013      	str	r3, [r2, #0]
	//set port A CRL as input with a pull down resistor to pins PA3 to PA7
	GPIOA->CRL |= (PORT_A_CRL_INPUT_CONFIG);
 80009ec:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	491d      	ldr	r1, [pc, #116]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 80009f2:	4b1e      	ldr	r3, [pc, #120]	; (8000a6c <set_cart_rom_pins_input+0x90>)
 80009f4:	4313      	orrs	r3, r2
 80009f6:	600b      	str	r3, [r1, #0]
	//clear port A CRH bits for PA8, PA11, PA12
	GPIOA->CRH &= ~(CRH_A_IO_MASK);
 80009f8:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	4a1a      	ldr	r2, [pc, #104]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 80009fe:	f023 130f 	bic.w	r3, r3, #983055	; 0xf000f
 8000a02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000a06:	6053      	str	r3, [r2, #4]
	//set port A CRH as input with a pull down resistor to pins PA11,PA12
	GPIOA->CRH |= (PORT_A_CRH_INPUT_CONFIG);
 8000a08:	4b17      	ldr	r3, [pc, #92]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	4a16      	ldr	r2, [pc, #88]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 8000a0e:	f043 1308 	orr.w	r3, r3, #524296	; 0x80008
 8000a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a16:	6053      	str	r3, [r2, #4]
	//set PINA ODR so that we have pull down resistors
	GPIOA->ODR & ~(PORT_A_ODR_INPUT_MASK);
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 8000a1a:	68db      	ldr	r3, [r3, #12]

	GPIOA->IDR = 0;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <set_cart_rom_pins_input+0x8c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]

	//clear port B CRL bits for PB0, PB1, PB3 to PB7
	GPIOB->CRL &= ~(CRL_B_IO_MASK);
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a12      	ldr	r2, [pc, #72]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a28:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8000a2c:	6013      	str	r3, [r2, #0]
	//set port B CRL as input with a pull down resistor to pins PB0, PB1, PB3 to PB7
	GPIOB->CRL |= (PORT_B_CRL_INPUT_CONFIG);
 8000a2e:	4b10      	ldr	r3, [pc, #64]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a0f      	ldr	r2, [pc, #60]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a34:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 8000a38:	6013      	str	r3, [r2, #0]
	//clear port B CRH bits for PB8, PB9, PB10 to PB15
	GPIOB->CRH &= ~(CRH_B_IO_MASK);
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	605a      	str	r2, [r3, #4]
	//set port B CRH as input with a pull down resistor to pins PB8, PB9, PB10 to PB15
	GPIOB->CRH |= (PORT_B_CRH_INPUT_CONFIG);
 8000a44:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	4a09      	ldr	r2, [pc, #36]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a4a:	f043 2388 	orr.w	r3, r3, #2281736192	; 0x88008800
 8000a4e:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
 8000a52:	6053      	str	r3, [r2, #4]
	//set PINB ODR so that we have pull down resistors
	GPIOB->ODR & ~(PORT_B_ODR_INPUT_MASK);
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a56:	68db      	ldr	r3, [r3, #12]

	GPIOB->IDR = 0;
 8000a58:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <set_cart_rom_pins_input+0x94>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]

}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40010800 	.word	0x40010800
 8000a6c:	88888000 	.word	0x88888000
 8000a70:	40010c00 	.word	0x40010c00

08000a74 <set_cart_rom_pins_output>:
void set_cart_rom_pins_output()
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
	//clear port A CRL bits for PA3 to PA7.
	GPIOA->CRL &= ~(CRL_A_IO_MASK);
 8000a78:	4b2c      	ldr	r3, [pc, #176]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a2b      	ldr	r2, [pc, #172]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000a7e:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8000a82:	6013      	str	r3, [r2, #0]
	//set port A CRL as push pull output and 50MHZ to pins PA0 and PA3 to PA7
	GPIOA->CRL |= (PORT_A_CRL_OUTPUT_CONFIG);
 8000a84:	4b29      	ldr	r3, [pc, #164]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4928      	ldr	r1, [pc, #160]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000a8a:	4b29      	ldr	r3, [pc, #164]	; (8000b30 <set_cart_rom_pins_output+0xbc>)
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	600b      	str	r3, [r1, #0]
	//clear port A CRH bits for PA8, PA11, PA12 and PA15
	GPIOA->CRH &= ~(CRH_A_IO_MASK);
 8000a90:	4b26      	ldr	r3, [pc, #152]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	4a25      	ldr	r2, [pc, #148]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000a96:	f023 130f 	bic.w	r3, r3, #983055	; 0xf000f
 8000a9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000a9e:	6053      	str	r3, [r2, #4]
	//set port A CRH as push pull output and 50MHZ to pins PA11,PA12
	GPIOA->CRH |= (PORT_A_CRH_OUTPUT_CONFIG);
 8000aa0:	4b22      	ldr	r3, [pc, #136]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	4a21      	ldr	r2, [pc, #132]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000aa6:	f043 1303 	orr.w	r3, r3, #196611	; 0x30003
 8000aaa:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000aae:	6053      	str	r3, [r2, #4]

	//clear port B CRL bits for PB0, PB1, PB2 adn PB4 to PB7
	GPIOB->CRL &= ~(CRL_B_IO_MASK);
 8000ab0:	4b20      	ldr	r3, [pc, #128]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a1f      	ldr	r2, [pc, #124]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000ab6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8000aba:	6013      	str	r3, [r2, #0]
	//set port B CRL as push pull output and 50MHZ to pins PB0, PB1, PB2 and PB4 to PB7
	GPIOB->CRL |= (PORT_B_CRL_OUTPUT_CONFIG);
 8000abc:	4b1d      	ldr	r3, [pc, #116]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	491c      	ldr	r1, [pc, #112]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000ac2:	4b1d      	ldr	r3, [pc, #116]	; (8000b38 <set_cart_rom_pins_output+0xc4>)
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	600b      	str	r3, [r1, #0]
	//clear port B CRH bits for PB8, PB9, PB10 to PB15
	GPIOB->CRH &= ~(CRH_B_IO_MASK);
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	4b19      	ldr	r3, [pc, #100]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	605a      	str	r2, [r3, #4]
	//set port B CRH as push pull output and 50MHZ to pins PB8, PB9, PB10 to PB15
	GPIOB->CRH |= (PORT_B_CRH_OUTPUT_CONFIG);
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	4a17      	ldr	r2, [pc, #92]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000ad8:	f043 3333 	orr.w	r3, r3, #858993459	; 0x33333333
 8000adc:	6053      	str	r3, [r2, #4]

	//clear PORTC CRH bits for PC13
	GPIOC->CRH &= ~(CRH_C_IO_MASK);
 8000ade:	4b17      	ldr	r3, [pc, #92]	; (8000b3c <set_cart_rom_pins_output+0xc8>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	4a16      	ldr	r2, [pc, #88]	; (8000b3c <set_cart_rom_pins_output+0xc8>)
 8000ae4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000ae8:	6053      	str	r3, [r2, #4]
	//seet CRH port C as push pull output and 50MHZ foor PC13
	GPIOC->CRH |= (PORT_C_CRH_OUTPUT_CONFIG);
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <set_cart_rom_pins_output+0xc8>)
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	4a13      	ldr	r2, [pc, #76]	; (8000b3c <set_cart_rom_pins_output+0xc8>)
 8000af0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000af4:	6053      	str	r3, [r2, #4]

	//clear ODR port A pins
	//clear PA3 to PA7, clear PA8, clear PA11 and PA12, clear PA0
	GPIOA->ODR &= ~(PORT_A_ODR_OUTPUT_MASK);
 8000af6:	4b0d      	ldr	r3, [pc, #52]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	4a0c      	ldr	r2, [pc, #48]	; (8000b2c <set_cart_rom_pins_output+0xb8>)
 8000afc:	f423 53cf 	bic.w	r3, r3, #6624	; 0x19e0
 8000b00:	f023 0319 	bic.w	r3, r3, #25
 8000b04:	60d3      	str	r3, [r2, #12]

	//clear ODR port B pins
	//c;ear PB0 and PB1, clear PB10 to PB15, clear PB2 adn PB4 to PB9
	GPIOB->ODR &= ~(PORT_B_ODR_OUTPUT_MASK);
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <set_cart_rom_pins_output+0xc0>)
 8000b0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000b10:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8000b14:	60d3      	str	r3, [r2, #12]

	//clear ODR port C pins, PC13
	GPIOC->ODR &= ~(PORT_C_ODR_OUTPUT_MASK);
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <set_cart_rom_pins_output+0xc8>)
 8000b18:	68db      	ldr	r3, [r3, #12]
 8000b1a:	4a08      	ldr	r2, [pc, #32]	; (8000b3c <set_cart_rom_pins_output+0xc8>)
 8000b1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b20:	60d3      	str	r3, [r2, #12]

}
 8000b22:	bf00      	nop
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	40010800 	.word	0x40010800
 8000b30:	33333003 	.word	0x33333003
 8000b34:	40010c00 	.word	0x40010c00
 8000b38:	33330333 	.word	0x33330333
 8000b3c:	40011000 	.word	0x40011000

08000b40 <write_rom_address>:

void write_rom_address(uint32_t input)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	//on the next rev of my board this is going to be way simpler.
	//I did the schematic such that it made the board layout phase easier at the cost of firmware complexity.
	//I did not realize how sloppy this would make my firmware.

	set_cart_rom_pins_output();
 8000b48:	f7ff ff94 	bl	8000a74 <set_cart_rom_pins_output>

	uint32_t temp = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60fb      	str	r3, [r7, #12]



	//set A0 to A4 on the cart
	//set pins PA3 to PA7 on the micro
	temp = (input & ~(0b11111111111111111111111111100000));//save bits in position form 0 to 4 from the input
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	f003 031f 	and.w	r3, r3, #31
 8000b56:	60fb      	str	r3, [r7, #12]
	GPIOA->ODR |= (temp <<3);//left shift 3. get it to ODR positions for PA3 to PA7
 8000b58:	4b31      	ldr	r3, [pc, #196]	; (8000c20 <write_rom_address+0xe0>)
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	00db      	lsls	r3, r3, #3
 8000b60:	492f      	ldr	r1, [pc, #188]	; (8000c20 <write_rom_address+0xe0>)
 8000b62:	4313      	orrs	r3, r2
 8000b64:	60cb      	str	r3, [r1, #12]

	//set A5 to A6 on the cart
	//set pins PB0 to PB1 on the micro
	temp = (input & ~(0b11111111111111111111111110011111));//save bits in position form 5 and 6 from the input
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000b6c:	60fb      	str	r3, [r7, #12]
	GPIOB->ODR |= (temp >>5);//right shift 5. get it to ODR positions for PB0 and PB1
 8000b6e:	4b2d      	ldr	r3, [pc, #180]	; (8000c24 <write_rom_address+0xe4>)
 8000b70:	68da      	ldr	r2, [r3, #12]
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	095b      	lsrs	r3, r3, #5
 8000b76:	492b      	ldr	r1, [pc, #172]	; (8000c24 <write_rom_address+0xe4>)
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	60cb      	str	r3, [r1, #12]

	//set A7 to A12 on the cart
	//set pins PB10 to PB15 on the micro
	temp = (input & ~(0b11111111111111111110000001111111));//save bits in position form 7 and 12 from the input
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f403 53fc 	and.w	r3, r3, #8064	; 0x1f80
 8000b82:	60fb      	str	r3, [r7, #12]
	GPIOB->ODR |= (temp <<3);//left shift 4. get it to ODR positions for PB10 to PB15
 8000b84:	4b27      	ldr	r3, [pc, #156]	; (8000c24 <write_rom_address+0xe4>)
 8000b86:	68da      	ldr	r2, [r3, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	00db      	lsls	r3, r3, #3
 8000b8c:	4925      	ldr	r1, [pc, #148]	; (8000c24 <write_rom_address+0xe4>)
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	60cb      	str	r3, [r1, #12]

	//set A13 on the cart
	//set pins PA8 on the micro
	temp = (input & ~(0b11111111111111111101111111111111));// save bit in position 13
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b98:	60fb      	str	r3, [r7, #12]
	GPIOA->ODR |= (temp >>5);//right shift 5. get it to ODR position PA8
 8000b9a:	4b21      	ldr	r3, [pc, #132]	; (8000c20 <write_rom_address+0xe0>)
 8000b9c:	68da      	ldr	r2, [r3, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	095b      	lsrs	r3, r3, #5
 8000ba2:	491f      	ldr	r1, [pc, #124]	; (8000c20 <write_rom_address+0xe0>)
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	60cb      	str	r3, [r1, #12]

	//set A14 to A15 on the cart
	//set pins PA11 and PA12 on the micro
	temp = (input & ~(0b11111111111111110011111111111111));//save bits in positions 14 and 15
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000bae:	60fb      	str	r3, [r7, #12]
	GPIOA->ODR |= (temp >>3);//right shift 3. get it to ODR positions for PA11 and PA12
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <write_rom_address+0xe0>)
 8000bb2:	68da      	ldr	r2, [r3, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	08db      	lsrs	r3, r3, #3
 8000bb8:	4919      	ldr	r1, [pc, #100]	; (8000c20 <write_rom_address+0xe0>)
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	60cb      	str	r3, [r1, #12]

	//set D0 on the cart
	//set pins PA0 on the micro
	temp = (input & ~(0b11111111111111101111111111111111));//save bits in positions 16
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc4:	60fb      	str	r3, [r7, #12]
	GPIOA->ODR |= (temp >>16);//right shit 1. get it to ODR position for PA0
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <write_rom_address+0xe0>)
 8000bc8:	68da      	ldr	r2, [r3, #12]
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	0c1b      	lsrs	r3, r3, #16
 8000bce:	4914      	ldr	r1, [pc, #80]	; (8000c20 <write_rom_address+0xe0>)
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	60cb      	str	r3, [r1, #12]

	//D1 on the cart
	//set PB2 on the micro
	temp = (input & ~(0b11111111111111011111111111111111));//save bits in positions 17
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bda:	60fb      	str	r3, [r7, #12]
	GPIOB->ODR |= (temp >>15);//right shift 15. get it to ODR positions PB2
 8000bdc:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <write_rom_address+0xe4>)
 8000bde:	68da      	ldr	r2, [r3, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	0bdb      	lsrs	r3, r3, #15
 8000be4:	490f      	ldr	r1, [pc, #60]	; (8000c24 <write_rom_address+0xe4>)
 8000be6:	4313      	orrs	r3, r2
 8000be8:	60cb      	str	r3, [r1, #12]

	//set D2 cart
	//set pins PC13 on the micro
	temp = (input & ~(0b11111111111110111111111111111111));//save bits in positions 18
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bf0:	60fb      	str	r3, [r7, #12]
	GPIOC->ODR |= (temp >>5);//right shift 5. get it to ODR positions PC13
 8000bf2:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <write_rom_address+0xe8>)
 8000bf4:	68da      	ldr	r2, [r3, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	095b      	lsrs	r3, r3, #5
 8000bfa:	490b      	ldr	r1, [pc, #44]	; (8000c28 <write_rom_address+0xe8>)
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	60cb      	str	r3, [r1, #12]

	//set D3 to D7 on the cart
	//set pins PB5 to PB9 on the micro
	temp = (input & ~(0b11111111000001111111111111111111));//save bits in positions 19 to 23
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
 8000c06:	60fb      	str	r3, [r7, #12]
	GPIOB->ODR |= (temp >>14);//right shift 14. get it to ODR positions PB5 to PB9
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <write_rom_address+0xe4>)
 8000c0a:	68da      	ldr	r2, [r3, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	0b9b      	lsrs	r3, r3, #14
 8000c10:	4904      	ldr	r1, [pc, #16]	; (8000c24 <write_rom_address+0xe4>)
 8000c12:	4313      	orrs	r3, r2
 8000c14:	60cb      	str	r3, [r1, #12]

}
 8000c16:	bf00      	nop
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40010800 	.word	0x40010800
 8000c24:	40010c00 	.word	0x40010c00
 8000c28:	40011000 	.word	0x40011000

08000c2c <read_cart_rom>:
uint16_t read_cart_rom(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
	//I did the schematic such that it made the board layout phase easier at the cost of firmware complexity.
	//I did not realize how sloppy this would make my firmware.

	//				//(A15 |A14 |A13|A12 |A11 |A10 |A9  |A8  |A7  |A6 |A5 |A4 |A3 |A2 |A1 |A0)	//on the cart
	//return_value |= (PA12|PA11|PA8|PB15|PB14|PB13|PB12|PB11|PB10|PB0|PB1|PA7|PA6|PA5|PA4|PA3)	//on the micro
	uint16_t return_value = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	80fb      	strh	r3, [r7, #6]
	uint16_t temp = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	80bb      	strh	r3, [r7, #4]

	set_cart_rom_pins_input();
 8000c3a:	f7ff fecf 	bl	80009dc <set_cart_rom_pins_input>

	temp = (GPIOA->IDR & ~(0b11111111111111111111111100000111));//save bits on pins PA3 to PA7
 8000c3e:	4b24      	ldr	r3, [pc, #144]	; (8000cd0 <read_cart_rom+0xa4>)
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8000c48:	80bb      	strh	r3, [r7, #4]
	return_value |= (temp>>3);//right shift by 3. put them in position A0 to A4
 8000c4a:	88bb      	ldrh	r3, [r7, #4]
 8000c4c:	08db      	lsrs	r3, r3, #3
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	88fb      	ldrh	r3, [r7, #6]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	80fb      	strh	r3, [r7, #6]

	temp = (GPIOB->IDR & ~(0b11111111111111111111111111111100));//save bits on pins PB0 and PB1
 8000c56:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <read_cart_rom+0xa8>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	f003 0303 	and.w	r3, r3, #3
 8000c60:	80bb      	strh	r3, [r7, #4]
	return_value |= (temp<<5);//left shift by 5. put them in position A5 and A6
 8000c62:	88bb      	ldrh	r3, [r7, #4]
 8000c64:	015b      	lsls	r3, r3, #5
 8000c66:	b21a      	sxth	r2, r3
 8000c68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	b21b      	sxth	r3, r3
 8000c70:	80fb      	strh	r3, [r7, #6]

	temp = (GPIOB->IDR & ~(0b11111111111111110000001111111111));//save bits on pins PB10 ti PB15
 8000c72:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <read_cart_rom+0xa8>)
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000c7c:	f023 0303 	bic.w	r3, r3, #3
 8000c80:	80bb      	strh	r3, [r7, #4]
	return_value |= (temp>>3);//right shift by 3. put them in positions A7 to A12
 8000c82:	88bb      	ldrh	r3, [r7, #4]
 8000c84:	08db      	lsrs	r3, r3, #3
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	80fb      	strh	r3, [r7, #6]

	temp = (GPIOA->IDR & ~(0b11111111111111111111111011111111));//save bits on pins PA8
 8000c8e:	4b10      	ldr	r3, [pc, #64]	; (8000cd0 <read_cart_rom+0xa4>)
 8000c90:	689b      	ldr	r3, [r3, #8]
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c98:	80bb      	strh	r3, [r7, #4]
	return_value |= (temp<<5);//left  shift by 5. put them in position A13
 8000c9a:	88bb      	ldrh	r3, [r7, #4]
 8000c9c:	015b      	lsls	r3, r3, #5
 8000c9e:	b21a      	sxth	r2, r3
 8000ca0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b21b      	sxth	r3, r3
 8000ca8:	80fb      	strh	r3, [r7, #6]

	temp = (GPIOA->IDR & ~(0b11111111111111111110011111111111));//save bits on pins PA11 and PA12
 8000caa:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <read_cart_rom+0xa4>)
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8000cb4:	80bb      	strh	r3, [r7, #4]
	return_value |= (temp<<3);//right shift by 3. put them in position A14 and A15
 8000cb6:	88bb      	ldrh	r3, [r7, #4]
 8000cb8:	00db      	lsls	r3, r3, #3
 8000cba:	b21a      	sxth	r2, r3
 8000cbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	b21b      	sxth	r3, r3
 8000cc4:	80fb      	strh	r3, [r7, #6]

	return return_value;
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40010800 	.word	0x40010800
 8000cd4:	40010c00 	.word	0x40010c00

08000cd8 <init_control_pins>:

void init_control_pins()
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0

 	//clear port A CRL bits for PA1 and PA2
 	GPIOA->CRL &= ~(CRL_A_CONTROL_PINS_IO_MASK);
 8000cdc:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <init_control_pins+0x48>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a0f      	ldr	r2, [pc, #60]	; (8000d20 <init_control_pins+0x48>)
 8000ce2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000ce6:	6013      	str	r3, [r2, #0]
 	//set port A CRL as push pull output and 50MHZ to pins PA1 and PA2
 	GPIOA->CRL |= (PORT_A_CONTROL_PINS_CRL_OUTPUT_CONFIG);
 8000ce8:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <init_control_pins+0x48>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a0c      	ldr	r2, [pc, #48]	; (8000d20 <init_control_pins+0x48>)
 8000cee:	f443 734c 	orr.w	r3, r3, #816	; 0x330
 8000cf2:	6013      	str	r3, [r2, #0]

 	//clear port A CRL bits for PC14 adn PC15
 	GPIOC->CRH &= ~(CRH_C_CONTROL_PINS_IO_MASK);
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <init_control_pins+0x4c>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	4a0a      	ldr	r2, [pc, #40]	; (8000d24 <init_control_pins+0x4c>)
 8000cfa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000cfe:	6053      	str	r3, [r2, #4]
 	//set port C CRL as push pull output and 50MHZ to pins PC14 and PC15
 	GPIOC->CRH |= (PORT_C_CONTROL_PINS_CRL_CRL_OUTPUT_CONFIG);
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <init_control_pins+0x4c>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <init_control_pins+0x4c>)
 8000d06:	f043 534c 	orr.w	r3, r3, #855638016	; 0x33000000
 8000d0a:	6053      	str	r3, [r2, #4]

 	CLK_LOW();
 8000d0c:	f000 f80c 	bl	8000d28 <CLK_LOW>
 	WR_HIGH();
 8000d10:	f000 f834 	bl	8000d7c <WR_HIGH>
 	RD_HIGH();
 8000d14:	f000 f840 	bl	8000d98 <RD_HIGH>
 	CS_HIGH();
 8000d18:	f000 f814 	bl	8000d44 <CS_HIGH>

}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40010800 	.word	0x40010800
 8000d24:	40011000 	.word	0x40011000

08000d28 <CLK_LOW>:
{
	GPIOC->ODR |= GPIO_PC14_MASK;
}

void CLK_LOW()
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
	GPIOC->ODR &= ~GPIO_PC14_MASK;
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <CLK_LOW+0x18>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	4a03      	ldr	r2, [pc, #12]	; (8000d40 <CLK_LOW+0x18>)
 8000d32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d36:	60d3      	str	r3, [r2, #12]

}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr
 8000d40:	40011000 	.word	0x40011000

08000d44 <CS_HIGH>:

void CS_HIGH()
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
	GPIOC->ODR |= GPIO_PC15_MASK
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <CS_HIGH+0x18>)
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	4a03      	ldr	r2, [pc, #12]	; (8000d5c <CS_HIGH+0x18>)
 8000d4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d52:	60d3      	str	r3, [r2, #12]
;
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr
 8000d5c:	40011000 	.word	0x40011000

08000d60 <CS_LOW>:
void CS_LOW()
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
	GPIOC->ODR &= ~GPIO_PC15_MASK
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <CS_LOW+0x18>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	4a03      	ldr	r2, [pc, #12]	; (8000d78 <CS_LOW+0x18>)
 8000d6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d6e:	60d3      	str	r3, [r2, #12]
;
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr
 8000d78:	40011000 	.word	0x40011000

08000d7c <WR_HIGH>:

void WR_HIGH()
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
	GPIOA->ODR |= GPIO_PA1_MASK;
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <WR_HIGH+0x18>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	4a03      	ldr	r2, [pc, #12]	; (8000d94 <WR_HIGH+0x18>)
 8000d86:	f043 0302 	orr.w	r3, r3, #2
 8000d8a:	60d3      	str	r3, [r2, #12]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	40010800 	.word	0x40010800

08000d98 <RD_HIGH>:
{
	GPIOA->ODR &= ~GPIO_PA1_MASK;
}

void RD_HIGH()
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
	GPIOA->ODR |= GPIO_PA2_MASK;
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <RD_HIGH+0x18>)
 8000d9e:	68db      	ldr	r3, [r3, #12]
 8000da0:	4a03      	ldr	r2, [pc, #12]	; (8000db0 <RD_HIGH+0x18>)
 8000da2:	f043 0304 	orr.w	r3, r3, #4
 8000da6:	60d3      	str	r3, [r2, #12]
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40010800 	.word	0x40010800

08000db4 <RD_LOW>:
void RD_LOW()
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
	GPIOA->ODR &= ~GPIO_PA2_MASK;
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <RD_LOW+0x18>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	4a03      	ldr	r2, [pc, #12]	; (8000dcc <RD_LOW+0x18>)
 8000dbe:	f023 0304 	bic.w	r3, r3, #4
 8000dc2:	60d3      	str	r3, [r2, #12]
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40010800 	.word	0x40010800

08000dd0 <generic_USART_config>:


//BAUD=clcok/9600
//16mhz/9600=1667
void generic_USART_config(USART_TypeDef * USARTx, uint32_t BAUD_SET)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
    //disable USART
    USARTx->CR1 &= ~USART_CR1_UE;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	60da      	str	r2, [r3, #12]

    //maybe it needs to be done here?
    USART1->CR3 |= USART_CR3_DMAT;//DMA mode enabled for transmit
 8000de6:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <generic_USART_config+0x70>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	4a15      	ldr	r2, [pc, #84]	; (8000e40 <generic_USART_config+0x70>)
 8000dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000df0:	6153      	str	r3, [r2, #20]

    //set data length to 8 bits
    //00 = 8bits, 01 = 9bits, 10 = 7 bits
    USARTx->CR1 &= ~USART_CR1_M;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	60da      	str	r2, [r3, #12]

    //select 1 stop bit
    //00 = 1 stop bit, 01 .5 stop bits, 10 2 stop bits, 11 = 1.5 stop bits
    USARTx->CR2 &= ~USART_CR2_STOP;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	691b      	ldr	r3, [r3, #16]
 8000e02:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	611a      	str	r2, [r3, #16]

    //set parity as no parity
    //0 = no parity, 1= parity
    USARTx->CR1 &= ~USART_CR1_PCE;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	60da      	str	r2, [r3, #12]
    //oversampling by 16
    //0= oversampling by 16, 1= oversampling by 8
    //USARTx->CR1 &= ~USART_CR1_OVER8;

    //set baud rate
    USARTx->BRR = BAUD_SET;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	609a      	str	r2, [r3, #8]

    //enable send and recieve
    USARTx->CR1 |= (USART_CR1_TE|USART_CR1_RE);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	f043 020c 	orr.w	r2, r3, #12
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	60da      	str	r2, [r3, #12]

    //enable usart
    USARTx->CR1 |= USART_CR1_UE;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	60da      	str	r2, [r3, #12]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	40013800 	.word	0x40013800

08000e44 <config_UART1_blocking_115200baud>:
    //config uart
    //72MHZ/9600 = 7500.
    generic_USART_config(USART1, 7500);
}
void config_UART1_blocking_115200baud()
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	//config PA9 as uartTX, set alternatice function to 0x10 to be push pull.
	//set PA10 to be input connected to open drain
    //config PA9 USRT1_TX (AF7), config PA10 USART_RX (AF7)
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;//enalbe clock source
 8000e48:	4b1e      	ldr	r3, [pc, #120]	; (8000ec4 <config_UART1_blocking_115200baud+0x80>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	4a1d      	ldr	r2, [pc, #116]	; (8000ec4 <config_UART1_blocking_115200baud+0x80>)
 8000e4e:	f043 0304 	orr.w	r3, r3, #4
 8000e52:	6193      	str	r3, [r2, #24]
    GPIO_PORT(USART1_TX_PORT)->CRH &= ~(3ul<<PA9_CNF_OFFSET); //clear bits in the CNF location fo PA9
 8000e54:	4b1c      	ldr	r3, [pc, #112]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	4a1b      	ldr	r2, [pc, #108]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e5a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000e5e:	6053      	str	r3, [r2, #4]
    GPIO_PORT(USART1_TX_PORT)->CRH |= (CNF_ALT_FUNCTOIN_PUSH_PULL<<PA9_CNF_OFFSET);//select alt function
 8000e60:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	4a18      	ldr	r2, [pc, #96]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e6a:	6053      	str	r3, [r2, #4]
    GPIO_PORT(USART1_TX_PORT)->CRH &= ~(3ul<<PA9_MODE_OFFSET); //clear bits in the MODE location for PA9
 8000e6c:	4b16      	ldr	r3, [pc, #88]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	4a15      	ldr	r2, [pc, #84]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e72:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000e76:	6053      	str	r3, [r2, #4]
    GPIO_PORT(USART1_TX_PORT)->CRH |= (MODE_SPEED_50MHZ<<PA9_MODE_OFFSET);//set speed to PA9
 8000e78:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	4a12      	ldr	r2, [pc, #72]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e7e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000e82:	6053      	str	r3, [r2, #4]
    GPIO_PORT(USART1_RX_PORT)->CRH &= ~(3ul<<PA10_CNF_OFFSET);//clear CNF for PA10
 8000e84:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	4a0f      	ldr	r2, [pc, #60]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e8a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000e8e:	6053      	str	r3, [r2, #4]
    GPIO_PORT(USART1_RX_PORT)->CRH |= (CNF_INPUT_PULL_UP<<PA10_CNF_OFFSET);//set PA10 as input pull up
 8000e90:	4b0d      	ldr	r3, [pc, #52]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	4a0c      	ldr	r2, [pc, #48]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e9a:	6053      	str	r3, [r2, #4]
    GPIO_PORT(USART1_RX_PORT)->CRH &= ~(3ul<<PA10_MODE_OFFSET);//make sure PA10 MODE is set to zero
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	4a09      	ldr	r2, [pc, #36]	; (8000ec8 <config_UART1_blocking_115200baud+0x84>)
 8000ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ea6:	6053      	str	r3, [r2, #4]


    //config clocks for USART1
    RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <config_UART1_blocking_115200baud+0x80>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <config_UART1_blocking_115200baud+0x80>)
 8000eae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb2:	6193      	str	r3, [r2, #24]

    //config uart
    //72MHZ/115200 = 7500.
    generic_USART_config(USART1, 625);
 8000eb4:	f240 2171 	movw	r1, #625	; 0x271
 8000eb8:	4804      	ldr	r0, [pc, #16]	; (8000ecc <config_UART1_blocking_115200baud+0x88>)
 8000eba:	f7ff ff89 	bl	8000dd0 <generic_USART_config>
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	40010800 	.word	0x40010800
 8000ecc:	40013800 	.word	0x40013800

08000ed0 <UART_BYTE_send_blocking>:


void UART_BYTE_send_blocking(USART_TypeDef *USARTx, uint8_t input_byte)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	70fb      	strb	r3, [r7, #3]
    while(!(USARTx->SR & USART_SR_TC));//wait for hardware to set TXE,transmission is enabled
 8000edc:	bf00      	nop
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d0f9      	beq.n	8000ede <UART_BYTE_send_blocking+0xe>
    USARTx->DR = input_byte;
 8000eea:	78fa      	ldrb	r2, [r7, #3]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	605a      	str	r2, [r3, #4]
    while(!(USARTx->SR & USART_SR_TC));//wait for transmission complete bit to be set, transimission has completed
 8000ef0:	bf00      	nop
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0f9      	beq.n	8000ef2 <UART_BYTE_send_blocking+0x22>
    //USARTx->SR |= USART_ICR_TCCF;//set the transmission complete flah
}
 8000efe:	bf00      	nop
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr

08000f0a <UART_BYTE_recieve_blocking>:

//passing this a value of 7500 gives a baud of 9600
uint8_t UART_BYTE_recieve_blocking(USART_TypeDef *USARTx)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b085      	sub	sp, #20
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
	uint8_t	retrun_value;
    //wait until we recieve a message.
    while(!(USARTx->SR & USART_SR_RXNE));
 8000f12:	bf00      	nop
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 0320 	and.w	r3, r3, #32
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0f9      	beq.n	8000f14 <UART_BYTE_recieve_blocking+0xa>
    retrun_value =USARTx->DR;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	73fb      	strb	r3, [r7, #15]
    USARTx->SR &= ~(USART_SR_RXNE);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f023 0220 	bic.w	r2, r3, #32
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	601a      	str	r2, [r3, #0]
    return retrun_value;
 8000f32:	7bfb      	ldrb	r3, [r7, #15]


}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr

08000f3e <USART1_IRQHandler>:
	DMA1_Channel4->CCR &= ~DMA_CCR_EN;
	DMA1_Channel4->CNDTR = 5;//set the number of elements to send

}
void USART1_IRQHandler()
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0

    }
#endif
#if(UART_DMA_TX_RX_INTERRUPT_TEST)
#endif
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
	...

08000f4c <UGLY_configuration_init>:
	static uint32_t cartSize = 8192000;

//WHY did I do it this way...
//I prommis I know how version control works now...
void UGLY_configuration_init()
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
#endif
#if(PROOF_OF_CONCEPT||PYTHON_TEST_ONE)
//////////////////////////////////////////////////////////////////////////////////////////////////////////////
	

	enable_PLL_sysclock_src_external_HSE_PLL_src();
 8000f50:	f7ff fc60 	bl	8000814 <enable_PLL_sysclock_src_external_HSE_PLL_src>
	config_systic_for_ms(72000);//72000000 would result in 1ms interrutps on the systick. so lets change it to us by removing 3 zeroes
 8000f54:	4805      	ldr	r0, [pc, #20]	; (8000f6c <UGLY_configuration_init+0x20>)
 8000f56:	f7ff fcb7 	bl	80008c8 <config_systic_for_ms>
	init_IO();
 8000f5a:	f7ff fd23 	bl	80009a4 <init_IO>
	set_cart_rom_pins_output();
 8000f5e:	f7ff fd89 	bl	8000a74 <set_cart_rom_pins_output>
	config_UART1_blocking_115200baud();
 8000f62:	f7ff ff6f 	bl	8000e44 <config_UART1_blocking_115200baud>

//////////////////////////////////////////////////////////////////////////////////////////////////////////////

#endif

}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	00011940 	.word	0x00011940

08000f70 <UGLY_coniguration_main_foo>:

//WHY...
void UGLY_coniguration_main_foo()
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
			/*while(1)
			{
				UART_BYTE_send_blocking(USART1, tempWord);
				Delay(1000);
			}*/
			(void) UART_BYTE_recieve_blocking(USART1);
 8000f76:	481e      	ldr	r0, [pc, #120]	; (8000ff0 <UGLY_coniguration_main_foo+0x80>)
 8000f78:	f7ff ffc7 	bl	8000f0a <UART_BYTE_recieve_blocking>
			for (uint32_t myAddress = 0; myAddress < cartSize; myAddress += 512)
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	e02b      	b.n	8000fda <UGLY_coniguration_main_foo+0x6a>
			{

				for (int currWord = 0; currWord < 512; currWord += 2)
 8000f82:	2300      	movs	r3, #0
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	e020      	b.n	8000fca <UGLY_coniguration_main_foo+0x5a>
				{
					tempWord = read_rom_word(myAddress + currWord);
 8000f88:	683a      	ldr	r2, [r7, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fbe4 	bl	800075c <read_rom_word>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <UGLY_coniguration_main_foo+0x84>)
 8000f9a:	801a      	strh	r2, [r3, #0]
					//tempWord = 'AB';
					UART_BYTE_send_blocking(USART1, tempWord);
 8000f9c:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <UGLY_coniguration_main_foo+0x84>)
 8000f9e:	881b      	ldrh	r3, [r3, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4812      	ldr	r0, [pc, #72]	; (8000ff0 <UGLY_coniguration_main_foo+0x80>)
 8000fa6:	f7ff ff93 	bl	8000ed0 <UART_BYTE_send_blocking>
					tempWord = (tempWord>>8);
 8000faa:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <UGLY_coniguration_main_foo+0x84>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	0a1b      	lsrs	r3, r3, #8
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	4b10      	ldr	r3, [pc, #64]	; (8000ff4 <UGLY_coniguration_main_foo+0x84>)
 8000fb4:	801a      	strh	r2, [r3, #0]
					UART_BYTE_send_blocking(USART1, tempWord);
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <UGLY_coniguration_main_foo+0x84>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <UGLY_coniguration_main_foo+0x80>)
 8000fc0:	f7ff ff86 	bl	8000ed0 <UART_BYTE_send_blocking>
				for (int currWord = 0; currWord < 512; currWord += 2)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	603b      	str	r3, [r7, #0]
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fd0:	dbda      	blt.n	8000f88 <UGLY_coniguration_main_foo+0x18>
			for (uint32_t myAddress = 0; myAddress < cartSize; myAddress += 512)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <UGLY_coniguration_main_foo+0x88>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d3ce      	bcc.n	8000f82 <UGLY_coniguration_main_foo+0x12>
				Delay(1200000);

			}
	#endif

}
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40013800 	.word	0x40013800
 8000ff4:	20000024 	.word	0x20000024
 8000ff8:	20000000 	.word	0x20000000

08000ffc <main>:
#include "UART_TO_USB_COMM.h"
#include "CRC.h"
#include "configuration.h"

int main(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	UGLY_configuration_init();
 8001000:	f7ff ffa4 	bl	8000f4c <UGLY_configuration_init>
	while (1)
	{
		UGLY_coniguration_main_foo();
 8001004:	f7ff ffb4 	bl	8000f70 <UGLY_coniguration_main_foo>
 8001008:	e7fc      	b.n	8001004 <main+0x8>

0800100a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
	...

08001018 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001018:	f7ff fff7 	bl	800100a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800101c:	480b      	ldr	r0, [pc, #44]	; (800104c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800101e:	490c      	ldr	r1, [pc, #48]	; (8001050 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001020:	4a0c      	ldr	r2, [pc, #48]	; (8001054 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001024:	e002      	b.n	800102c <LoopCopyDataInit>

08001026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102a:	3304      	adds	r3, #4

0800102c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800102c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800102e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001030:	d3f9      	bcc.n	8001026 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001032:	4a09      	ldr	r2, [pc, #36]	; (8001058 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001034:	4c09      	ldr	r4, [pc, #36]	; (800105c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001038:	e001      	b.n	800103e <LoopFillZerobss>

0800103a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800103c:	3204      	adds	r2, #4

0800103e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800103e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001040:	d3fb      	bcc.n	800103a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001042:	f000 f80f 	bl	8001064 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001046:	f7ff ffd9 	bl	8000ffc <main>
  bx lr
 800104a:	4770      	bx	lr
  ldr r0, =_sdata
 800104c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001050:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001054:	080010cc 	.word	0x080010cc
  ldr r2, =_sbss
 8001058:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800105c:	20000028 	.word	0x20000028

08001060 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001060:	e7fe      	b.n	8001060 <ADC1_2_IRQHandler>
	...

08001064 <__libc_init_array>:
 8001064:	b570      	push	{r4, r5, r6, lr}
 8001066:	2600      	movs	r6, #0
 8001068:	4d0c      	ldr	r5, [pc, #48]	; (800109c <__libc_init_array+0x38>)
 800106a:	4c0d      	ldr	r4, [pc, #52]	; (80010a0 <__libc_init_array+0x3c>)
 800106c:	1b64      	subs	r4, r4, r5
 800106e:	10a4      	asrs	r4, r4, #2
 8001070:	42a6      	cmp	r6, r4
 8001072:	d109      	bne.n	8001088 <__libc_init_array+0x24>
 8001074:	f000 f81a 	bl	80010ac <_init>
 8001078:	2600      	movs	r6, #0
 800107a:	4d0a      	ldr	r5, [pc, #40]	; (80010a4 <__libc_init_array+0x40>)
 800107c:	4c0a      	ldr	r4, [pc, #40]	; (80010a8 <__libc_init_array+0x44>)
 800107e:	1b64      	subs	r4, r4, r5
 8001080:	10a4      	asrs	r4, r4, #2
 8001082:	42a6      	cmp	r6, r4
 8001084:	d105      	bne.n	8001092 <__libc_init_array+0x2e>
 8001086:	bd70      	pop	{r4, r5, r6, pc}
 8001088:	f855 3b04 	ldr.w	r3, [r5], #4
 800108c:	4798      	blx	r3
 800108e:	3601      	adds	r6, #1
 8001090:	e7ee      	b.n	8001070 <__libc_init_array+0xc>
 8001092:	f855 3b04 	ldr.w	r3, [r5], #4
 8001096:	4798      	blx	r3
 8001098:	3601      	adds	r6, #1
 800109a:	e7f2      	b.n	8001082 <__libc_init_array+0x1e>
 800109c:	080010c4 	.word	0x080010c4
 80010a0:	080010c4 	.word	0x080010c4
 80010a4:	080010c4 	.word	0x080010c4
 80010a8:	080010c8 	.word	0x080010c8

080010ac <_init>:
 80010ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ae:	bf00      	nop
 80010b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010b2:	bc08      	pop	{r3}
 80010b4:	469e      	mov	lr, r3
 80010b6:	4770      	bx	lr

080010b8 <_fini>:
 80010b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ba:	bf00      	nop
 80010bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010be:	bc08      	pop	{r3}
 80010c0:	469e      	mov	lr, r3
 80010c2:	4770      	bx	lr
