// config file for simulation. read by board

00000001	// 0 clk_mode	mode 0/1/2/3/4/5/6
3836BE27	// 1 cgu_init	random to initial cgu registers
10320D40	// 2 max_cycle	max cycle in iclk limit
00000200	// 3 main_freq	main_freq
00000000	// 4 wave_cfg	wave_cfg != 0, save waveform. wave_cfg[31:8]
		//		specify waveform save start time in iclk cycle
00000002	// 5 rtc_cfg	0: 32.768KHz, 1: 327.68KHz, 2: 3.2768Mhz
00000000	// 6 busmon_cfg	0: enable bus monitor, 1: disable bus monitor
00000000	// 7 gpio_cfg	gpio port config
00000000	// 8 dumpvcd	>0: dump variable to vcd
00000000	// 9 verbose	0: show no message, 1: show message
00000020	// 10 mem_a0_cfg	memory area0 data width config
		//		20: 32-bits, 10: 16-bits, others: 8-bits
00000001		// 11 endian	0: big endian; 1: little endian;
00000000	// 12 tport_cfg	test port cfg 0: normal function 1: test port
00000000	// 13 dumpcdma	not used
00000000		// 14 dspmem	not used
00000000	// 15 cdmacode	not used
00000000	// 16 ssimode	not used, spimode
00000000	// 17 extal_cfg	not used, extal clock frequncy select
00000000	// 18 reset_wait	assert wait signal for this time
		//			for first memory access
00000000	// 19 msc_cfg	MSC config
00000000	// 20 ps2_cfg	not used
00000000	// 21 pin_cfg	0: 256 pins, 1: 208 pins
00000001	// 22 chip_cfg	not used
00000000	// 23 ejtag_cfg	1: direct EBOOT, 0: normal polling after reset
00000000	// 24 enb_udc	not used, 1: enable udc, 0: uhc
00000000	// 25 eth_cfg	not used, 1: enable eth_eth1
00000000	// 26 bjtag_cfg	not used, define the tck half period length.
00000000	// 27 cc_init	1: use software to invalidate cache,
		//		0: use verilog to clear
00000000	// 28 nand_boot_cfg	[3] - boot_mode, 1: NAND flash boot
		//			[2] - cycle, [1] - page [0] - width
		//			refer to emc spec for them
00000001	// 29 pci_cfg	1: host
		//		0: satellite
		//		

