// Seed: 649936309
module module_0 (
    input tri id_0,
    output uwire id_1,
    output tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5
);
  assign id_2 = 1;
  assign module_2._id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1
    , id_8,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6
);
  wor id_9 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd80,
    parameter id_5  = 32'd75,
    parameter id_8  = 32'd46
) (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 _id_5,
    output tri id_6,
    input supply1 id_7,
    input uwire _id_8,
    output supply1 id_9,
    input wor _id_10,
    output wand id_11,
    input wand id_12,
    input tri1 id_13,
    output logic id_14,
    output supply0 id_15,
    input wor id_16
    , id_21,
    inout wire id_17,
    output wor id_18,
    input wire id_19
);
  always_latch @(-1 or id_10) id_14 <= id_21;
  wire id_22;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_6,
      id_9,
      id_1,
      id_4
  );
  wire [id_8 : id_10  ==  id_5] id_23;
endmodule
