<?xml version="1.0" encoding="utf-8"?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://graphml.graphdrawing.org/xmlns http://graphml.graphdrawing.org/xmlns/1.0/graphml.xsd">
  <key id="BA" for="node" attr.name="base_addr" attr.type="string"/>
  <key id="BP" for="node" attr.name="base_param" attr.type="string"/>
  <key id="EH" for="edge" attr.name="edge_hid" attr.type="int"/>
  <key id="HA" for="node" attr.name="high_addr" attr.type="string"/>
  <key id="HP" for="node" attr.name="high_param" attr.type="string"/>
  <key id="LT" for="node" attr.name="lock_type" attr.type="string"/>
  <key id="MA" for="node" attr.name="master_addrspace" attr.type="string"/>
  <key id="MX" for="node" attr.name="master_instance" attr.type="string"/>
  <key id="MI" for="node" attr.name="master_interface" attr.type="string"/>
  <key id="MS" for="node" attr.name="master_segment" attr.type="string"/>
  <key id="MV" for="node" attr.name="master_vlnv" attr.type="string"/>
  <key id="TM" for="node" attr.name="memory_type" attr.type="string"/>
  <key id="SX" for="node" attr.name="slave_instance" attr.type="string"/>
  <key id="SI" for="node" attr.name="slave_interface" attr.type="string"/>
  <key id="MM" for="node" attr.name="slave_memmap" attr.type="string"/>
  <key id="SS" for="node" attr.name="slave_segment" attr.type="string"/>
  <key id="SV" for="node" attr.name="slave_vlnv" attr.type="string"/>
  <key id="TU" for="node" attr.name="usage_type" attr.type="string"/>
  <key id="VH" for="node" attr.name="vert_hid" attr.type="int"/>
  <key id="VM" for="node" attr.name="vert_name" attr.type="string"/>
  <key id="VT" for="node" attr.name="vert_type" attr.type="string"/>
  <graph id="G" edgedefault="undirected" parse.nodeids="canonical" parse.edgeids="canonical" parse.order="nodesfirst">
    <node id="n0">
      <data key="VM">top</data>
      <data key="VT">BC</data>
    </node>
    <node id="n1">
      <data key="BA">0x80000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_CTRL_BASEADDR</data>
      <data key="HA">0x800FFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR</data>
      <data key="MA">M_AXI_LITE</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI_LITE</data>
      <data key="MS">SEG_ddr4_0_C0_REG</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_0</data>
      <data key="SI">C0_DDR4_S_AXI_CTRL</data>
      <data key="MM">C0_DDR4_MEMORY_MAP_CTRL</data>
      <data key="SS">C0_REG</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n2">
      <data key="BA">0x00000000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x00001FFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">M_AXI_LITE</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI_LITE</data>
      <data key="MS">SEG_DataPath_xN_0_reg0</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/DataPath_xN_0</data>
      <data key="SI">S00_AXIL</data>
      <data key="SS">reg0</data>
      <data key="SV">xilinx.com:module_ref:DataPath_xN:1.0</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n3">
      <data key="BA">0x80300000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_CTRL_BASEADDR</data>
      <data key="HA">0x803FFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR</data>
      <data key="MA">M_AXI_LITE</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI_LITE</data>
      <data key="MS">SEG_ddr4_3_C0_REG</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_3</data>
      <data key="SI">C0_DDR4_S_AXI_CTRL</data>
      <data key="MM">C0_DDR4_MEMORY_MAP_CTRL</data>
      <data key="SS">C0_REG</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n4">
      <data key="BA">0x80100000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_CTRL_BASEADDR</data>
      <data key="HA">0x801FFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR</data>
      <data key="MA">M_AXI_LITE</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI_LITE</data>
      <data key="MS">SEG_ddr4_1_C0_REG</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_1</data>
      <data key="SI">C0_DDR4_S_AXI_CTRL</data>
      <data key="MM">C0_DDR4_MEMORY_MAP_CTRL</data>
      <data key="SS">C0_REG</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n5">
      <data key="BA">0x0000000C00000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0x0000000FFFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M_AXI</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI</data>
      <data key="MS">SEG_ddr4_3_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_3</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n6">
      <data key="BA">0x00000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0xFFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M01_AXI</data>
      <data key="MX">/DataPath_xN_0</data>
      <data key="MI">M01_AXI</data>
      <data key="MS">SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:module_ref:DataPath_xN:1.0</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_1</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n7">
      <data key="BA">0x80200000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_CTRL_BASEADDR</data>
      <data key="HA">0x802FFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR</data>
      <data key="MA">M_AXI_LITE</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI_LITE</data>
      <data key="MS">SEG_ddr4_2_C0_REG</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_2</data>
      <data key="SI">C0_DDR4_S_AXI_CTRL</data>
      <data key="MM">C0_DDR4_MEMORY_MAP_CTRL</data>
      <data key="SS">C0_REG</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n8">
      <data key="BA">0x0000000000000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0x00000003FFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M_AXI</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI</data>
      <data key="MS">SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_0</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n9">
      <data key="VH">2</data>
      <data key="VM">top</data>
      <data key="VT">VR</data>
    </node>
    <node id="n10">
      <data key="TU">active</data>
      <data key="VH">2</data>
      <data key="VT">PM</data>
    </node>
    <node id="n11">
      <data key="BA">0x00000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0xFFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M03_AXI</data>
      <data key="MX">/DataPath_xN_0</data>
      <data key="MI">M03_AXI</data>
      <data key="MS">SEG_ddr4_3_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:module_ref:DataPath_xN:1.0</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_3</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n12">
      <data key="BA">0x00000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0xFFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M02_AXI</data>
      <data key="MX">/DataPath_xN_0</data>
      <data key="MI">M02_AXI</data>
      <data key="MS">SEG_ddr4_2_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:module_ref:DataPath_xN:1.0</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_2</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n13">
      <data key="BA">0x00000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0xFFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M00_AXI</data>
      <data key="MX">/DataPath_xN_0</data>
      <data key="MI">M00_AXI</data>
      <data key="MS">SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:module_ref:DataPath_xN:1.0</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_0</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n14">
      <data key="BA">0x0000000400000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0x00000007FFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M_AXI</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI</data>
      <data key="MS">SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_1</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n15">
      <data key="BA">0x0000000800000000</data>
      <data key="BP">C0_DDR4_MEMORY_MAP_BASEADDR</data>
      <data key="HA">0x0000000BFFFFFFFF</data>
      <data key="HP">C0_DDR4_MEMORY_MAP_HIGHADDR</data>
      <data key="MA">M_AXI</data>
      <data key="MX">/xdma_0</data>
      <data key="MI">M_AXI</data>
      <data key="MS">SEG_ddr4_2_C0_DDR4_ADDRESS_BLOCK</data>
      <data key="MV">xilinx.com:ip:xdma:4.1</data>
      <data key="TM">both</data>
      <data key="SX">/ddr4_2</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="MM">C0_DDR4_MEMORY_MAP</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <edge id="e0" source="n0" target="n9"/>
    <edge id="e1" source="n9" target="n10"/>
    <edge id="e2" source="n8" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e3" source="n14" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e4" source="n15" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e5" source="n5" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e6" source="n1" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e7" source="n4" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e8" source="n7" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e9" source="n3" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e10" source="n2" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e11" source="n13" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e12" source="n6" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e13" source="n12" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e14" source="n11" target="n10">
      <data key="EH">2</data>
    </edge>
  </graph>
</graphml>
