<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0342647407</prism:url><dc:identifier>SCOPUS_ID:0342647407</dc:identifier><eid>2-s2.0-0342647407</eid><dc:title>Realization of reconfigurable P4 microprocessor Realizacija rekonfigurabilnega P4 mikroprocesorja</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>0</citedby-count><prism:publicationName>Elektrotehniski Vestnik/Electrotechnical Review</prism:publicationName><dc:publisher>Elektrotehniska Zveza SlovenijeLjubljana, Slovenia</dc:publisher><source-id>16651</source-id><prism:issn>00135852</prism:issn><prism:volume>66</prism:volume><prism:issueIdentifier>4-5</prism:issueIdentifier><prism:startingPage>327</prism:startingPage><prism:endingPage>331</prism:endingPage><prism:pageRange>327-331</prism:pageRange><prism:coverDate>1999-12-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" perspective="CPXTRANSAUT" xml:lang="eng" original="n"><ce:para>In the paper we introduce the use of the programmable logic integrated circuit (PLC) as an example of (re)configuring the CPU (central processing unit). As the concept of an in-system configurable logic circuit is becoming increasingly popular, it is now used mainly for the purpose of logic design. We suggest the use of in-system programmable logic as is the case of constructing CPU with specially designed functions which are directly implemented in the logic. Such an approach greatly increases the performance and applicability of the CPU. The program list in Abel-HDL is given in [3]. Our initial version of the simple instruction set computer was taken from [4]. It is presented as an example of a very simple model of the CPU, but at the same time as a powerful one. The microprocessor P4 is a classic yon Neumann computer without I/O facilities. We introduced the instruction MRR (MiRRor the accumulator bits) as an example of a specially designed instruction. For any new instruction which we would like to add to our initinal set we have to do the translation from the formal description to HDL. The process is very similar to the on-line loading of the program into the RAM, which is then processed by the CPU; in the microprocessor with PLc we download the logic cell array configuration memory.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0342647407" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0342647407&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0342647407&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004621708</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="slv"/><authkeywords/><idxterms><mainterm weight="a" candidate="n">Programmable logic integrated circuits (PLC)</mainterm></idxterms><subject-areas><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2007" month="11" day="9" timestamp="2007-11-09T19:51:53.000053+00:00"/><ait:date-sort year="1999" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.</copyright><itemidlist><itemid idtype="CPX">2000094971485</itemid><itemid idtype="PUI">30519262</itemid><itemid idtype="SCP">0342647407</itemid><itemid idtype="SGR">0342647407</itemid></itemidlist><history><date-created year="2000" month="01" day="01"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="slv" language="Slovenian"/></citation-info><citation-title><titletext xml:lang="eng" original="n" language="English">Realization of reconfigurable P4 microprocessor</titletext><titletext xml:lang="slv" original="y" language="Slovenian">Realizacija rekonfigurabilnega P4 mikroprocesorja</titletext></citation-title><author-group><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><author seq="2" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name></author><affiliation country="svn" afid="60031106" dptid="104580817"><organization>Univerza v Ljubljani</organization><organization>Fak. za Racunalnistvo in Informatiko</organization><address-part>Tržaška 25</address-part><city-group>1000 Ljubljana</city-group><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>Patricio</ce:initials><ce:indexed-name>Bulic Patricio</ce:indexed-name><ce:surname>Bulic</ce:surname></person><affiliation country="svn"><organization>Univerza v Ljubljani</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract perspective="CPXTRANSAUT" xml:lang="eng" original="n"><ce:para>In the paper we introduce the use of the programmable logic integrated circuit (PLC) as an example of (re)configuring the CPU (central processing unit). As the concept of an in-system configurable logic circuit is becoming increasingly popular, it is now used mainly for the purpose of logic design. We suggest the use of in-system programmable logic as is the case of constructing CPU with specially designed functions which are directly implemented in the logic. Such an approach greatly increases the performance and applicability of the CPU. The program list in Abel-HDL is given in [3]. Our initial version of the simple instruction set computer was taken from [4]. It is presented as an example of a very simple model of the CPU, but at the same time as a powerful one. The microprocessor P4 is a classic yon Neumann computer without I/O facilities. We introduced the instruction MRR (MiRRor the accumulator bits) as an example of a specially designed instruction. For any new instruction which we would like to add to our initinal set we have to do the translation from the formal description to HDL. The process is very similar to the on-line loading of the program into the RAM, which is then processed by the CPU; in the microprocessor with PLc we download the logic cell array configuration memory.</ce:para></abstract></abstracts><source type="j" srcid="16651"><sourcetitle>Elektrotehniski Vestnik/Electrotechnical Review</sourcetitle><sourcetitle-abbrev>Elektroteh Vestn Electrotech Rev</sourcetitle-abbrev><issn>00135852</issn><codencode>ELVEA</codencode><volisspag><voliss volume="66" issue="4-5"/><pagerange first="327" last="331"/></volisspag><publicationyear first="1999"/><publicationdate><year>1999</year><date-text xfab-added="true">1999</date-text></publicationdate><publisher><publishername>Elektrotehniska Zveza Slovenije</publishername><publisheraddress>Ljubljana, Slovenia</publisheraddress></publisher></source><enhancement><classificationgroup><classifications type="ASJC"><classification>1708</classification><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>ENGI</classification></classifications><classifications type="CPXCLASS"><classification>714.2</classification><classification>721.1</classification><classification>721</classification><classification>722.1</classification></classifications><classifications type="SUBJECT"><classification>Engineering and Technology</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="4"><reference><ref-info><ref-title><ref-titletext>User Field Programmable ALU</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030635432</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>Elektrotehniški Vestnik</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="64" issue="5"/><pagerange first="284" last="287"/></ref-volisspag></ref-info><ref-fulltext>V. Guštin. User Field Programmable ALU, Elektrotehniški vestnik 64(5):284-287, 1997.</ref-fulltext></reference><reference><ref-info><ref-title><ref-titletext>An FPGA Extension to ALU Functions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0344614543</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="22" issue="9"/><pagerange first="501" last="508"/></ref-volisspag></ref-info><ref-fulltext>V. Guštin. An FPGA Extension to ALU Functions, Microprocessors and Microsystems 22(9):501-508, 1999.</ref-fulltext></reference><reference><ref-info><refd-itemidlist><itemid idtype="SGR">25544459425</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-publicationyear first="1999"/><ref-website><ce:e-address type="url">http://www.lra-l.fri.uni-lj.si/p4/</ce:e-address></ref-website></ref-info><ref-fulltext>V. Guštin, P. Bulić. http://www.lra-l.fri.uni-lj.si/p4/, 1999.</ref-fulltext></reference><reference><ref-info><refd-itemidlist><itemid idtype="SGR">0004302191</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author><author seq="2"><ce:initials>J.L.</ce:initials><ce:indexed-name>Hennessey J.L.</ce:indexed-name><ce:surname>Hennessey</ce:surname></author></ref-authors><ref-sourcetitle>Computer Architecture: A Quantitative Approach</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>Academic Press/Morgan Kaufmann</ref-text></ref-info><ref-fulltext>D. A. Patterson, J. L. Hennessey. Computer Architecture: A Quantitative Approach, Academic Press/Morgan Kaufmann, 1996.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>