0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/csv_file_dump.svh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/dataflow_monitor.sv,1730660231,systemVerilog,C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/dump_file_agent.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/csv_file_dump.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/sample_agent.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/sample_manager.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/dump_file_agent.svh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/fifo_para.vh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip.v,1730660260,systemVerilog,,,,tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v,1730660256,systemVerilog,,,,tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v,1730660263,systemVerilog,,,,tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v,1730660267,systemVerilog,,,,tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1730660272,systemVerilog,,,,tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/loop_sample_agent.svh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/nodf_module_interface.svh,1730660231,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/nodf_module_monitor.svh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/sample_agent.svh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/sample_manager.svh,1730660231,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom.autotb.v,1730660231,systemVerilog,,,C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/fifo_para.vh,apatb_tanh_custom_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom.v,1730660060,systemVerilog,,,,tanh_custom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1.v,1730660059,systemVerilog,,,,tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1.v,1730660059,systemVerilog,,,,tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1.v,1730660059,systemVerilog,,,,tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1.v,1730660060,systemVerilog,,,,tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_flow_control_loop_pipe_sequential_init.v,1730660060,systemVerilog,,,,tanh_custom_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1.v,1730660059,systemVerilog,,,,tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1.v,1730660059,systemVerilog,,,,tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.v,1730660059,systemVerilog,,,,tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/upc_loop_interface.svh,1730660231,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/upc_loop_monitor.svh,1730660231,verilog,,,,,,,,,,,,
