Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 17:13:55 2025
| Host         : katnlot running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/maxmul2x2_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.113ns (23.060%)  route 3.714ns (76.940%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     5.111    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.119     5.230 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_5/O
                         net (fo=1, routed)           0.570     5.800    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[11]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.110ns (24.202%)  route 3.476ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.069     4.753    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.116     4.869 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_13/O
                         net (fo=1, routed)           0.691     5.559    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[3]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.654    10.235    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.113ns (24.749%)  route 3.384ns (75.251%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.287     4.971    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.119     5.090 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_10/O
                         net (fo=1, routed)           0.380     5.470    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[6]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.111ns (24.733%)  route 3.381ns (75.267%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.283     4.967    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.117     5.084 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_9/O
                         net (fo=1, routed)           0.381     5.465    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[7]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.657    10.232    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.111ns (24.879%)  route 3.355ns (75.121%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.067     4.751    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.117     4.868 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_3/O
                         net (fo=1, routed)           0.571     5.439    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[13]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.674    10.215    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.111ns (24.881%)  route 3.354ns (75.119%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          0.901     4.584    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.117     4.701 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_1/O
                         net (fo=3, routed)           0.737     5.438    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[15]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.657    10.232    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.111ns (25.077%)  route 3.319ns (74.923%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.080     4.764    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.117     4.881 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_14/O
                         net (fo=1, routed)           0.523     5.403    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[2]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.674    10.215    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.113ns (25.171%)  route 3.309ns (74.829%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          0.905     4.588    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.119     4.707 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_7/O
                         net (fo=1, routed)           0.687     5.395    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[9]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.118ns (24.088%)  route 3.523ns (75.912%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.287     4.971    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.095 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_11/O
                         net (fo=1, routed)           0.519     5.614    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[5]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.118ns (24.097%)  route 3.521ns (75.903%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     5.111    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.124     5.235 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_6/O
                         net (fo=1, routed)           0.378     5.612    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[10]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  4.827    




