
## testing ISA semantics: 

[ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS](https://alastairreid.github.io/papers/popl19-isasemantics.pdf)

[A Complete Formal Semantics of x86-64 User-Level Instruction Set Architecture](https://daejunpark.github.io/x86.pdf)

[Rigorous engineering for hardware security: Formal modelling and proof in the CHERI design and implementation process](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9152777)

## proving hardware design/model:

[PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8574586)

[Kami: A Platform for High-Level Parametric Hardware Specification and Its Modular Verification](https://plv.csail.mit.edu/kami/papers/icfp17.pdf)

[Verified Compilation on a Verified Processor](https://dl.acm.org/doi/pdf/10.1145/3314221.3314622)

[Integration Verification across Software and Hardware for a Simple Embedded System](https://dl.acm.org/doi/pdf/10.1145/3453483.3454065)

[Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification](https://dl.acm.org/doi/pdf/10.1145/3282444)

## Hardware-Software Contracts

[For Secure Speculation](https://arxiv.org/pdf/2006.03841.pdf)  S&P'21

[For Safetyâ€™s Sake: We Need a New Hardware-Software Contract!](https://trustworthy.systems/publications/csiro_full_text/Heiser_18.pdf)
Gernot Heiser,
IEEE Design and Test, 2018
