
*** Running vivado
    with args -log chip_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source chip_top.tcl -notrace
Command: synth_design -top chip_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8943
WARNING: [Synth 8-2611] redeclaration of ansi port jtag_tck is not allowed [/mnt/d/fpga-rocket-chip/verilog/peri/JtagTunnel.v:18]
WARNING: [Synth 8-2611] redeclaration of ansi port jtag_tms is not allowed [/mnt/d/fpga-rocket-chip/verilog/peri/JtagTunnel.v:19]
WARNING: [Synth 8-2611] redeclaration of ansi port jtag_tdi is not allowed [/mnt/d/fpga-rocket-chip/verilog/peri/JtagTunnel.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port jtag_tdo is not allowed [/mnt/d/fpga-rocket-chip/verilog/peri/JtagTunnel.v:21]
WARNING: [Synth 8-2611] redeclaration of ansi port jtag_tdo_en is not allowed [/mnt/d/fpga-rocket-chip/verilog/peri/JtagTunnel.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.461 ; gain = 0.000 ; free physical = 18965 ; free virtual = 26871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'chip_top' [/mnt/d/fpga-rocket-chip/verilog/chip_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/synth_1/.Xil/Vivado-8783-DESKTOP-7ILI8OM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/synth_1/.Xil/Vivado-8783-DESKTOP-7ILI8OM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ExampleRocketSystem' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:246252]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:248051]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (2#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39932]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:7373]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8739]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8743]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8747]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8751]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8755]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8759]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8763]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8767]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8771]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8775]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8779]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8783]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8787]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8791]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8795]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8799]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8803]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8807]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8811]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8815]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8819]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8823]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8067]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1201]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1205]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1209]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1213]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1217]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1221]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1225]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1229]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1233]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1237]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1241]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1245]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1249]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1253]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1257]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1261]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1265]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1269]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1273]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1277]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1281]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1285]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1289]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1293]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1297]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1301]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1305]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:1309]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/mnt/d/fpga-rocket-chip/verilog/utils/plusarg_reader.v:9]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (3#1) [/mnt/d/fpga-rocket-chip/verilog/utils/plusarg_reader.v:9]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (4#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:8103]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:4527]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5258]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5262]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5266]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5270]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5274]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5278]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5282]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5286]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5290]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5294]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5298]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5302]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5306]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5310]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5314]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5318]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:5322]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (5#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:4527]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (6#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:7373]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:18787]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:13842]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:13950]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:9325]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10516]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10520]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10524]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10528]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10532]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10536]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10540]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10544]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10548]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10552]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10556]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10560]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10564]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10568]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10572]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10576]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10580]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10584]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10588]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10592]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10596]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10600]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10604]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10608]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10612]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10616]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10620]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:10624]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (7#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:9325]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (8#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:13842]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:18573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:18681]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:14056]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:15247]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:15251]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:15255]
WARNING: [Synth 8-639] system function call 'random' not supported [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:15259]
INFO: [Common 17-14] Message 'Synth 8-639' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (9#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:14056]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (10#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:18573]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (11#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:18787]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:32343]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20121]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19263]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (12#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19263]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19590]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (13#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19590]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19767]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (14#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19767]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19919]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (15#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:19919]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (16#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20121]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20680]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20462]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (17#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20462]
INFO: [Synth 8-6157] synthesizing module 'Queue_7' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20553]
INFO: [Synth 8-6155] done synthesizing module 'Queue_7' (18#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20553]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (19#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:20680]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:21623]
INFO: [Synth 8-6157] synthesizing module 'Queue_15' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:21396]
INFO: [Synth 8-6155] done synthesizing module 'Queue_15' (20#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:21396]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (21#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:21623]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:22825]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (22#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:22825]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:26010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:26330]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:22951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (23#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:22951]
INFO: [Synth 8-6157] synthesizing module 'Queue_20' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:25501]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_strb_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_20' (24#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:25501]
INFO: [Synth 8-6157] synthesizing module 'Queue_21' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:25658]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_lock_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_qos_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_user_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_21' (25#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:25658]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (26#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:26010]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:29563]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:29621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:27013]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:27013]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (28#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:29563]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:32228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:32286]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:29678]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:29678]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (30#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:32228]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (31#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:32343]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36613]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36486]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36550]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:33598]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (32#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:33598]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (33#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36486]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (34#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36613]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39759]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39632]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39696]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36786]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:36786]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (36#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (37#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39759]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (38#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:39932]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:61591]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:43876]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:43940]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:41030]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (39#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:41030]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (40#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:43876]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:57506]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47453]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47561]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:44003]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (41#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:44003]
INFO: [Synth 8-6157] synthesizing module 'Queue_22' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:46849]
INFO: [Synth 8-6155] done synthesizing module 'Queue_22' (42#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:46849]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47151]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (43#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47151]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (44#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47453]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:50542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:50711]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47696]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (45#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:47696]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (46#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:50542]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_3' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54171]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54233]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:51325]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (47#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:51325]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_3' (48#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54171]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54608]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54294]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_resp_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (49#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54294]
INFO: [Synth 8-6157] synthesizing module 'Queue_25' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54476]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_resp_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_25' (50#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54476]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (51#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:54608]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:55851]
INFO: [Synth 8-6157] synthesizing module 'Queue_26' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:55724]
INFO: [Synth 8-6155] done synthesizing module 'Queue_26' (52#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:55724]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (53#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:55851]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:56397]
INFO: [Synth 8-6157] synthesizing module 'Queue_30' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:56165]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_user_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_30' (54#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:56165]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (55#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:56397]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:57410]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (56#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:57410]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (57#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:57506]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:61348]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:61456]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:58502]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (58#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:58502]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (59#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:61348]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (60#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:61591]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88539]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64248]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:62016]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (61#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:62016]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (62#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64190]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:85244]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64432]
INFO: [Synth 8-6157] synthesizing module 'Queue_35' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64305]
INFO: [Synth 8-6155] done synthesizing module 'Queue_35' (63#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64305]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_2' (64#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:64432]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_2' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:65896]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_2' (65#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:65896]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:68556]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:71298]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:66030]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (66#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:66030]
INFO: [Synth 8-6157] synthesizing module 'Queue_68' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:68204]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_lock_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_qos_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_user_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_68' (67#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:68204]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4_1' (68#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:68556]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:82840]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:82898]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:80666]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (69#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:80666]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (70#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:82840]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:85129]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:85187]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:82955]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (71#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:82955]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (72#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:85129]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (73#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:85244]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88382]
INFO: [Synth 8-6157] synthesizing module 'BankBinder' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88267]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88325]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:86093]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (74#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:86093]
INFO: [Synth 8-6155] done synthesizing module 'BankBinder' (75#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88267]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (76#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88382]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (77#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88539]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:128839]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:91816]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:92008]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88968]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (78#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:88968]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (79#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:91816]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:95533]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:95597]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:92645]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (80#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:92645]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (81#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:95533]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_6' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:98508]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:98838]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:95660]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (82#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:95660]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_6' (83#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:98508]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102795]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102903]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:99309]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (84#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:99309]
INFO: [Synth 8-6157] synthesizing module 'Queue_69' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102191]
INFO: [Synth 8-6155] done synthesizing module 'Queue_69' (85#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102191]
INFO: [Synth 8-6157] synthesizing module 'Queue_70' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102493]
INFO: [Synth 8-6155] done synthesizing module 'Queue_70' (86#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102493]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (87#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:102795]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:105926]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:106616]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:103038]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (88#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:103038]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (89#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:105926]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113819]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110320]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:107588]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (90#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:107588]
INFO: [Synth 8-6157] synthesizing module 'Queue_71' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110092]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_71' (91#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110092]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (92#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110233]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113588]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113688]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110491]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (93#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:110491]
INFO: [Synth 8-6157] synthesizing module 'Queue_72' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113311]
INFO: [Synth 8-6155] done synthesizing module 'Queue_72' (94#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113311]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (95#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113588]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (96#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113819]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:116941]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:116644]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (97#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:113991]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (98#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:116322]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (99#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:116483]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (100#1) [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:116941]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:119701]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:122756]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:125446]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:128776]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:132957]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:135849]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:138167]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:140266]
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:143282]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:149727]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:149745]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:160846]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:160886]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:201014]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:225374]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:232579]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:239669]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:243002]
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_clock_converter_0' is unconnected for instance 'clk_conv' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:127]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_clock_converter_0' is unconnected for instance 'clk_conv' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:127]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_clock_converter_0' is unconnected for instance 'clk_conv' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:127]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_clock_converter_0' is unconnected for instance 'clk_conv' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:127]
WARNING: [Synth 8-7023] instance 'clk_conv' of module 'axi_clock_converter_0' has 82 connections declared, but only 78 given [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:127]
WARNING: [Synth 8-689] width (15) of port connection 'ddr2_addr' does not match port width (13) of module 'mig_7series_0' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:294]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (27) of module 'mig_7series_0' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:321]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (27) of module 'mig_7series_0' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:341]
WARNING: [Synth 8-7071] port 'mmcm_locked' of module 'mig_7series_0' is unconnected for instance 'DDR_ctrl' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:288]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'mig_7series_0' is unconnected for instance 'DDR_ctrl' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:288]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'mig_7series_0' is unconnected for instance 'DDR_ctrl' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:288]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'mig_7series_0' is unconnected for instance 'DDR_ctrl' [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:288]
WARNING: [Synth 8-7023] instance 'DDR_ctrl' of module 'mig_7series_0' has 65 connections declared, but only 61 given [/mnt/d/fpga-rocket-chip/verilog/AXIMem.v:288]
WARNING: [Synth 8-689] width (13) of port connection 'ddr_addr' does not match port width (15) of module 'AXIMem' [/mnt/d/fpga-rocket-chip/verilog/chip_top.v:490]
WARNING: [Synth 8-7071] port 'ddr_reset_n' of module 'AXIMem' is unconnected for instance 'mem' [/mnt/d/fpga-rocket-chip/verilog/chip_top.v:439]
WARNING: [Synth 8-7023] instance 'mem' of module 'AXIMem' has 55 connections declared, but only 54 given [/mnt/d/fpga-rocket-chip/verilog/chip_top.v:439]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_crossbar_0' is unconnected for instance 'peri_Xbar' [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
WARNING: [Synth 8-7023] instance 'peri_Xbar' of module 'axi_crossbar_0' has 78 connections declared, but only 60 given [/mnt/d/fpga-rocket-chip/verilog/AXIMmio.v:82]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:73]
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:75]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:64]
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:66]
WARNING: [Synth 8-7071] port 'nasti_master_ar_lock' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_ar_cache' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_ar_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_ar_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_ar_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_ar_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_r_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_aw_lock' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_aw_cache' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_aw_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_aw_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_aw_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_aw_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_w_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'nasti_master_b_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_ar_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_ar_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_ar_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_ar_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_r_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_aw_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_aw_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_aw_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_aw_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_w_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'lite_slave_b_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7023] instance 'bridge_inst' of module 'nasti_lite_bridge' has 78 connections declared, but only 52 given [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7071] port 'baudoutn' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'ctsn' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'ddis' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'dtrn' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'out1n' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'out2n' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'rtsn' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'rxrdyn' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7071] port 'txrdyn' of module 'axi_uart16550_0' is unconnected for instance 'uart16550_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-7023] instance 'uart16550_inst' of module 'axi_uart16550_0' has 35 connections declared, but only 26 given [/mnt/d/fpga-rocket-chip/verilog/peri/uart.v:143]
	Parameter BRAM_INIT_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'firmware.hex' is read successfully [/mnt/d/fpga-rocket-chip/verilog/peri/bram_storage.v:17]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'axi_bram_ctrl_0' is unconnected for instance 'bram_ctrl_inst' [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
WARNING: [Synth 8-7023] instance 'bram_ctrl_inst' of module 'axi_bram_ctrl_0' has 44 connections declared, but only 37 given [/mnt/d/fpga-rocket-chip/verilog/peri/bram.v:55]
	Parameter POWER_CTRL_REG bound to: 7'b0000000 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:73]
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:75]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:64]
WARNING: [Synth 8-2898] ignoring assertion [/mnt/d/fpga-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:66]
WARNING: [Synth 8-7071] port 'nasti_master_ar_lock' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_ar_cache' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_ar_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_ar_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_ar_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_ar_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_r_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_aw_lock' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_aw_cache' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_aw_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_aw_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_aw_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_aw_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_w_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'nasti_master_b_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_ar_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_ar_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_ar_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_ar_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_r_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_aw_prot' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_aw_qos' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_aw_region' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_aw_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_w_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7071] port 'lite_slave_b_user' of module 'nasti_lite_bridge' is unconnected for instance 'bridge_inst_SPI' [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-7023] instance 'bridge_inst_SPI' of module 'nasti_lite_bridge' has 78 connections declared, but only 52 given [/mnt/d/fpga-rocket-chip/verilog/peri/spi.v:89]
	Parameter USER_CHAIN bound to: 4 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2737.816 ; gain = 448.355 ; free physical = 19222 ; free virtual = 27128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.816 ; gain = 448.355 ; free physical = 19319 ; free virtual = 27225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.816 ; gain = 448.355 ; free physical = 19319 ; free virtual = 27225
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2743.754 ; gain = 0.000 ; free physical = 19159 ; free virtual = 27065
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'JtagTunnel/BUFGCE_JTAG' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'JtagTunnel/BUFGCE_JTAG' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0/axi_quad_spi_0_in_context.xdc] for cell 'mmio/spi_inst/axi_spi_inst'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0/axi_quad_spi_0_in_context.xdc] for cell 'mmio/spi_inst/axi_spi_inst'
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'mmio/bram_inst/bram_ctrl_inst'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'mmio/bram_inst/bram_ctrl_inst'
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_uart16550_0/axi_uart16550_0/axi_uart16550_0_in_context.xdc] for cell 'mmio/uart_inst/uart16550_inst'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_uart16550_0/axi_uart16550_0/axi_uart16550_0_in_context.xdc] for cell 'mmio/uart_inst/uart16550_inst'
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'mmio/peri_Xbar'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'mmio/peri_Xbar'
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'mem/DDR_ctrl'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'mem/DDR_ctrl'
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'mem/clk_conv'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'mem/clk_conv'
Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'jtag_pmod_tck'. [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'jtag_pmod_tck_IBUF'. [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'jtag_pmod_tck'. [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'jtag_pmod_tdi'. [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'jtag_pmod_tdo'. [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'jtag_pmod_tms'. [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc:31]
Finished Parsing XDC File [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/chip_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/d/fpga-rocket-chip/constraints/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3090.223 ; gain = 0.000 ; free physical = 18757 ; free virtual = 26663
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3090.223 ; gain = 0.000 ; free physical = 18757 ; free virtual = 26663
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mem/clk_conv' at clock pin 'm_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mmio/peri_Xbar' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 19248 ; free virtual = 27154
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg' [/mnt/d/fpga-rocket-chip/verilog/utils/EICG_wrapper.v:14]
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-7082] The signal ram_reg_0 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_1 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_2 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_3 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_4 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_5 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_6 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_7 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_8 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_9 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_10 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_11 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_12 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_13 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_14 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_15 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_16 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_17 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_18 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_19 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_20 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_21 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_22 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_23 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_24 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_25 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_26 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_27 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_28 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_29 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_30 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_31 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_32 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_33 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_34 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_35 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_36 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_37 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_38 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_39 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_40 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_41 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_42 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_43 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_44 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_45 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_46 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_47 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_48 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_49 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_50 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_51 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_52 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_53 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_54 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_55 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_56 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_57 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_58 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_59 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_60 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_61 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_62 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_63 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_64 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_65 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_66 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_67 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_68 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_69 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_70 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_71 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_72 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_73 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_74 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_75 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_76 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_77 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_78 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_79 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_80 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_81 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_82 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_83 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_84 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_85 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_86 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_87 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-7082] The signal ram_reg_0 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_1 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_2 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_3 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_4 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_5 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_6 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_7 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_8 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_9 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_10 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg_11 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 15967 ; free virtual = 23872
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_1' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_1' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_3' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_3' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_4' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_4' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_5' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_5' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_6' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_6' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_7' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_7' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_8' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_8' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_9' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_9' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_10' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_10' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_11' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_11' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_12' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_12' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_38'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_1' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_1' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_3' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_3' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_4' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_4' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_5' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_5' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_6' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_6' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_7' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_7' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_8' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_8' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_9' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_9' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_10' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_10' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_11' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_11' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_12' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_12' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_38'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input   73 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 6     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   63 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 4     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 3     
	   3 Input   40 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 29    
	   3 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 11    
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 6     
	   4 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 111   
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 16    
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 48    
	   4 Input    1 Bit       Adders := 131   
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     40 Bit         XORs := 16    
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 35    
	   2 Input     29 Bit         XORs := 8     
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 16    
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 13    
	   2 Input      3 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              256 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	              107 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 30    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 18    
	               39 Bit    Registers := 10    
	               34 Bit    Registers := 75    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 49    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 31    
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 64    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 46    
	                8 Bit    Registers := 119   
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 166   
	                2 Bit    Registers := 117   
	                1 Bit    Registers := 1091  
+---Multipliers : 
	              53x53  Multipliers := 1     
	               9x65  Multipliers := 1     
	              10x32  Multipliers := 2     
+---RAMs : 
	             512K Bit	(8192 X 64 bit)          RAMs := 1     
	             128K Bit	(512 X 256 bit)          RAMs := 1     
	              64K Bit	(512 X 128 bit)          RAMs := 2     
	               5K Bit	(64 X 84 bit)          RAMs := 1     
	               5K Bit	(64 X 88 bit)          RAMs := 1     
	               1K Bit	(31 X 64 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              512 Bit	(8 X 64 bit)          RAMs := 9     
	              128 Bit	(2 X 64 bit)          RAMs := 12    
	              112 Bit	(8 X 14 bit)          RAMs := 32    
	               72 Bit	(8 X 9 bit)          RAMs := 9     
	               64 Bit	(2 X 32 bit)          RAMs := 5     
	               64 Bit	(8 X 8 bit)          RAMs := 4     
	               62 Bit	(2 X 31 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 5     
	               32 Bit	(4 X 8 bit)          RAMs := 4     
	               28 Bit	(2 X 14 bit)          RAMs := 1     
	               16 Bit	(2 X 8 bit)          RAMs := 9     
	               16 Bit	(8 X 2 bit)          RAMs := 5     
	               10 Bit	(2 X 5 bit)          RAMs := 4     
	                8 Bit	(2 X 4 bit)          RAMs := 24    
	                8 Bit	(8 X 1 bit)          RAMs := 5     
	                6 Bit	(2 X 3 bit)          RAMs := 22    
	                4 Bit	(2 X 2 bit)          RAMs := 18    
	                2 Bit	(2 X 1 bit)          RAMs := 23    
+---Muxes : 
	   2 Input 2080 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 65    
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 16    
	   2 Input  121 Bit        Muxes := 5     
	   2 Input  120 Bit        Muxes := 6     
	   2 Input  119 Bit        Muxes := 2     
	   2 Input  117 Bit        Muxes := 2     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 8     
	   2 Input   84 Bit        Muxes := 8     
	   2 Input   82 Bit        Muxes := 6     
	   2 Input   81 Bit        Muxes := 7     
	   2 Input   65 Bit        Muxes := 35    
	   2 Input   64 Bit        Muxes := 113   
	   4 Input   64 Bit        Muxes := 4     
	  13 Input   64 Bit        Muxes := 1     
	  16 Input   64 Bit        Muxes := 1     
	 513 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 2     
	   3 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 4     
	   2 Input   56 Bit        Muxes := 4     
	   2 Input   55 Bit        Muxes := 12    
	   2 Input   54 Bit        Muxes := 7     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 7     
	   3 Input   52 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 9     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   4 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 47    
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 6     
	   4 Input   34 Bit        Muxes := 16    
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 84    
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 17    
	   2 Input   28 Bit        Muxes := 15    
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 16    
	   2 Input   25 Bit        Muxes := 15    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 7     
	   3 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 37    
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 10    
	   2 Input   13 Bit        Muxes := 39    
	   2 Input   12 Bit        Muxes := 16    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 14    
	   2 Input    9 Bit        Muxes := 60    
	   4 Input    9 Bit        Muxes := 1     
	  16 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 136   
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 26    
	   4 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 11    
	  51 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	  54 Input    6 Bit        Muxes := 1     
	  63 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 79    
	  22 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	  25 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 37    
	  38 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 226   
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 15    
	   8 Input    3 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	  13 Input    3 Bit        Muxes := 3     
	  14 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 223   
	   3 Input    2 Bit        Muxes := 6     
	  19 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 6     
	  16 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1679  
	   4 Input    1 Bit        Muxes := 36    
	   7 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP bridge_inst/writer/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst/writer/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst/reader/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst/reader/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/writer/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/writer/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/reader/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/reader/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:209655]
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP _T, operation Mode is: A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: Generating DSP _T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
WARNING: [Synth 8-7129] Port io_in_bits_in1[64] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[63] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[62] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[61] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[60] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[59] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[58] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[57] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[56] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[55] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[54] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[53] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[52] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[51] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[50] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[49] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[48] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[47] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[46] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[45] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[44] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[43] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[42] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[41] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[40] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[39] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[38] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[37] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[36] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[35] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[34] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[33] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[64] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[63] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[62] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[61] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[60] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[59] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[58] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[57] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[56] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[55] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[54] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[53] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[52] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[51] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[50] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[49] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[48] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[47] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[46] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[45] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[44] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[43] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[42] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[41] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[40] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[39] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[38] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[37] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[36] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[35] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[34] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[33] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_singleIn in module FPToInt is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[1]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_434_exc_reg[1]' (FDE) to 'ifpu/_T_434_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[2]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_434_exc_reg[2]' (FDE) to 'ifpu/_T_434_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\_T_79_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'ifpu/_T_434_exc_reg[3]' (FDE) to 'ifpu/_T_434_exc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\_T_13_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\_T_434_exc_reg[4] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:222857]
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[63] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[62] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[61] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[60] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[59] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[58] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[57] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[56] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[55] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[54] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[53] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[52] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[51] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[50] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[49] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[48] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[47] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[46] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[45] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[44] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[43] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[42] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[41] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[40] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[39] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[38] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[37] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[36] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[35] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[34] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[33] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[32] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[31] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[30] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[29] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[28] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[27] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[26] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[25] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[24] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[23] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[22] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[21] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[20] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[19] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[18] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[17] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[16] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[15] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[14] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[13] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[12] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[11] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[10] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[9] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[8] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[7] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[5] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[4] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[3] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[2] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_fpu_dmem_resp_type[2] driven by constant 0
WARNING: [Synth 8-7129] Port io_dmem_resp_bits_tag[6] in module Rocket is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[8]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[9]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[10]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[11]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[12]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[13]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[14]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[15]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[16]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[17]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[18]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[19]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[20]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[21]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[22]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[23]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[24]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[25]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[26]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[27]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[28]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[29]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[30]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[31]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[32]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[33]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[34]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[35]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[36]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[37]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[38]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[39]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[40]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[41]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[42]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[43]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[44]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[45]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[46]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[47]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[48]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[49]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[50]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[51]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[52]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[53]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[54]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[55]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[56]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[57]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[58]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[59]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[60]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[61]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[62]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[8]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[9]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[10]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[11]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[12]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[13]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[14]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[15]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[16]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[17]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[18]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[19]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[20]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[21]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[22]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[23]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[24]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[25]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[26]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[27]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[28]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[29]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[30]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[31]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[32]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[33]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[34]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[35]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[36]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[37]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[38]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[39]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[40]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[41]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[42]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[43]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[44]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[45]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[46]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[47]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_scounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_satp_ppn_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_satp_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mideleg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_medeleg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_scause_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcause_reg[12] )
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_5_reg[2] )
INFO: [Synth 8-4471] merging register '_T_888_reg[7:0]' into '_T_888_reg[7:0]' [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:190195]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_bits_br_pc_reg' and it is trimmed from '39' to '2' bits. [/mnt/d/fpga-rocket-chip/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultNexys4DDRConfig.v:189726]
WARNING: [Synth 8-3917] design Frontend has port io_cpu_npc[0] driven by constant 0
WARNING: [Synth 8-7129] Port io_req_bits_addr[0] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[38] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[37] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[36] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[35] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[34] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[33] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[32] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[31] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[30] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[29] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[28] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[27] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[26] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[25] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[24] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[23] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[22] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[21] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[20] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[19] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[18] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[17] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[16] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[15] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[14] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[13] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[12] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[11] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[10] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[9] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[8] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[7] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[6] in module BTB is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/tag_array/tag_array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_0/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (data_arrays_0_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_1/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (data_arrays_0_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_6_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_6_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_6_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_6_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_5_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_5_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_5_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_5_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_4_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_4_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_4_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_4_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_3_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_3_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_3_data_1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_opcode_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_corrupt_reg was removed. 
WARNING: [Synth 8-3917] design RocketTile__GCB3 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/\data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_8/buffer/Queue/_T_corrupt_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_21/buffer/Queue_2/_T_source_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_21/buffer/Queue_2/_T_source_reg_0_1_1_1 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_27/buffer/Queue_3/_T_source_reg_0_1_1_1 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_30/buffer/Queue_3/_T_corrupt_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance i_27/buffer/Queue_3/_T_source_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-5546] ROM "coupler_to_port_named_mmio_port_axi4/tl2axi4/" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_address_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_corrupt_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/_T_data_reg' and it is trimmed from '64' to '34' bits.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_sink_reg was removed. 
INFO: [Synth 8-7067] Removed DRAM instance fbus/coupler_from_port_named_slave_port_axi4/i_8/buffer/Queue/_T_corrupt_reg_0_1_0_0 from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_66/wrapped_error_device/buffer/Queue_1/_T_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_66/wrapped_error_device/buffer/Queue_1/_T_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_70/wrapped_error_device/buffer/Queue_1/_T_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_0_5 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_6_11 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_12_17 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_18_23 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_24_29 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_30_35 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_36_41 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_42_47 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_48_53 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_54_59 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_72/wrapped_error_device/buffer/Queue_1/_T_data_reg_0_1_60_63 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 11 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_37/buffer/Queue_1/_T_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_37/buffer/Queue_1/_T_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_40/buffer/Queue_1/_T_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance fbus/coupler_from_port_named_slave_port_axi4/i_2/buffer/Queue/_T_param_reg_0_1_0_2 from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_9/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_10/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_11/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_cache_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_13/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_27/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_28/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_29/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_cache_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_31/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/fbus/buffer/Queue/_T_param_reg_0_1_0_2 from module ExampleRocketSystem__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_10/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:17 ; elapsed = 00:05:37 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 15195 ; free virtual = 23101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 256    | 0      | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+-------------------+
|Module Name                                    | RTL Object                                                         | Inference | Size (Depth x Width) | Primitives        | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+-------------------+
|\dut/tile/frontend /icache/tag_array           | tag_array_0_ext/ram_reg                                            | Implied   | 64 x 84              | RAM64X1D x 84	    | 
|\dut/tile/frontend /icache/data_arrays_0       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512	  | 
|\dut/tile/frontend /icache/data_arrays_1       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512	  | 
|btb                                            | _T_887_reg                                                         | Implied   | 512 x 1              | RAM128X1D x 4	    | 
|Rocket                                         | _T_427_reg                                                         | Implied   | 32 x 64              | RAM32M x 22	      | 
|tilei_3/dcache/tag_array                       | tag_array_ext/ram_reg                                              | Implied   | 64 x 88              | RAM64X1D x 88	    | 
|RocketTile__GCB3                               | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_param_reg                                          | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11	      | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_param_reg                                        | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|RocketTile__GCB3                               | buffer/Queue_4/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg       | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_addr_reg     | Implied   | 2 x 31               | RAM32M x 6	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_len_reg      | Implied   | 2 x 8                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_size_reg     | Implied   | 2 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_prot_reg     | Implied   | 2 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_strb_reg   | Implied   | 2 x 8                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_addr_reg   | Implied   | 2 x 31               | RAM32M x 6	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_len_reg    | Implied   | 2 x 8                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_size_reg   | Implied   | 2 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_prot_reg   | Implied   | 2 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_7/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_last_reg   | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_data_reg   | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_resp_reg   | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_user_reg   | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_id_reg     | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11	      | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 4                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue/_T_reg                                              | Implied   | 4 x 8                | RAM32M x 2	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_1/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_31/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_30/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_29/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_28/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_27/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_26/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_25/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_24/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_23/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_22/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_21/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_20/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_19/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_18/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_17/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_16/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_15/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_14/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_13/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_12/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_11/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_10/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_9/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_8/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_7/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_6/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_5/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_4/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_1/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue/_T_reg                                              | Implied   | 8 x 14               | RAM32M x 3	       | 
|cbus                                           | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 28               | RAM32M x 5	       | 
|cbus                                           | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2	       | 
|cbus                                           | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11	      | 
|cbus                                           | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|cbus                                           | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|cbus                                           | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_opcode_reg                    | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_size_reg                      | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_opcode_reg                  | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_size_reg                    | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_source_reg                    | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_source_reg                  | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_denied_reg                  | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_corrupt_reg                 | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|bh                                             | TLBroadcastTracker/o_data/_T_mask_reg                              | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker/o_data/_T_data_reg                              | Implied   | 8 x 64               | RAM32M x 11	      | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11	      | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11	      | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11	      | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_source_reg                                    | Implied   | 2 x 4                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_address_reg                                   | Implied   | 2 x 32               | RAM32M x 6	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_mask_reg                                      | Implied   | 2 x 8                | RAM32M x 2	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	      | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_opcode_reg                                  | Implied   | 2 x 3                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_size_reg                                    | Implied   | 2 x 4                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_source_reg                                  | Implied   | 2 x 4                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_denied_reg                                  | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_data_reg                                    | Implied   | 2 x 64               | RAM32M x 11	      | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_corrupt_reg                                 | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|chip_top                                       | mmio/bram_inst/bram_storage_inst/bram_reg                          | Implied   | 8 K x 64             | RAM256X1S x 2048	 | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|uart              | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart              | (PCIN>>17)+A*B   | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | (PCIN>>17)+A*B   | 15     | 11     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spi               | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spi               | (PCIN>>17)+A*B   | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | (PCIN>>17)+A*B   | 15     | 11     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:23 ; elapsed = 00:05:44 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 15083 ; free virtual = 22989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:36 ; elapsed = 00:05:57 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 15047 ; free virtual = 22953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 256    | 0      | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+-------------------+
|Module Name                                    | RTL Object                                                         | Inference | Size (Depth x Width) | Primitives        | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+-------------------+
|\dut/tile/frontend /icache/tag_array           | tag_array_0_ext/ram_reg                                            | Implied   | 64 x 84              | RAM64X1D x 84	    | 
|\dut/tile/frontend /icache/data_arrays_0       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512	  | 
|\dut/tile/frontend /icache/data_arrays_1       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512	  | 
|btb                                            | _T_887_reg                                                         | Implied   | 512 x 1              | RAM128X1D x 4	    | 
|Rocket                                         | _T_427_reg                                                         | Implied   | 32 x 64              | RAM32M x 22	      | 
|tilei_3/dcache/tag_array                       | tag_array_ext/ram_reg                                              | Implied   | 64 x 88              | RAM64X1D x 88	    | 
|RocketTile__GCB3                               | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_param_reg                                          | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2	       | 
|RocketTile__GCB3                               | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11	      | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6	       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|RocketTile__GCB3                               | buffer/Queue_4/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg       | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_addr_reg     | Implied   | 2 x 31               | RAM32M x 6	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_len_reg      | Implied   | 2 x 8                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_size_reg     | Implied   | 2 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_strb_reg   | Implied   | 2 x 8                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_addr_reg   | Implied   | 2 x 31               | RAM32M x 6	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_len_reg    | Implied   | 2 x 8                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_size_reg   | Implied   | 2 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_7/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_last_reg   | Implied   | 8 x 1                | RAM16X1D x 1	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_data_reg   | Implied   | 8 x 64               | RAM32M x 11	      | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_resp_reg   | Implied   | 8 x 2                | RAM16X1D x 2	     | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/_T_reg       | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_user_reg   | Implied   | 8 x 9                | RAM32M x 2	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_id_reg     | Implied   | 8 x 3                | RAM32M x 1	       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 4                | RAM32M x 1	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2	       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_31/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_30/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_29/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_28/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_27/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_26/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_25/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_24/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_23/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_22/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_21/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_20/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_19/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_18/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_17/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_16/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_15/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_14/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_13/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_12/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_11/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_10/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_9/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_8/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_7/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_6/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_5/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_4/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_1/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3	       | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue/_T_reg                                              | Implied   | 8 x 14               | RAM32M x 3	       | 
|cbus                                           | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 28               | RAM32M x 5	       | 
|cbus                                           | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2	       | 
|cbus                                           | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11	      | 
|cbus                                           | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|cbus                                           | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11	      | 
|cbus                                           | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_opcode_reg                    | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_size_reg                      | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_opcode_reg                  | Implied   | 2 x 3                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_size_reg                    | Implied   | 2 x 4                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_source_reg                    | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_source_reg                  | Implied   | 2 x 5                | RAM32M x 1	       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_denied_reg                  | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_corrupt_reg                 | Implied   | 2 x 1                | RAM16X1D x 1	     | 
|bh                                             | TLBroadcastTracker/o_data/_T_mask_reg                              | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker/o_data/_T_data_reg                              | Implied   | 8 x 64               | RAM32M x 11	      | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11	      | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11	      | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2	       | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11	      | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_opcode_reg                                  | Implied   | 2 x 3                | RAM32M x 1	       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_source_reg                                  | Implied   | 2 x 4                | RAM32M x 1	       | 
|chip_top                                       | mmio/bram_inst/bram_storage_inst/bram_reg                          | Implied   | 8 K x 64             | RAM256X1S x 2048	 | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:45 ; elapsed = 00:06:14 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14389 ; free virtual = 22295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/uart_inst/uart16550_inst  has unconnected pin ctsn
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awlock
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arlock
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:52 ; elapsed = 00:06:23 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14371 ; free virtual = 22277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:52 ; elapsed = 00:06:23 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14372 ; free virtual = 22278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:59 ; elapsed = 00:06:31 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14349 ; free virtual = 22255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:59 ; elapsed = 00:06:31 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14349 ; free virtual = 22255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:00 ; elapsed = 00:06:32 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14349 ; free virtual = 22255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:01 ; elapsed = 00:06:32 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14349 ; free virtual = 22255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|chip_top    | dut/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/asyncXing/SynchronizerShiftReg_w2_d3/sync_0_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_wiz_0             |         1|
|2     |axi_clock_converter_0 |         1|
|3     |mig_7series_0         |         1|
|4     |axi_crossbar_0        |         1|
|5     |axi_bram_ctrl_0       |         1|
|6     |axi_quad_spi_0        |         1|
|7     |axi_uart16550_0       |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |axi_bram_ctrl       |     1|
|2     |axi_clock_converter |     1|
|3     |axi_crossbar        |     1|
|4     |axi_quad_spi        |     1|
|5     |axi_uart16550       |     1|
|6     |clk_wiz             |     1|
|7     |mig_7series         |     1|
|8     |BSCANE2             |     1|
|9     |BUFG                |     1|
|10    |BUFGCE              |     1|
|11    |CARRY4              |  1210|
|12    |DSP48E1             |    23|
|16    |LUT1                |   173|
|17    |LUT2                |  2516|
|18    |LUT3                |  4282|
|19    |LUT4                |  4661|
|20    |LUT5                |  7642|
|21    |LUT6                | 17156|
|22    |MUXF7               |  1552|
|23    |MUXF8               |   147|
|24    |RAM128X1D           |  1028|
|25    |RAM16X1D            |    41|
|26    |RAM256X1S           |  2048|
|27    |RAM32M              |   402|
|28    |RAM64X1D            |   172|
|29    |RAMB18E1            |   256|
|30    |SRL16E              |     3|
|31    |FDCE                |   218|
|32    |FDPE                |     5|
|33    |FDRE                | 15338|
|34    |FDSE                |   102|
|35    |LD                  |     1|
|36    |IBUF                |     2|
|37    |IOBUF               |     4|
|38    |OBUF                |    10|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:01 ; elapsed = 00:06:32 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 14349 ; free virtual = 22255
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 49 critical warnings and 461 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:51 ; elapsed = 00:06:26 . Memory (MB): peak = 3090.223 ; gain = 448.355 ; free physical = 19289 ; free virtual = 27195
Synthesis Optimization Complete : Time (s): cpu = 00:06:04 ; elapsed = 00:06:37 . Memory (MB): peak = 3090.223 ; gain = 800.762 ; free physical = 19289 ; free virtual = 27194
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3090.223 ; gain = 0.000 ; free physical = 19255 ; free virtual = 27161
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'JtagTunnel/BUFGCE_JTAG' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 6885 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'JtagTunnel/BUFGCE_JTAG' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.234 ; gain = 0.000 ; free physical = 19165 ; free virtual = 27071
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3697 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1028 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 41 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2048 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 402 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 172 instances

INFO: [Common 17-83] Releasing license: Synthesis
746 Infos, 474 Warnings, 49 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:18 ; elapsed = 00:06:53 . Memory (MB): peak = 3114.234 ; gain = 824.840 ; free physical = 19304 ; free virtual = 27210
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/synth_1/chip_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.250 ; gain = 32.016 ; free physical = 19300 ; free virtual = 27206
INFO: [runtcl-4] Executing : report_utilization -file chip_top_utilization_synth.rpt -pb chip_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 17:04:47 2022...
