TimeQuest Timing Analyzer report for DEO-CV
Wed Jan 31 22:23:45 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClockIn'
 14. Slow 1200mV 85C Model Hold: 'ClockIn'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'ClockIn'
 23. Slow 1200mV 0C Model Hold: 'ClockIn'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'ClockIn'
 31. Fast 1200mV 0C Model Hold: 'ClockIn'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DEO-CV                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.9%      ;
;     Processor 3            ;  30.0%      ;
;     Processor 4            ;  29.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; SANDBOX.out.sdc ; OK     ; Wed Jan 31 22:23:42 2018 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; ClockIn    ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockIn } ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 23.01 MHz ; 23.01 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; ClockIn ; 28.267 ; 0.000            ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; ClockIn ; 0.536 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; ClockIn ; 47.627 ; 0.000                          ;
+---------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockIn'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 28.267 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.883      ; 23.631     ;
; 28.389 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.959      ; 23.585     ;
; 28.397 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.951      ; 23.569     ;
; 28.415 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.861      ; 24.461     ;
; 28.519 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.027      ; 23.523     ;
; 28.552 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.396      ; 23.859     ;
; 28.588 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.272      ; 23.699     ;
; 28.616 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.853      ; 24.252     ;
; 28.682 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.464      ; 23.797     ;
; 28.718 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.340      ; 23.637     ;
; 28.785 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.474      ; 23.704     ;
; 28.813 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.994      ; 24.196     ;
; 28.907 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.280      ; 23.388     ;
; 28.915 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.542      ; 23.642     ;
; 28.927 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.401      ; 23.489     ;
; 28.943 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.062      ; 24.134     ;
; 28.968 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.319      ; 23.366     ;
; 29.030 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.981      ; 22.966     ;
; 29.037 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.348      ; 23.326     ;
; 29.041 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.958      ; 22.932     ;
; 29.057 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.469      ; 23.427     ;
; 29.058 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.023      ; 22.980     ;
; 29.089 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.820      ; 23.746     ;
; 29.095 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.446      ; 23.366     ;
; 29.098 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.387      ; 23.304     ;
; 29.152 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.057      ; 22.920     ;
; 29.171 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.026      ; 22.870     ;
; 29.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.514      ; 23.304     ;
; 29.259 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.015      ; 22.771     ;
; 29.315 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.019      ; 22.719     ;
; 29.315 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.494      ; 23.194     ;
; 29.342 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 3.105      ; 23.778     ;
; 29.345 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.989      ; 22.659     ;
; 29.351 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.566      ; 23.230     ;
; 29.351 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.195      ; 22.859     ;
; 29.351 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.370      ; 23.034     ;
; 29.389 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.207      ; 22.833     ;
; 29.389 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 2.340      ; 22.966     ;
; 29.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.958      ; 22.565     ;
; 29.450 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.401      ; 22.966     ;
; 29.450 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.096      ; 22.661     ;
; 29.464 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.256      ; 22.807     ;
; 29.473 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.271      ; 22.813     ;
; 29.475 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.057      ; 22.597     ;
; 29.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.456      ; 22.993     ;
; 29.481 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.634      ; 23.168     ;
; 29.484 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.276      ; 22.807     ;
; 29.500 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.347      ; 22.862     ;
; 29.519 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.733      ; 23.229     ;
; 29.519 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.275      ; 22.771     ;
; 29.538 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.026      ; 22.503     ;
; 29.548 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.572      ; 23.039     ;
; 29.565 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.996      ; 23.446     ;
; 29.571 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.623      ; 23.067     ;
; 29.576 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.092      ; 23.531     ;
; 29.580 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.469      ; 22.904     ;
; 29.580 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.164      ; 22.599     ;
; 29.590 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 2.332      ; 22.757     ;
; 29.594 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.324      ; 22.745     ;
; 29.602 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.396      ; 22.809     ;
; 29.605 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.225      ; 22.635     ;
; 29.607 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.418      ; 22.826     ;
; 29.614 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.344      ; 22.745     ;
; 29.626 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.558      ; 22.947     ;
; 29.630 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.720      ; 23.105     ;
; 29.634 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.327      ; 22.708     ;
; 29.636 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.708      ; 23.087     ;
; 29.638 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.943      ; 22.320     ;
; 29.649 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.801      ; 23.167     ;
; 29.662 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.883      ; 22.236     ;
; 29.670 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.378      ; 22.723     ;
; 29.672 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.584      ; 22.927     ;
; 29.673 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.793      ; 23.135     ;
; 29.675 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.766      ; 23.106     ;
; 29.676 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.602      ; 22.941     ;
; 29.682 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.458      ; 22.791     ;
; 29.690 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.499      ; 22.824     ;
; 29.695 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 3.064      ; 23.384     ;
; 29.695 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.064      ; 23.384     ;
; 29.696 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.910      ; 22.229     ;
; 29.701 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.339      ; 22.653     ;
; 29.710 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.815      ; 23.120     ;
; 29.715 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.458      ; 22.758     ;
; 29.721 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.955      ; 22.249     ;
; 29.731 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.417      ; 22.701     ;
; 29.732 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.982      ; 22.265     ;
; 29.732 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.464      ; 22.747     ;
; 29.735 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.293      ; 22.573     ;
; 29.736 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 1.674      ; 21.953     ;
; 29.737 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.397      ; 22.675     ;
; 29.737 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.486      ; 22.764     ;
; 29.739 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.054      ; 23.330     ;
; 29.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.891      ; 23.158     ;
; 29.755 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 2.026      ; 22.286     ;
; 29.756 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.626      ; 22.885     ;
; 29.760 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.788      ; 23.043     ;
; 29.764 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.395      ; 22.646     ;
; 29.768 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.348      ; 22.595     ;
; 29.772 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.615      ; 22.858     ;
; 29.777 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.959      ; 22.197     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockIn'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.536 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.754      ;
; 0.571 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.791      ;
; 0.594 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.812      ;
; 0.594 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.812      ;
; 0.702 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.920      ;
; 0.728 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 0.946      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.065      ;
; 0.860 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.078      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.080      ;
; 0.881 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.099      ;
; 0.881 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.099      ;
; 0.883 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.101      ;
; 0.883 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.101      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.174      ;
; 0.957 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.175      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.176      ;
; 0.959 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.177      ;
; 0.959 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.177      ;
; 0.972 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.190      ;
; 0.972 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.190      ;
; 0.974 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.192      ;
; 0.977 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.195      ;
; 0.989 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.207      ;
; 0.993 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.211      ;
; 0.993 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.211      ;
; 0.995 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.213      ;
; 0.995 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.213      ;
; 0.995 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.213      ;
; 0.997 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.215      ;
; 1.068 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.286      ;
; 1.069 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.287      ;
; 1.069 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.287      ;
; 1.070 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.288      ;
; 1.071 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.289      ;
; 1.084 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.302      ;
; 1.086 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.304      ;
; 1.105 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.323      ;
; 1.105 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.323      ;
; 1.107 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.325      ;
; 1.107 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.325      ;
; 1.109 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.327      ;
; 1.180 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.398      ;
; 1.181 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.399      ;
; 1.182 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.400      ;
; 1.196 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.414      ;
; 1.198 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.416      ;
; 1.217 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.435      ;
; 1.219 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.437      ;
; 1.221 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.439      ;
; 1.252 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.470      ;
; 1.292 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.510      ;
; 1.308 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.526      ;
; 1.331 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.549      ;
; 1.333 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.551      ;
; 1.362 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.580      ;
; 1.364 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.582      ;
; 1.443 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.661      ;
; 1.445 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.663      ;
; 1.474 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.692      ;
; 1.476 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.694      ;
; 1.555 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.773      ;
; 1.586 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.804      ;
; 1.588 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.806      ;
; 1.698 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.916      ;
; 1.700 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 1.918      ;
; 1.810 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.061      ; 2.028      ;
; 2.169 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.627      ; 4.953      ;
; 2.361 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.627      ; 5.145      ;
; 2.447 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.976      ; 4.580      ;
; 2.514 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.996      ; 4.667      ;
; 2.580 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.798      ; 4.535      ;
; 2.598 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.862      ; 4.617      ;
; 2.775 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.348      ; 5.280      ;
; 2.811 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.027      ; 4.995      ;
; 2.838 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.375      ; 5.370      ;
; 2.873 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.016      ; 5.046      ;
; 2.946 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.211      ; 5.314      ;
; 2.947 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.896      ; 5.000      ;
; 2.956 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.761      ; 4.874      ;
; 2.960 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.263      ; 5.380      ;
; 2.983 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.748      ; 4.888      ;
; 2.983 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.693      ; 4.833      ;
; 3.001 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.972      ; 5.130      ;
; 3.020 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.804      ; 4.981      ;
; 3.049 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.928      ; 5.134      ;
; 3.059 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.928      ; 5.144      ;
; 3.070 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.849      ; 5.076      ;
; 3.091 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.767      ; 5.015      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 25.68 MHz ; 25.68 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 30.532 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.482 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 47.926 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.532 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.749      ; 21.232     ;
; 30.613 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.799      ; 21.201     ;
; 30.623 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.796      ; 21.188     ;
; 30.655 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.630      ; 21.990     ;
; 30.704 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.846      ; 21.157     ;
; 30.775 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.204      ; 21.444     ;
; 30.793 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.075      ; 21.297     ;
; 30.856 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.630      ; 21.789     ;
; 30.866 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.251      ; 21.400     ;
; 30.884 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.122      ; 21.253     ;
; 30.993 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.281      ; 21.303     ;
; 31.014 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.752      ; 21.753     ;
; 31.084 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.328      ; 21.259     ;
; 31.095 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.210      ; 21.130     ;
; 31.104 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.102      ; 21.013     ;
; 31.105 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.799      ; 21.709     ;
; 31.160 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.843      ; 20.698     ;
; 31.186 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.257      ; 21.086     ;
; 31.195 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.149      ; 20.969     ;
; 31.200 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.144      ; 20.959     ;
; 31.212 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.193      ; 20.996     ;
; 31.219 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.800      ; 20.596     ;
; 31.241 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.838      ; 20.612     ;
; 31.283 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.608      ; 21.340     ;
; 31.291 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.191      ; 20.915     ;
; 31.303 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.240      ; 20.952     ;
; 31.310 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.847      ; 20.552     ;
; 31.314 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.888      ; 20.589     ;
; 31.361 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.843      ; 20.497     ;
; 31.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.846      ; 20.453     ;
; 31.434 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 2.113      ; 20.694     ;
; 31.463 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.027      ; 20.579     ;
; 31.474 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.861      ; 21.402     ;
; 31.476 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.293      ; 20.832     ;
; 31.502 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.164      ; 20.677     ;
; 31.522 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.826      ; 20.319     ;
; 31.529 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.369      ; 20.855     ;
; 31.544 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.077      ; 20.548     ;
; 31.570 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.251      ; 20.696     ;
; 31.571 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.800      ; 20.244     ;
; 31.574 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.024      ; 20.465     ;
; 31.588 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.924      ; 20.351     ;
; 31.593 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.396      ; 20.818     ;
; 31.597 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.059      ; 20.477     ;
; 31.611 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.084      ; 20.488     ;
; 31.613 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.873      ; 20.275     ;
; 31.620 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.416      ; 20.811     ;
; 31.622 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.210      ; 20.603     ;
; 31.622 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.148      ; 20.541     ;
; 31.635 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 2.113      ; 20.493     ;
; 31.662 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.847      ; 20.200     ;
; 31.665 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.071      ; 20.421     ;
; 31.673 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.988      ; 20.330     ;
; 31.677 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.796      ; 20.134     ;
; 31.679 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.971      ; 20.307     ;
; 31.687 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.526      ; 20.854     ;
; 31.688 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.106      ; 20.433     ;
; 31.702 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.370      ; 20.683     ;
; 31.702 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.131      ; 20.444     ;
; 31.706 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.482      ; 20.791     ;
; 31.713 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.257      ; 20.559     ;
; 31.715 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.841      ; 21.141     ;
; 31.716 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.761      ; 21.060     ;
; 31.718 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 1.512      ; 19.809     ;
; 31.724 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.353      ; 20.644     ;
; 31.746 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.494      ; 20.763     ;
; 31.754 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.357      ; 20.618     ;
; 31.755 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.201      ; 20.461     ;
; 31.759 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.133      ; 20.389     ;
; 31.762 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.749      ; 20.002     ;
; 31.764 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.035      ; 20.286     ;
; 31.765 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.230      ; 20.480     ;
; 31.778 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.573      ; 20.810     ;
; 31.780 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 1.847      ; 20.082     ;
; 31.780 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.185      ; 20.420     ;
; 31.788 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.821      ; 20.048     ;
; 31.794 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.396      ; 20.617     ;
; 31.795 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.543      ; 20.763     ;
; 31.796 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.299      ; 20.518     ;
; 31.802 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.774      ; 19.987     ;
; 31.807 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.808      ; 21.016     ;
; 31.809 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.799      ; 21.005     ;
; 31.813 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.403      ; 20.605     ;
; 31.813 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.191      ; 20.393     ;
; 31.814 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.149      ; 20.350     ;
; 31.815 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.583      ; 20.783     ;
; 31.817 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.808      ; 21.006     ;
; 31.818 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.185      ; 20.382     ;
; 31.823 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.148      ; 20.340     ;
; 31.835 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.824      ; 20.004     ;
; 31.837 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.541      ; 20.719     ;
; 31.838 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.271      ; 20.448     ;
; 31.842 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.796      ; 19.969     ;
; 31.845 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.404      ; 20.574     ;
; 31.846 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.248      ; 20.417     ;
; 31.847 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.271      ; 20.439     ;
; 31.850 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.180      ; 20.345     ;
; 31.851 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.604      ; 20.768     ;
; 31.853 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.796      ; 19.958     ;
; 31.855 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.289      ; 20.449     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.482 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.681      ;
; 0.512 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.733      ;
; 0.642 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.841      ;
; 0.659 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.858      ;
; 0.756 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.955      ;
; 0.759 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.961      ;
; 0.769 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.968      ;
; 0.783 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.982      ;
; 0.783 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.982      ;
; 0.790 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.989      ;
; 0.845 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.044      ;
; 0.848 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.852 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.051      ;
; 0.856 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.057      ;
; 0.865 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.064      ;
; 0.879 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.078      ;
; 0.879 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.078      ;
; 0.886 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.085      ;
; 0.886 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.085      ;
; 0.891 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.090      ;
; 0.892 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.091      ;
; 0.892 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.091      ;
; 0.899 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.098      ;
; 0.941 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.140      ;
; 0.945 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.144      ;
; 0.945 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.144      ;
; 0.948 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.147      ;
; 0.952 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.151      ;
; 0.954 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.153      ;
; 0.961 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.160      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.174      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.174      ;
; 0.982 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.181      ;
; 0.988 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.187      ;
; 0.995 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.194      ;
; 1.037 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.236      ;
; 1.041 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.240      ;
; 1.044 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.243      ;
; 1.050 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.249      ;
; 1.057 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.256      ;
; 1.071 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.270      ;
; 1.084 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.283      ;
; 1.091 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.290      ;
; 1.133 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.332      ;
; 1.136 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.335      ;
; 1.146 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.345      ;
; 1.180 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.379      ;
; 1.187 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.386      ;
; 1.209 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.408      ;
; 1.232 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.431      ;
; 1.276 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.475      ;
; 1.283 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.482      ;
; 1.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.504      ;
; 1.328 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.527      ;
; 1.372 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.571      ;
; 1.401 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.600      ;
; 1.424 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.623      ;
; 1.497 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.696      ;
; 1.520 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.719      ;
; 1.593 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.792      ;
; 2.026 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.365      ; 4.535      ;
; 2.193 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.365      ; 4.702      ;
; 2.245 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.812      ; 4.201      ;
; 2.273 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.849      ; 4.266      ;
; 2.411 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.667      ; 4.222      ;
; 2.420 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.592      ; 4.156      ;
; 2.524 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.174      ; 4.842      ;
; 2.635 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.812      ; 4.591      ;
; 2.645 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.137      ; 4.926      ;
; 2.656 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.041      ; 4.841      ;
; 2.688 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.792      ; 4.624      ;
; 2.710 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.616      ; 4.470      ;
; 2.736 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.525      ; 4.405      ;
; 2.743 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.017      ; 4.904      ;
; 2.746 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.690      ; 4.580      ;
; 2.748 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.569      ; 4.461      ;
; 2.766 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.786      ; 4.696      ;
; 2.788 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.493      ; 4.425      ;
; 2.805 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.615      ; 4.564      ;
; 2.822 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.722      ; 4.688      ;
; 2.825 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.174      ; 5.143      ;
; 2.836 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.705      ; 4.685      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 36.645 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.278 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 47.837 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.645 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.005      ; 14.367     ;
; 36.659 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.506      ; 13.854     ;
; 36.662 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.498      ; 13.843     ;
; 36.719 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.541      ; 13.829     ;
; 36.722 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.533      ; 13.818     ;
; 36.771 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.010      ; 14.246     ;
; 36.782 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.783      ; 14.008     ;
; 36.842 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.818      ; 13.983     ;
; 36.851 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.105      ; 14.261     ;
; 36.895 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.774      ; 13.886     ;
; 36.911 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.140      ; 14.236     ;
; 36.955 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.809      ; 13.861     ;
; 36.979 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.863      ; 13.891     ;
; 36.985 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.793      ; 13.815     ;
; 37.039 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.898      ; 13.866     ;
; 37.045 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.828      ; 13.790     ;
; 37.057 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 0.562      ; 13.512     ;
; 37.066 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.746      ; 13.687     ;
; 37.066 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.991      ; 13.932     ;
; 37.080 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.741      ; 13.668     ;
; 37.126 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.781      ; 13.662     ;
; 37.140 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.776      ; 13.643     ;
; 37.150 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.533      ; 13.390     ;
; 37.168 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.859      ; 13.698     ;
; 37.169 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.569      ; 13.407     ;
; 37.172 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.561      ; 13.396     ;
; 37.177 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.546      ; 13.376     ;
; 37.183 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 0.567      ; 13.391     ;
; 37.189 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.164      ; 13.982     ;
; 37.208 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 0.726      ; 13.525     ;
; 37.210 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.568      ; 13.365     ;
; 37.228 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.894      ; 13.673     ;
; 37.285 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.700      ; 13.422     ;
; 37.288 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.692      ; 13.411     ;
; 37.292 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.846      ; 13.561     ;
; 37.300 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.823      ; 13.530     ;
; 37.301 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.882      ; 13.588     ;
; 37.334 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 0.731      ; 13.404     ;
; 37.337 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.537      ; 13.207     ;
; 37.359 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.736      ; 13.384     ;
; 37.361 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.168      ; 13.814     ;
; 37.361 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.917      ; 13.563     ;
; 37.364 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.675      ; 13.318     ;
; 37.369 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.145      ; 13.783     ;
; 37.372 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.911      ; 13.546     ;
; 37.373 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.694      ; 13.328     ;
; 37.379 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.533      ; 13.161     ;
; 37.381 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.607      ; 13.233     ;
; 37.397 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.572      ; 13.182     ;
; 37.402 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.033      ; 13.638     ;
; 37.404 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.793      ; 13.396     ;
; 37.405 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.837      ; 13.439     ;
; 37.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.990      ; 13.589     ;
; 37.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.977      ; 13.576     ;
; 37.420 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.730      ; 13.317     ;
; 37.424 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.710      ; 13.293     ;
; 37.427 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.538      ; 13.118     ;
; 37.433 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.729      ; 13.303     ;
; 37.439 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.568      ; 13.136     ;
; 37.441 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.642      ; 13.208     ;
; 37.455 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.891      ; 13.443     ;
; 37.458 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.704      ; 13.253     ;
; 37.464 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.828      ; 13.371     ;
; 37.468 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.025      ; 13.564     ;
; 37.472 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.954      ; 13.489     ;
; 37.472 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.527      ; 13.062     ;
; 37.474 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.782      ; 13.315     ;
; 37.477 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.299      ; 13.829     ;
; 37.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.797      ; 13.326     ;
; 37.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 0.548      ; 13.077     ;
; 37.480 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.765      ; 13.292     ;
; 37.485 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.741      ; 13.263     ;
; 37.488 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.882      ; 13.401     ;
; 37.489 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.926      ; 13.444     ;
; 37.490 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.167      ; 13.684     ;
; 37.492 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 0.568      ; 13.083     ;
; 37.494 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.781      ; 13.294     ;
; 37.495 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.856      ; 13.368     ;
; 37.498 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.202      ; 13.711     ;
; 37.498 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.916      ; 13.425     ;
; 37.499 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.981      ; 13.489     ;
; 37.503 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.833      ; 13.337     ;
; 37.509 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.498      ; 12.996     ;
; 37.513 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 0.371      ; 12.865     ;
; 37.515 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.926      ; 13.418     ;
; 37.518 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.739      ; 13.228     ;
; 37.519 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.827      ; 13.315     ;
; 37.521 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.968      ; 13.454     ;
; 37.528 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.827      ; 13.306     ;
; 37.529 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; ClockIn      ; ClockIn     ; 50.000       ; 0.926      ; 13.404     ;
; 37.532 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.989      ; 13.464     ;
; 37.534 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.817      ; 13.290     ;
; 37.535 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.817      ; 13.289     ;
; 37.538 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.797      ; 13.266     ;
; 37.538 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.832      ; 13.301     ;
; 37.540 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.758      ; 13.225     ;
; 37.546 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.817      ; 13.278     ;
; 37.548 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.917      ; 13.376     ;
; 37.550 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.202      ; 13.659     ;
; 37.556 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.519      ; 12.970     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.399      ;
; 0.304 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.318 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.439      ;
; 0.369 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.490      ;
; 0.382 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.503      ;
; 0.453 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.587      ;
; 0.476 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.600      ;
; 0.479 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.600      ;
; 0.504 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.625      ;
; 0.516 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.642      ;
; 0.527 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.653      ;
; 0.542 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.666      ;
; 0.545 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.666      ;
; 0.582 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.719      ;
; 0.608 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.729      ;
; 0.611 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.732      ;
; 0.648 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.772      ;
; 0.653 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.774      ;
; 0.661 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.782      ;
; 0.664 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.785      ;
; 0.664 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.785      ;
; 0.674 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.795      ;
; 0.714 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.835      ;
; 0.716 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.837      ;
; 0.719 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.840      ;
; 0.727 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.848      ;
; 0.730 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.851      ;
; 0.782 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.903      ;
; 0.785 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.906      ;
; 0.793 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.914      ;
; 0.796 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.917      ;
; 0.848 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.969      ;
; 0.851 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.972      ;
; 0.859 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.980      ;
; 0.914 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 1.035      ;
; 0.917 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 1.038      ;
; 0.980 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 1.101      ;
; 1.088 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.520      ; 2.692      ;
; 1.172 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.520      ; 2.776      ;
; 1.296 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.103      ; 2.483      ;
; 1.298 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.078      ; 2.460      ;
; 1.313 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.125      ; 2.522      ;
; 1.341 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.093      ; 2.518      ;
; 1.446 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.372      ; 2.902      ;
; 1.452 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.310      ; 2.846      ;
; 1.452 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.171      ; 2.707      ;
; 1.478 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.151      ; 2.713      ;
; 1.483 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.165      ; 2.732      ;
; 1.519 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.176      ; 2.779      ;
; 1.521 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.034      ; 2.639      ;
; 1.528 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.306      ; 2.918      ;
; 1.549 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.106      ; 2.739      ;
; 1.554 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.110      ; 2.748      ;
; 1.554 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 0.957      ; 2.595      ;
; 1.573 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.978      ; 2.635      ;
; 1.575 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.520      ; 3.179      ;
; 1.584 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.101      ; 2.769      ;
; 1.590 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.214      ; 2.888      ;
; 1.601 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.165      ; 2.850      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 28.267 ; 0.278 ; N/A      ; N/A     ; 47.627              ;
;  ClockIn         ; 28.267 ; 0.278 ; N/A      ; N/A     ; 47.627              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClockIn         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; memclock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[6]              ; 1.2 V        ; 960 ps          ; 960 ps          ;
; PORT1IN[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[10]             ; 1.2 V        ; 960 ps          ; 960 ps          ;
; PORT1IN[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ClockIn                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.1 V                        ; 1.74e-09 V                   ; 1.1 V               ; -0.00492 V          ; 0.016 V                              ; 0.016 V                              ; 4.94e-10 s                  ; 5.35e-10 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 1.74e-09 V                  ; 1.1 V              ; -0.00492 V         ; 0.016 V                             ; 0.016 V                             ; 4.94e-10 s                 ; 5.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.1 V                        ; 2.52e-07 V                   ; 1.1 V               ; -0.00192 V          ; 0.008 V                              ; 0.006 V                              ; 5.62e-10 s                  ; 6.05e-10 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 2.52e-07 V                  ; 1.1 V              ; -0.00192 V         ; 0.008 V                             ; 0.006 V                             ; 5.62e-10 s                 ; 6.05e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.26 V                       ; 4.25e-09 V                   ; 1.29 V              ; -0.0296 V           ; 0.067 V                              ; 0.063 V                              ; 2.73e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 4.25e-09 V                  ; 1.29 V             ; -0.0296 V          ; 0.067 V                             ; 0.063 V                             ; 2.73e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8309781  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8309781  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 2402  ; 2402 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; Target                                                                                                        ; Clock   ; Type ; Status        ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; ClockIn                                                                                                       ; ClockIn ; Base ; Constrained   ;
; ID:inst5|EQ_LAT                                                                                               ;         ; Base ; Unconstrained ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ;         ; Base ; Unconstrained ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 31 22:23:42 2018
Info: Command: quartus_sta SANDBOX -c DEO-CV
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "plltoto" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
Warning (20013): Ignored 317 assignments for entity "plltoto_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SANDBOX.out.sdc'
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 28.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    28.267               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.536
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.536               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.627               0.000 ClockIn 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 30.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.532               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.482               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.926               0.000 ClockIn 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 36.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.645               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.837               0.000 ClockIn 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Wed Jan 31 22:23:45 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


