/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Tue May  9 10:31:57 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Reg<tUInt32> INST_count;
  MOD_Wire<tUInt8> INST_d2e_dequeueFifo_port_0;
  MOD_Wire<tUInt8> INST_d2e_dequeueFifo_port_1;
  MOD_Reg<tUInt8> INST_d2e_dequeueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_dequeueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_dequeueFifo_register;
  MOD_Wire<tUInt8> INST_d2e_enqueueFifo_port_0;
  MOD_Wire<tUInt8> INST_d2e_enqueueFifo_port_1;
  MOD_Reg<tUInt8> INST_d2e_enqueueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_enqueueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_enqueueFifo_register;
  MOD_Fifo<tUWide> INST_d2e_internalFifos_0;
  MOD_Fifo<tUWide> INST_d2e_internalFifos_1;
  MOD_Wire<tUInt8> INST_d2e_want_deq1_port_0;
  MOD_Wire<tUInt8> INST_d2e_want_deq1_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_deq1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq1_register;
  MOD_Wire<tUInt8> INST_d2e_want_deq2_port_0;
  MOD_Wire<tUInt8> INST_d2e_want_deq2_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_deq2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq2_register;
  MOD_Wire<tUWide> INST_d2e_want_enq1_port_0;
  MOD_Wire<tUWide> INST_d2e_want_enq1_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_enq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_enq1_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_d2e_want_enq1_register;
  MOD_Wire<tUWide> INST_d2e_want_enq2_port_0;
  MOD_Wire<tUWide> INST_d2e_want_enq2_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_enq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_enq2_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_d2e_want_enq2_register;
  MOD_Wire<tUInt8> INST_e2w_dequeueFifo_port_0;
  MOD_Wire<tUInt8> INST_e2w_dequeueFifo_port_1;
  MOD_Reg<tUInt8> INST_e2w_dequeueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_dequeueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_dequeueFifo_register;
  MOD_Wire<tUInt8> INST_e2w_enqueueFifo_port_0;
  MOD_Wire<tUInt8> INST_e2w_enqueueFifo_port_1;
  MOD_Reg<tUInt8> INST_e2w_enqueueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_enqueueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_enqueueFifo_register;
  MOD_Fifo<tUWide> INST_e2w_internalFifos_0;
  MOD_Fifo<tUWide> INST_e2w_internalFifos_1;
  MOD_Wire<tUInt8> INST_e2w_want_deq1_port_0;
  MOD_Wire<tUInt8> INST_e2w_want_deq1_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_deq1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq1_register;
  MOD_Wire<tUInt8> INST_e2w_want_deq2_port_0;
  MOD_Wire<tUInt8> INST_e2w_want_deq2_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_deq2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq2_register;
  MOD_Wire<tUWide> INST_e2w_want_enq1_port_0;
  MOD_Wire<tUWide> INST_e2w_want_enq1_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_enq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_enq1_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_e2w_want_enq1_register;
  MOD_Wire<tUWide> INST_e2w_want_enq2_port_0;
  MOD_Wire<tUWide> INST_e2w_want_enq2_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_enq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_enq2_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_e2w_want_enq2_register;
  MOD_Wire<tUInt8> INST_f2d_dequeueFifo_port_0;
  MOD_Wire<tUInt8> INST_f2d_dequeueFifo_port_1;
  MOD_Reg<tUInt8> INST_f2d_dequeueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_dequeueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_dequeueFifo_register;
  MOD_Wire<tUInt8> INST_f2d_enqueueFifo_port_0;
  MOD_Wire<tUInt8> INST_f2d_enqueueFifo_port_1;
  MOD_Reg<tUInt8> INST_f2d_enqueueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_enqueueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_enqueueFifo_register;
  MOD_Fifo<tUWide> INST_f2d_internalFifos_0;
  MOD_Fifo<tUWide> INST_f2d_internalFifos_1;
  MOD_Wire<tUInt8> INST_f2d_want_deq1_port_0;
  MOD_Wire<tUInt8> INST_f2d_want_deq1_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_deq1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq1_register;
  MOD_Wire<tUInt8> INST_f2d_want_deq2_port_0;
  MOD_Wire<tUInt8> INST_f2d_want_deq2_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_deq2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq2_register;
  MOD_Wire<tUWide> INST_f2d_want_enq1_port_0;
  MOD_Wire<tUWide> INST_f2d_want_enq1_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_enq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_enq1_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_f2d_want_enq1_register;
  MOD_Wire<tUWide> INST_f2d_want_enq2_port_0;
  MOD_Wire<tUWide> INST_f2d_want_enq2_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_enq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_enq2_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_f2d_want_enq2_register;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt8> INST_mEpoch_port_0;
  MOD_Wire<tUInt8> INST_mEpoch_port_1;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_mEpoch_register;
  MOD_Wire<tUInt32> INST_program_counter_port_0;
  MOD_Wire<tUInt32> INST_program_counter_port_1;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_program_counter_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_0_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_10_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_11_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_12_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_13_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_14_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_15_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_16_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_17_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_18_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_19_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_1_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_20_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_21_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_22_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_23_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_24_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_25_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_26_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_27_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_28_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_29_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_2_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_30_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_31_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_3_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_4_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_5_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_6_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_7_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_8_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_9_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Fifo<tUInt64> INST_squashed2;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d2590;
  tUWide DEF_toDmem_rv_port1__read____d2586;
  tUWide DEF_toImem_rv_port1__read____d2582;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BIT_84__ETC___d2096;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d2225;
  tUInt8 DEF_rd_idx__h105091;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d2222;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d2219;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d2216;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d2213;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d2210;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d2207;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d2204;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d2201;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d2198;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d2195;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d2192;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d2189;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d2186;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d2183;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d2180;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d2177;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d2174;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d2171;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d2168;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d2165;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d2162;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d2159;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d2156;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d2153;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d2150;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d2147;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d2144;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d2141;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d2138;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d2135;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BITS_11_ETC___d1657;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BITS_21_ETC___d1601;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BIT_117_ETC___d1587;
  tUInt8 DEF_SEL_ARR_f2d_internalFifos_0_first__004_BIT_48__ETC___d1012;
  tUInt8 DEF_rd_idx__h73384;
  tUInt8 DEF_rs2_idx__h73383;
  tUInt8 DEF_IF_scoreboard_sb_31_port_1_whas__64_THEN_score_ETC___d970;
  tUInt8 DEF_rs1_idx__h73382;
  tUInt8 DEF_IF_scoreboard_sb_30_port_1_whas__54_THEN_score_ETC___d960;
  tUInt8 DEF_IF_scoreboard_sb_29_port_1_whas__44_THEN_score_ETC___d950;
  tUInt8 DEF_IF_scoreboard_sb_28_port_1_whas__34_THEN_score_ETC___d940;
  tUInt8 DEF_IF_scoreboard_sb_27_port_1_whas__24_THEN_score_ETC___d930;
  tUInt8 DEF_IF_scoreboard_sb_26_port_1_whas__14_THEN_score_ETC___d920;
  tUInt8 DEF_IF_scoreboard_sb_25_port_1_whas__04_THEN_score_ETC___d910;
  tUInt8 DEF_IF_scoreboard_sb_24_port_1_whas__94_THEN_score_ETC___d900;
  tUInt8 DEF_IF_scoreboard_sb_23_port_1_whas__84_THEN_score_ETC___d890;
  tUInt8 DEF_IF_scoreboard_sb_22_port_1_whas__74_THEN_score_ETC___d880;
  tUInt8 DEF_IF_scoreboard_sb_21_port_1_whas__64_THEN_score_ETC___d870;
  tUInt8 DEF_IF_scoreboard_sb_20_port_1_whas__54_THEN_score_ETC___d860;
  tUInt8 DEF_IF_scoreboard_sb_19_port_1_whas__44_THEN_score_ETC___d850;
  tUInt8 DEF_IF_scoreboard_sb_18_port_1_whas__34_THEN_score_ETC___d840;
  tUInt8 DEF_IF_scoreboard_sb_17_port_1_whas__24_THEN_score_ETC___d830;
  tUInt8 DEF_IF_scoreboard_sb_16_port_1_whas__14_THEN_score_ETC___d820;
  tUInt8 DEF_IF_scoreboard_sb_15_port_1_whas__04_THEN_score_ETC___d810;
  tUInt8 DEF_IF_scoreboard_sb_14_port_1_whas__94_THEN_score_ETC___d800;
  tUInt8 DEF_IF_scoreboard_sb_13_port_1_whas__84_THEN_score_ETC___d790;
  tUInt8 DEF_IF_scoreboard_sb_12_port_1_whas__74_THEN_score_ETC___d780;
  tUInt8 DEF_IF_scoreboard_sb_11_port_1_whas__64_THEN_score_ETC___d770;
  tUInt8 DEF_IF_scoreboard_sb_10_port_1_whas__54_THEN_score_ETC___d760;
  tUInt8 DEF_IF_scoreboard_sb_9_port_1_whas__44_THEN_scoreb_ETC___d750;
  tUInt8 DEF_IF_scoreboard_sb_8_port_1_whas__34_THEN_scoreb_ETC___d740;
  tUInt8 DEF_IF_scoreboard_sb_7_port_1_whas__24_THEN_scoreb_ETC___d730;
  tUInt8 DEF_IF_scoreboard_sb_6_port_1_whas__14_THEN_scoreb_ETC___d720;
  tUInt8 DEF_IF_scoreboard_sb_5_port_1_whas__04_THEN_scoreb_ETC___d710;
  tUInt8 DEF_IF_scoreboard_sb_4_port_1_whas__94_THEN_scoreb_ETC___d700;
  tUInt8 DEF_IF_scoreboard_sb_3_port_1_whas__84_THEN_scoreb_ETC___d690;
  tUInt8 DEF_IF_scoreboard_sb_2_port_1_whas__74_THEN_scoreb_ETC___d680;
  tUInt8 DEF_IF_scoreboard_sb_1_port_1_whas__64_THEN_scoreb_ETC___d670;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_sb_0_readBeforeLaterWrit_ETC___d1082;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_sb_0_readBeforeLaterWrit_ETC___d1084;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_sb_0_readBeforeLaterWrit_ETC___d1087;
  tUInt8 DEF_e2w_want_enq2_readBeforeLaterWrites_1_read____d579;
  tUInt8 DEF_e2w_want_enq1_readBeforeLaterWrites_1_read____d550;
  tUInt8 DEF_x__h43785;
  tUInt8 DEF_x__h41976;
  tUInt8 DEF_d2e_want_enq2_readBeforeLaterWrites_1_read____d442;
  tUInt8 DEF_d2e_want_enq1_readBeforeLaterWrites_1_read____d413;
  tUInt8 DEF_x__h33374;
  tUInt8 DEF_x__h31647;
  tUInt8 DEF_f2d_want_enq2_readBeforeLaterWrites_1_read____d303;
  tUInt8 DEF_f2d_want_enq1_readBeforeLaterWrites_1_read____d274;
  tUInt8 DEF_x__h24353;
  tUInt8 DEF_x__h23489;
  tUWide DEF_d2e_want_enq2_register___d396;
  tUWide DEF_d2e_want_enq2_port_0_wget____d395;
  tUWide DEF_d2e_want_enq1_register___d389;
  tUWide DEF_d2e_want_enq1_port_0_wget____d388;
  tUWide DEF_d2e_internalFifos_1_first____d1580;
  tUWide DEF_d2e_internalFifos_0_first____d1578;
  tUWide DEF_e2w_want_enq2_register___d533;
  tUWide DEF_e2w_want_enq2_port_0_wget____d532;
  tUWide DEF_e2w_want_enq1_register___d526;
  tUWide DEF_e2w_want_enq1_port_0_wget____d525;
  tUWide DEF_e2w_internalFifos_1_first____d2079;
  tUWide DEF_e2w_internalFifos_0_first____d2077;
  tUWide DEF_f2d_want_enq2_register___d257;
  tUWide DEF_f2d_want_enq2_port_0_wget____d256;
  tUWide DEF_f2d_want_enq1_register___d250;
  tUWide DEF_f2d_want_enq1_port_0_wget____d249;
  tUWide DEF_f2d_internalFifos_1_first____d1006;
  tUWide DEF_f2d_internalFifos_0_first____d1004;
  tUWide DEF_fromMMIO_rv_port1__read____d2101;
  tUWide DEF_fromMMIO_rv_port0__read____d2592;
  tUWide DEF_toMMIO_rv_port0__read____d1663;
  tUWide DEF_fromDmem_rv_port1__read____d2103;
  tUWide DEF_fromDmem_rv_port0__read____d2588;
  tUWide DEF_toDmem_rv_port0__read____d1666;
  tUWide DEF_fromImem_rv_port1__read____d1014;
  tUWide DEF_fromImem_rv_port0__read____d2584;
  tUWide DEF_toImem_rv_port0__read____d986;
  tUInt8 DEF_scoreboard_sb_31_register__h70879;
  tUInt8 DEF_scoreboard_sb_30_register__h70189;
  tUInt8 DEF_scoreboard_sb_29_register__h69499;
  tUInt8 DEF_scoreboard_sb_28_register__h68809;
  tUInt8 DEF_scoreboard_sb_27_register__h68119;
  tUInt8 DEF_scoreboard_sb_26_register__h67429;
  tUInt8 DEF_scoreboard_sb_25_register__h66739;
  tUInt8 DEF_scoreboard_sb_24_register__h66049;
  tUInt8 DEF_scoreboard_sb_23_register__h65359;
  tUInt8 DEF_scoreboard_sb_22_register__h64669;
  tUInt8 DEF_scoreboard_sb_21_register__h63979;
  tUInt8 DEF_scoreboard_sb_20_register__h63289;
  tUInt8 DEF_scoreboard_sb_19_register__h62599;
  tUInt8 DEF_scoreboard_sb_18_register__h61909;
  tUInt8 DEF_scoreboard_sb_17_register__h61219;
  tUInt8 DEF_scoreboard_sb_16_register__h60529;
  tUInt8 DEF_scoreboard_sb_15_register__h59839;
  tUInt8 DEF_scoreboard_sb_14_register__h59149;
  tUInt8 DEF_scoreboard_sb_13_register__h58459;
  tUInt8 DEF_scoreboard_sb_12_register__h57769;
  tUInt8 DEF_scoreboard_sb_11_register__h57079;
  tUInt8 DEF_scoreboard_sb_10_register__h56389;
  tUInt8 DEF_scoreboard_sb_9_register__h55699;
  tUInt8 DEF_scoreboard_sb_8_register__h55009;
  tUInt8 DEF_scoreboard_sb_7_register__h54319;
  tUInt8 DEF_scoreboard_sb_6_register__h53629;
  tUInt8 DEF_scoreboard_sb_5_register__h52939;
  tUInt8 DEF_scoreboard_sb_4_register__h52249;
  tUInt8 DEF_scoreboard_sb_3_register__h51559;
  tUInt8 DEF_scoreboard_sb_2_register__h50869;
  tUInt8 DEF_scoreboard_sb_1_register__h50179;
  tUInt8 DEF_scoreboard_sb_0_register__h49489;
  tUInt8 DEF_currentVal__h102720;
  tUInt8 DEF_x_wget__h47403;
  tUInt8 DEF_e2w_want_deq2_register__h41637;
  tUInt8 DEF_e2w_want_deq2_port_0_whas____d545;
  tUInt8 DEF_e2w_want_deq2_port_0_wget____d546;
  tUInt8 DEF_e2w_want_deq1_register__h103668;
  tUInt8 DEF_e2w_want_deq1_port_0_whas____d538;
  tUInt8 DEF_e2w_want_deq1_port_0_wget____d539;
  tUInt8 DEF_e2w_want_enq2_port_0_whas____d531;
  tUInt8 DEF_e2w_want_enq1_readBeforeLaterWrites_0_read____d1589;
  tUInt8 DEF_e2w_want_enq1_port_0_whas____d524;
  tUInt8 DEF_def__h46642;
  tUInt8 DEF_def__h45004;
  tUInt8 DEF_d2e_want_deq2_register__h31308;
  tUInt8 DEF_d2e_want_deq2_port_0_whas____d408;
  tUInt8 DEF_d2e_want_deq2_port_0_wget____d409;
  tUInt8 DEF_d2e_want_deq1_register__h97372;
  tUInt8 DEF_d2e_want_deq1_port_0_whas____d401;
  tUInt8 DEF_d2e_want_deq1_port_0_wget____d402;
  tUInt8 DEF_d2e_want_enq2_port_0_whas____d394;
  tUInt8 DEF_d2e_want_enq1_readBeforeLaterWrites_0_read____d1097;
  tUInt8 DEF_d2e_want_enq1_port_0_whas____d387;
  tUInt8 DEF_def__h36144;
  tUInt8 DEF_def__h34588;
  tUInt8 DEF_f2d_want_deq2_register__h23147;
  tUInt8 DEF_f2d_want_deq2_port_0_whas____d269;
  tUInt8 DEF_f2d_want_deq2_port_0_wget____d270;
  tUInt8 DEF_f2d_want_deq1_register__h75037;
  tUInt8 DEF_f2d_want_deq1_port_0_whas____d262;
  tUInt8 DEF_f2d_want_deq1_port_0_wget____d263;
  tUInt8 DEF_f2d_want_enq2_port_0_whas____d255;
  tUInt8 DEF_f2d_want_enq1_port_0_whas____d248;
  tUInt8 DEF_def__h26039;
  tUInt8 DEF_def__h25349;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d2109;
  tUInt8 DEF_starting__h71643;
  tUInt8 DEF_x__h43927;
  tUInt8 DEF_x__h42133;
  tUInt8 DEF_x__h33516;
  tUInt8 DEF_x__h31804;
  tUInt8 DEF_x__h23649;
  tUInt8 DEF_x__h24495;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BITS_11_ETC___d1656;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BITS_21_ETC___d1600;
  tUInt32 DEF_x__h100904;
  tUInt32 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BITS_79_ETC___d2082;
  tUInt8 DEF_d2e_internalFifos_0_first__578_BITS_216_TO_214___d1614;
  tUInt8 DEF_d2e_internalFifos_1_first__580_BITS_216_TO_214___d1616;
  tUInt8 DEF_d2e_want_enq2_register_96_BIT_222___d446;
  tUInt8 DEF_d2e_want_enq2_port_0_wget__95_BIT_222___d444;
  tUInt8 DEF_d2e_want_enq1_register_89_BIT_222___d417;
  tUInt8 DEF_d2e_want_enq1_port_0_wget__88_BIT_222___d415;
  tUInt8 DEF_d2e_internalFifos_0_first__578_BIT_217___d1610;
  tUInt8 DEF_d2e_internalFifos_1_first__580_BIT_217___d1611;
  tUInt8 DEF_e2w_want_enq2_register_33_BIT_126___d583;
  tUInt8 DEF_e2w_want_enq2_port_0_wget__32_BIT_126___d581;
  tUInt8 DEF_e2w_want_enq1_register_26_BIT_126___d554;
  tUInt8 DEF_e2w_want_enq1_port_0_wget__25_BIT_126___d552;
  tUInt8 DEF_e2w_internalFifos_0_first__077_BIT_84___d2093;
  tUInt8 DEF_e2w_internalFifos_1_first__079_BIT_84___d2094;
  tUInt8 DEF_f2d_want_enq2_register_57_BIT_113___d307;
  tUInt8 DEF_f2d_want_enq2_port_0_wget__56_BIT_113___d305;
  tUInt8 DEF_f2d_want_enq1_register_50_BIT_113___d278;
  tUInt8 DEF_f2d_want_enq1_port_0_wget__49_BIT_113___d276;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BITS_79_ETC___d2083;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BITS_21_ETC___d1632;
  tUInt8 DEF_IF_scoreboard_sb_0_readBeforeLaterWrites_2_rea_ETC___d1017;
  tUInt8 DEF_IF_scoreboard_sb_1_readBeforeLaterWrites_2_rea_ETC___d1019;
  tUInt8 DEF_IF_scoreboard_sb_2_readBeforeLaterWrites_2_rea_ETC___d1021;
  tUInt8 DEF_IF_scoreboard_sb_3_readBeforeLaterWrites_2_rea_ETC___d1023;
  tUInt8 DEF_IF_scoreboard_sb_4_readBeforeLaterWrites_2_rea_ETC___d1025;
  tUInt8 DEF_IF_scoreboard_sb_5_readBeforeLaterWrites_2_rea_ETC___d1027;
  tUInt8 DEF_IF_scoreboard_sb_6_readBeforeLaterWrites_2_rea_ETC___d1029;
  tUInt8 DEF_IF_scoreboard_sb_7_readBeforeLaterWrites_2_rea_ETC___d1031;
  tUInt8 DEF_IF_scoreboard_sb_8_readBeforeLaterWrites_2_rea_ETC___d1033;
  tUInt8 DEF_IF_scoreboard_sb_9_readBeforeLaterWrites_2_rea_ETC___d1035;
  tUInt8 DEF_IF_scoreboard_sb_10_readBeforeLaterWrites_2_re_ETC___d1037;
  tUInt8 DEF_IF_scoreboard_sb_11_readBeforeLaterWrites_2_re_ETC___d1039;
  tUInt8 DEF_IF_scoreboard_sb_12_readBeforeLaterWrites_2_re_ETC___d1041;
  tUInt8 DEF_IF_scoreboard_sb_13_readBeforeLaterWrites_2_re_ETC___d1043;
  tUInt8 DEF_IF_scoreboard_sb_14_readBeforeLaterWrites_2_re_ETC___d1045;
  tUInt8 DEF_IF_scoreboard_sb_15_readBeforeLaterWrites_2_re_ETC___d1047;
  tUInt8 DEF_IF_scoreboard_sb_16_readBeforeLaterWrites_2_re_ETC___d1049;
  tUInt8 DEF_IF_scoreboard_sb_17_readBeforeLaterWrites_2_re_ETC___d1051;
  tUInt8 DEF_IF_scoreboard_sb_18_readBeforeLaterWrites_2_re_ETC___d1053;
  tUInt8 DEF_IF_scoreboard_sb_19_readBeforeLaterWrites_2_re_ETC___d1055;
  tUInt8 DEF_IF_scoreboard_sb_20_readBeforeLaterWrites_2_re_ETC___d1057;
  tUInt8 DEF_IF_scoreboard_sb_21_readBeforeLaterWrites_2_re_ETC___d1059;
  tUInt8 DEF_IF_scoreboard_sb_22_readBeforeLaterWrites_2_re_ETC___d1061;
  tUInt8 DEF_IF_scoreboard_sb_23_readBeforeLaterWrites_2_re_ETC___d1063;
  tUInt8 DEF_IF_scoreboard_sb_24_readBeforeLaterWrites_2_re_ETC___d1065;
  tUInt8 DEF_IF_scoreboard_sb_25_readBeforeLaterWrites_2_re_ETC___d1067;
  tUInt8 DEF_IF_scoreboard_sb_26_readBeforeLaterWrites_2_re_ETC___d1069;
  tUInt8 DEF_IF_scoreboard_sb_27_readBeforeLaterWrites_2_re_ETC___d1071;
  tUInt8 DEF_IF_scoreboard_sb_28_readBeforeLaterWrites_2_re_ETC___d1073;
  tUInt8 DEF_IF_scoreboard_sb_29_readBeforeLaterWrites_2_re_ETC___d1075;
  tUInt8 DEF_IF_scoreboard_sb_30_readBeforeLaterWrites_2_re_ETC___d1077;
  tUInt8 DEF_IF_scoreboard_sb_31_readBeforeLaterWrites_2_re_ETC___d1079;
  tUInt32 DEF_rv1__h97471;
  tUInt8 DEF_SEL_ARR_IF_d2e_internalFifos_0_first__578_BIT__ETC___d1619;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BITS_12_ETC___d2120;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BIT_125_ETC___d2116;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BIT_120_ETC___d2091;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BIT_217_ETC___d1613;
  tUInt8 DEF_dEpoch__h97468;
  tUInt8 DEF_fEpoch__h73255;
  tUInt32 DEF_imm__h97905;
  tUInt8 DEF_y__h97883;
  tUInt8 DEF_IF_scoreboard_sb_0_port_1_whas__54_THEN_scoreb_ETC___d660;
  tUInt8 DEF_y__h73259;
  tUInt8 DEF_def__h47715;
  tUInt8 DEF_IF_scoreboard_sb_31_port_0_whas__66_THEN_score_ETC___d969;
  tUInt8 DEF_IF_scoreboard_sb_30_port_0_whas__56_THEN_score_ETC___d959;
  tUInt8 DEF_IF_scoreboard_sb_29_port_0_whas__46_THEN_score_ETC___d949;
  tUInt8 DEF_IF_scoreboard_sb_28_port_0_whas__36_THEN_score_ETC___d939;
  tUInt8 DEF_IF_scoreboard_sb_27_port_0_whas__26_THEN_score_ETC___d929;
  tUInt8 DEF_IF_scoreboard_sb_26_port_0_whas__16_THEN_score_ETC___d919;
  tUInt8 DEF_IF_scoreboard_sb_25_port_0_whas__06_THEN_score_ETC___d909;
  tUInt8 DEF_IF_scoreboard_sb_24_port_0_whas__96_THEN_score_ETC___d899;
  tUInt8 DEF_IF_scoreboard_sb_23_port_0_whas__86_THEN_score_ETC___d889;
  tUInt8 DEF_IF_scoreboard_sb_22_port_0_whas__76_THEN_score_ETC___d879;
  tUInt8 DEF_IF_scoreboard_sb_21_port_0_whas__66_THEN_score_ETC___d869;
  tUInt8 DEF_IF_scoreboard_sb_20_port_0_whas__56_THEN_score_ETC___d859;
  tUInt8 DEF_IF_scoreboard_sb_19_port_0_whas__46_THEN_score_ETC___d849;
  tUInt8 DEF_IF_scoreboard_sb_18_port_0_whas__36_THEN_score_ETC___d839;
  tUInt8 DEF_IF_scoreboard_sb_17_port_0_whas__26_THEN_score_ETC___d829;
  tUInt8 DEF_IF_scoreboard_sb_16_port_0_whas__16_THEN_score_ETC___d819;
  tUInt8 DEF_IF_scoreboard_sb_15_port_0_whas__06_THEN_score_ETC___d809;
  tUInt8 DEF_IF_scoreboard_sb_14_port_0_whas__96_THEN_score_ETC___d799;
  tUInt8 DEF_IF_scoreboard_sb_13_port_0_whas__86_THEN_score_ETC___d789;
  tUInt8 DEF_IF_scoreboard_sb_12_port_0_whas__76_THEN_score_ETC___d779;
  tUInt8 DEF_IF_scoreboard_sb_11_port_0_whas__66_THEN_score_ETC___d769;
  tUInt8 DEF_IF_scoreboard_sb_10_port_0_whas__56_THEN_score_ETC___d759;
  tUInt8 DEF_IF_scoreboard_sb_9_port_0_whas__46_THEN_scoreb_ETC___d749;
  tUInt8 DEF_IF_scoreboard_sb_8_port_0_whas__36_THEN_scoreb_ETC___d739;
  tUInt8 DEF_IF_scoreboard_sb_7_port_0_whas__26_THEN_scoreb_ETC___d729;
  tUInt8 DEF_IF_scoreboard_sb_6_port_0_whas__16_THEN_scoreb_ETC___d719;
  tUInt8 DEF_IF_scoreboard_sb_5_port_0_whas__06_THEN_scoreb_ETC___d709;
  tUInt8 DEF_IF_scoreboard_sb_4_port_0_whas__96_THEN_scoreb_ETC___d699;
  tUInt8 DEF_IF_scoreboard_sb_3_port_0_whas__86_THEN_scoreb_ETC___d689;
  tUInt8 DEF_IF_scoreboard_sb_2_port_0_whas__76_THEN_scoreb_ETC___d679;
  tUInt8 DEF_IF_scoreboard_sb_1_port_0_whas__66_THEN_scoreb_ETC___d669;
  tUInt8 DEF_IF_scoreboard_sb_0_port_0_whas__56_THEN_scoreb_ETC___d659;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BITS_79_ETC___d2108;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BIT_125_ETC___d2121;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__077_BITS_79_ETC___d2085;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__578_BITS_21_ETC___d1603;
  tUInt8 DEF_NOT_SEL_ARR_d2e_internalFifos_0_first__578_BIT_ETC___d1588;
  tUInt8 DEF_NOT_e2w_want_enq2_readBeforeLaterWrites_1_read_ETC___d580;
  tUInt8 DEF_NOT_e2w_want_enq1_readBeforeLaterWrites_1_read_ETC___d551;
  tUInt8 DEF_NOT_d2e_want_enq2_readBeforeLaterWrites_1_read_ETC___d443;
  tUInt8 DEF_NOT_d2e_want_enq1_readBeforeLaterWrites_1_read_ETC___d414;
  tUInt8 DEF_NOT_f2d_want_enq2_readBeforeLaterWrites_1_read_ETC___d304;
  tUInt8 DEF_NOT_f2d_want_enq1_readBeforeLaterWrites_1_read_ETC___d275;
  tUInt8 DEF_NOT_SEL_ARR_e2w_internalFifos_0_first__077_BIT_ETC___d2092;
  tUInt32 DEF_x__h101270;
  tUInt32 DEF_x__h101065;
  tUInt32 DEF_x__h100974;
 
 /* Local definitions */
 private:
  tUWide DEF__dfoo18;
  tUWide DEF__dfoo16;
  tUWide DEF__dfoo12;
  tUWide DEF__dfoo10;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUInt8 DEF_count_72_ULT_600___d973;
  tUWide DEF_IF_e2w_want_enq1_port_0_whas__24_THEN_e2w_want_ETC___d608;
  tUWide DEF_IF_e2w_want_enq2_port_0_whas__31_THEN_e2w_want_ETC___d630;
  tUWide DEF_IF_d2e_want_enq1_port_0_whas__87_THEN_d2e_want_ETC___d471;
  tUWide DEF_IF_d2e_want_enq2_port_0_whas__94_THEN_d2e_want_ETC___d493;
  tUWide DEF_IF_f2d_want_enq1_readBeforeLaterWrites_1_read__ETC___d333;
  tUWide DEF_IF_f2d_want_enq2_readBeforeLaterWrites_1_read__ETC___d356;
  tUInt32 DEF_TASK_fopen___d976;
  tUInt32 DEF_signed_1___d2579;
  tUInt32 DEF_signed_0___d1000;
  tUWide DEF_d2e_want_enq2_port_1_wget____d393;
  tUWide DEF_d2e_want_enq1_port_1_wget____d386;
  tUWide DEF_e2w_want_enq2_port_1_wget____d530;
  tUWide DEF_e2w_want_enq1_port_1_wget____d523;
  tUWide DEF_f2d_want_enq2_port_1_wget____d254;
  tUWide DEF_f2d_want_enq1_port_1_wget____d247;
  tUInt32 DEF_currentVal__h105454;
  tUInt32 DEF_x_wget__h18331;
  tUInt32 DEF_currentVal__h105449;
  tUInt32 DEF_x_wget__h17834;
  tUInt32 DEF_currentVal__h105444;
  tUInt32 DEF_x_wget__h17337;
  tUInt32 DEF_currentVal__h105439;
  tUInt32 DEF_x_wget__h16840;
  tUInt32 DEF_currentVal__h105434;
  tUInt32 DEF_x_wget__h16343;
  tUInt32 DEF_currentVal__h105429;
  tUInt32 DEF_x_wget__h15846;
  tUInt32 DEF_currentVal__h105424;
  tUInt32 DEF_x_wget__h15349;
  tUInt32 DEF_currentVal__h105419;
  tUInt32 DEF_x_wget__h14852;
  tUInt32 DEF_currentVal__h105414;
  tUInt32 DEF_x_wget__h14355;
  tUInt32 DEF_currentVal__h105409;
  tUInt32 DEF_x_wget__h13858;
  tUInt32 DEF_currentVal__h105404;
  tUInt32 DEF_x_wget__h13361;
  tUInt32 DEF_currentVal__h105399;
  tUInt32 DEF_x_wget__h12864;
  tUInt32 DEF_currentVal__h105394;
  tUInt32 DEF_x_wget__h12367;
  tUInt32 DEF_currentVal__h105389;
  tUInt32 DEF_x_wget__h11870;
  tUInt32 DEF_currentVal__h105384;
  tUInt32 DEF_x_wget__h11373;
  tUInt32 DEF_currentVal__h105379;
  tUInt32 DEF_x_wget__h10876;
  tUInt32 DEF_currentVal__h105374;
  tUInt32 DEF_x_wget__h10379;
  tUInt32 DEF_currentVal__h105369;
  tUInt32 DEF_x_wget__h9882;
  tUInt32 DEF_currentVal__h105364;
  tUInt32 DEF_x_wget__h9385;
  tUInt32 DEF_currentVal__h105359;
  tUInt32 DEF_x_wget__h8888;
  tUInt32 DEF_currentVal__h105354;
  tUInt32 DEF_x_wget__h8391;
  tUInt32 DEF_currentVal__h105349;
  tUInt32 DEF_x_wget__h7894;
  tUInt32 DEF_currentVal__h105344;
  tUInt32 DEF_x_wget__h7397;
  tUInt32 DEF_currentVal__h105339;
  tUInt32 DEF_x_wget__h6900;
  tUInt32 DEF_currentVal__h105334;
  tUInt32 DEF_x_wget__h6403;
  tUInt32 DEF_currentVal__h105329;
  tUInt32 DEF_x_wget__h5906;
  tUInt32 DEF_currentVal__h105324;
  tUInt32 DEF_x_wget__h5409;
  tUInt32 DEF_currentVal__h105319;
  tUInt32 DEF_x_wget__h4912;
  tUInt32 DEF_currentVal__h105314;
  tUInt32 DEF_x_wget__h4415;
  tUInt32 DEF_currentVal__h105309;
  tUInt32 DEF_x_wget__h3918;
  tUInt32 DEF_currentVal__h105304;
  tUInt32 DEF_x_wget__h3421;
  tUInt32 DEF_currentVal__h105299;
  tUInt32 DEF_def__h102909;
  tUInt32 DEF_x_wget__h1441;
  tUInt32 DEF_x__h104865;
  tUInt32 DEF_lfh___d977;
  tUInt8 DEF_x_wget__h37526;
  tUInt8 DEF_x_wget__h36916;
  tUInt8 DEF_x_wget__h27203;
  tUInt8 DEF_x_wget__h26593;
  tUInt8 DEF_x_wget__h19663;
  tUInt8 DEF_x_wget__h19053;
  tUWide DEF_d2e_want_enq2_register_96_BITS_221_TO_0___d492;
  tUWide DEF_d2e_want_enq2_port_0_wget__95_BITS_221_TO_0___d491;
  tUWide DEF_d2e_want_enq1_register_89_BITS_221_TO_0___d470;
  tUWide DEF_d2e_want_enq1_port_0_wget__88_BITS_221_TO_0___d469;
  tUWide DEF_e2w_want_enq2_register_33_BITS_125_TO_0___d629;
  tUWide DEF_e2w_want_enq2_port_0_wget__32_BITS_125_TO_0___d628;
  tUWide DEF_e2w_want_enq1_register_26_BITS_125_TO_0___d607;
  tUWide DEF_e2w_want_enq1_port_0_wget__25_BITS_125_TO_0___d606;
  tUWide DEF_f2d_want_enq2_register_57_BITS_112_TO_0___d354;
  tUWide DEF_f2d_want_enq2_port_0_wget__56_BITS_112_TO_0___d353;
  tUWide DEF_f2d_want_enq1_register_50_BITS_112_TO_0___d331;
  tUWide DEF_f2d_want_enq1_port_0_wget__49_BITS_112_TO_0___d330;
  tUWide DEF_IF_d2e_want_enq2_port_1_whas__92_THEN_d2e_want_ETC___d398;
  tUWide DEF_IF_d2e_want_enq2_port_0_whas__94_THEN_d2e_want_ETC___d397;
  tUWide DEF_IF_d2e_want_enq1_port_0_whas__87_THEN_d2e_want_ETC___d390;
  tUWide DEF_IF_d2e_want_enq1_port_1_whas__85_THEN_d2e_want_ETC___d391;
  tUWide DEF_IF_d2e_want_enq1_readBeforeLaterWrites_0_read__ETC___d1568;
  tUWide DEF_IF_fromImem_rv_port1__read__014_BITS_6_TO_0_12_ETC___d1567;
  tUWide DEF_IF_e2w_want_enq2_port_1_whas__29_THEN_e2w_want_ETC___d535;
  tUWide DEF_IF_e2w_want_enq2_port_0_whas__31_THEN_e2w_want_ETC___d534;
  tUWide DEF_IF_e2w_want_enq1_port_0_whas__24_THEN_e2w_want_ETC___d527;
  tUWide DEF_IF_e2w_want_enq1_port_1_whas__22_THEN_e2w_want_ETC___d528;
  tUWide DEF_IF_e2w_want_enq1_readBeforeLaterWrites_0_read__ETC___d1899;
  tUWide DEF_NOT_SEL_ARR_d2e_internalFifos_0_first__578_BIT_ETC___d1898;
  tUWide DEF_IF_f2d_want_enq2_port_1_whas__53_THEN_f2d_want_ETC___d259;
  tUWide DEF_IF_f2d_want_enq2_port_0_whas__55_THEN_f2d_want_ETC___d258;
  tUWide DEF_IF_f2d_want_enq1_port_0_whas__48_THEN_f2d_want_ETC___d251;
  tUWide DEF_IF_f2d_want_enq1_port_1_whas__46_THEN_f2d_want_ETC___d252;
  tUWide DEF_IF_f2d_want_enq2_port_0_whas__55_THEN_f2d_want_ETC___d355;
  tUWide DEF_IF_f2d_want_enq1_port_0_whas__48_THEN_f2d_want_ETC___d332;
  tUInt32 DEF_def__h18636;
  tUInt32 DEF_def__h18139;
  tUInt32 DEF_def__h17642;
  tUInt32 DEF_def__h17145;
  tUInt32 DEF_def__h16648;
  tUInt32 DEF_def__h16151;
  tUInt32 DEF_def__h15654;
  tUInt32 DEF_def__h15157;
  tUInt32 DEF_def__h14660;
  tUInt32 DEF_def__h14163;
  tUInt32 DEF_def__h13666;
  tUInt32 DEF_def__h13169;
  tUInt32 DEF_def__h12672;
  tUInt32 DEF_def__h12175;
  tUInt32 DEF_def__h11678;
  tUInt32 DEF_def__h11181;
  tUInt32 DEF_def__h10684;
  tUInt32 DEF_def__h10187;
  tUInt32 DEF_def__h9690;
  tUInt32 DEF_def__h9193;
  tUInt32 DEF_def__h8696;
  tUInt32 DEF_def__h8199;
  tUInt32 DEF_def__h7702;
  tUInt32 DEF_def__h7205;
  tUInt32 DEF_def__h6708;
  tUInt32 DEF_def__h6211;
  tUInt32 DEF_def__h5714;
  tUInt32 DEF_def__h5217;
  tUInt32 DEF_def__h4720;
  tUInt32 DEF_def__h4223;
  tUInt32 DEF_def__h3726;
  tUInt32 DEF_def__h1754;
  tUInt8 DEF_IF_e2w_want_deq2_port_0_whas__45_THEN_e2w_want_ETC___d548;
  tUInt8 DEF_def__h37835;
  tUInt8 DEF_IF_e2w_want_deq1_port_0_whas__38_THEN_e2w_want_ETC___d541;
  tUInt8 DEF_def__h37229;
  tUInt8 DEF_IF_d2e_want_deq2_port_0_whas__08_THEN_d2e_want_ETC___d411;
  tUInt8 DEF_def__h27512;
  tUInt8 DEF_IF_d2e_want_deq1_port_0_whas__01_THEN_d2e_want_ETC___d404;
  tUInt8 DEF_def__h26906;
  tUInt8 DEF_IF_f2d_want_deq2_port_0_whas__69_THEN_f2d_want_ETC___d272;
  tUInt8 DEF_def__h19972;
  tUInt8 DEF_IF_f2d_want_deq1_port_0_whas__62_THEN_f2d_want_ETC___d265;
  tUInt8 DEF_def__h19366;
  tUWide DEF_d2e_want_enq1_readBeforeLaterWrites_0_read__09_ETC___d1569;
  tUWide DEF_NOT_d2e_want_enq1_readBeforeLaterWrites_1_read_ETC___d481;
  tUWide DEF_NOT_d2e_want_enq2_readBeforeLaterWrites_1_read_ETC___d505;
  tUWide DEF_SEL_ARR_f2d_internalFifos_0_first__004_BITS_80_ETC___d1566;
  tUWide DEF_IF_fromImem_rv_port1__read__014_BITS_19_TO_15__ETC___d1565;
  tUWide DEF_e2w_want_enq1_readBeforeLaterWrites_0_read__58_ETC___d1900;
  tUWide DEF_NOT_e2w_want_enq1_readBeforeLaterWrites_1_read_ETC___d618;
  tUWide DEF_NOT_e2w_want_enq2_readBeforeLaterWrites_1_read_ETC___d642;
  tUWide DEF_SEL_ARR_d2e_internalFifos_0_first__578_BIT_221_ETC___d1897;
  tUWide DEF__1_CONCAT_program_counter_register_CONCAT_IF_pr_ETC___d1003;
  tUWide DEF_IF_program_counter_readBeforeLaterWrites_0_rea_ETC___d1002;
  tUWide DEF_NOT_f2d_want_enq1_readBeforeLaterWrites_1_read_ETC___d343;
  tUWide DEF_NOT_f2d_want_enq2_readBeforeLaterWrites_1_read_ETC___d368;
  tUWide DEF__16_CONCAT_program_counter_register_CONCAT_0___d1001;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_d2e_internalFifos_0_first__ETC___d1789;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d2591;
  tUWide DEF__1_CONCAT_getDResp_a___d2587;
  tUWide DEF__1_CONCAT_getIResp_a___d2583;
  tUWide DEF__0_CONCAT_DONTCARE___d1120;
 
 /* Rules */
 public:
  void RL_program_counter_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_f2d_enqueueFifo_canonicalize();
  void RL_f2d_dequeueFifo_canonicalize();
  void RL_f2d_want_enq1_canonicalize();
  void RL_f2d_want_enq2_canonicalize();
  void RL_f2d_want_deq1_canonicalize();
  void RL_f2d_want_deq2_canonicalize();
  void RL_f2d_canonicalize();
  void RL_d2e_enqueueFifo_canonicalize();
  void RL_d2e_dequeueFifo_canonicalize();
  void RL_d2e_want_enq1_canonicalize();
  void RL_d2e_want_enq2_canonicalize();
  void RL_d2e_want_deq1_canonicalize();
  void RL_d2e_want_deq2_canonicalize();
  void RL_d2e_canonicalize();
  void RL_e2w_enqueueFifo_canonicalize();
  void RL_e2w_dequeueFifo_canonicalize();
  void RL_e2w_want_enq1_canonicalize();
  void RL_e2w_want_enq2_canonicalize();
  void RL_e2w_want_deq1_canonicalize();
  void RL_e2w_want_deq2_canonicalize();
  void RL_e2w_canonicalize();
  void RL_mEpoch_canonicalize();
  void RL_scoreboard_sb_0_canonicalize();
  void RL_scoreboard_sb_1_canonicalize();
  void RL_scoreboard_sb_2_canonicalize();
  void RL_scoreboard_sb_3_canonicalize();
  void RL_scoreboard_sb_4_canonicalize();
  void RL_scoreboard_sb_5_canonicalize();
  void RL_scoreboard_sb_6_canonicalize();
  void RL_scoreboard_sb_7_canonicalize();
  void RL_scoreboard_sb_8_canonicalize();
  void RL_scoreboard_sb_9_canonicalize();
  void RL_scoreboard_sb_10_canonicalize();
  void RL_scoreboard_sb_11_canonicalize();
  void RL_scoreboard_sb_12_canonicalize();
  void RL_scoreboard_sb_13_canonicalize();
  void RL_scoreboard_sb_14_canonicalize();
  void RL_scoreboard_sb_15_canonicalize();
  void RL_scoreboard_sb_16_canonicalize();
  void RL_scoreboard_sb_17_canonicalize();
  void RL_scoreboard_sb_18_canonicalize();
  void RL_scoreboard_sb_19_canonicalize();
  void RL_scoreboard_sb_20_canonicalize();
  void RL_scoreboard_sb_21_canonicalize();
  void RL_scoreboard_sb_22_canonicalize();
  void RL_scoreboard_sb_23_canonicalize();
  void RL_scoreboard_sb_24_canonicalize();
  void RL_scoreboard_sb_25_canonicalize();
  void RL_scoreboard_sb_26_canonicalize();
  void RL_scoreboard_sb_27_canonicalize();
  void RL_scoreboard_sb_28_canonicalize();
  void RL_scoreboard_sb_29_canonicalize();
  void RL_scoreboard_sb_30_canonicalize();
  void RL_scoreboard_sb_31_canonicalize();
  void RL_doTic();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
  void RL_administrative_konata_flush2();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
