

================================================================
== Vivado HLS Report for 'euler'
================================================================
* Date:           Mon Apr  6 16:43:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        euler
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.517|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------------+-----------------+-----------+-----------+----------------+----------+
        |             |      Latency     |    Iteration    |  Initiation Interval  |      Trip      |          |
        |  Loop Name  | min |     max    |     Latency     |  achieved |   target  |      Count     | Pipelined|
        +-------------+-----+------------+-----------------+-----------+-----------+----------------+----------+
        |- Loop 1     |    ?|           ?| 32 ~ 4294967324 |          -|          -|               ?|    no    |
        | + Loop 1.1  |    2|  4294967292|                2|          -|          -| 1 ~ 2147483646 |    no    |
        +-------------+-----+------------+-----------------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !14"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !20"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @euler_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n) nounwind" [euler.c:18]   --->   Operation 38 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.06ns)   --->   "br label %1" [euler.c:22]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv = phi i32 [ %add_ln22, %fatorial.exit ], [ 1, %0 ]" [euler.c:22]   --->   Operation 40 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%soma_0 = phi double [ %soma, %fatorial.exit ], [ 0.000000e+00, %0 ]"   --->   Operation 41 'phi' 'soma_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%n_assign = phi i31 [ %i_1, %fatorial.exit ], [ 0, %0 ]"   --->   Operation 42 'phi' 'n_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %n_assign to i32" [euler.c:22]   --->   Operation 43 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.54ns)   --->   "%icmp_ln22 = icmp slt i32 %zext_ln22, %n_read" [euler.c:22]   --->   Operation 44 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "%i_1 = add i31 %n_assign, 1" [euler.c:22]   --->   Operation 45 'add' 'i_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %4" [euler.c:22]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.54ns)   --->   "%icmp_ln6 = icmp eq i31 %n_assign, 0" [euler.c:6->euler.c:23]   --->   Operation 47 'icmp' 'icmp_ln6' <Predicate = (icmp_ln22)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.06ns)   --->   "br i1 %icmp_ln6, label %fatorial.exit, label %.preheader.i.preheader" [euler.c:6->euler.c:23]   --->   Operation 48 'br' <Predicate = (icmp_ln22)> <Delay = 1.06>
ST_2 : Operation 49 [1/1] (1.06ns)   --->   "br label %.preheader.i"   --->   Operation 49 'br' <Predicate = (icmp_ln22 & !icmp_ln6)> <Delay = 1.06>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret double %soma_0" [euler.c:25]   --->   Operation 50 'ret' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%y_0_i = phi i64 [ %y, %3 ], [ 1, %.preheader.i.preheader ]"   --->   Operation 51 'phi' 'y_0_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%i_0_i = phi i31 [ %i, %3 ], [ 1, %.preheader.i.preheader ]"   --->   Operation 52 'phi' 'i_0_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i_0_i_cast = zext i31 %i_0_i to i32" [euler.c:11->euler.c:23]   --->   Operation 53 'zext' 'i_0_i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2147483646, i64 0) nounwind"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.54ns)   --->   "%icmp_ln11 = icmp eq i32 %i_0_i_cast, %indvars_iv" [euler.c:11->euler.c:23]   --->   Operation 55 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln6)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %fatorial.exit.loopexit, label %3" [euler.c:11->euler.c:23]   --->   Operation 56 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %i_0_i to i64" [euler.c:12->euler.c:23]   --->   Operation 57 'zext' 'zext_ln12' <Predicate = (!icmp_ln6 & !icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (8.51ns)   --->   "%y = mul nsw i64 %zext_ln12, %y_0_i" [euler.c:12->euler.c:23]   --->   Operation 58 'mul' 'y' <Predicate = (!icmp_ln6 & !icmp_ln11)> <Delay = 8.51> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.76ns)   --->   "%i = add i31 %i_0_i, 1" [euler.c:11->euler.c:23]   --->   Operation 59 'add' 'i' <Predicate = (!icmp_ln6 & !icmp_ln11)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.06ns)   --->   "br label %fatorial.exit"   --->   Operation 60 'br' <Predicate = (!icmp_ln6 & icmp_ln11)> <Delay = 1.06>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_i = phi i64 [ 1, %2 ], [ %y_0_i, %fatorial.exit.loopexit ]" [euler.c:12->euler.c:23]   --->   Operation 61 'phi' 'p_0_i' <Predicate = (icmp_ln11) | (icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 62 [4/4] (7.09ns)   --->   "%tmp_1 = sitofp i64 %p_0_i to double" [euler.c:23]   --->   Operation 62 'sitodp' 'tmp_1' <Predicate = (icmp_ln11) | (icmp_ln6)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln22 = add i32 %indvars_iv, 1" [euler.c:22]   --->   Operation 63 'add' 'add_ln22' <Predicate = (icmp_ln11) | (icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 64 [1/2] (8.51ns)   --->   "%y = mul nsw i64 %zext_ln12, %y_0_i" [euler.c:12->euler.c:23]   --->   Operation 64 'mul' 'y' <Predicate = true> <Delay = 8.51> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader.i" [euler.c:11->euler.c:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.09>
ST_5 : Operation 66 [3/4] (7.09ns)   --->   "%tmp_1 = sitofp i64 %p_0_i to double" [euler.c:23]   --->   Operation 66 'sitodp' 'tmp_1' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 4> <Delay = 7.09>
ST_6 : Operation 67 [2/4] (7.09ns)   --->   "%tmp_1 = sitofp i64 %p_0_i to double" [euler.c:23]   --->   Operation 67 'sitodp' 'tmp_1' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 5> <Delay = 7.09>
ST_7 : Operation 68 [1/4] (7.09ns)   --->   "%tmp_1 = sitofp i64 %p_0_i to double" [euler.c:23]   --->   Operation 68 'sitodp' 'tmp_1' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.28>
ST_8 : Operation 69 [22/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 69 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 7.28>
ST_9 : Operation 70 [21/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 70 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.28>
ST_10 : Operation 71 [20/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 71 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.28>
ST_11 : Operation 72 [19/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 72 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.28>
ST_12 : Operation 73 [18/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 73 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.28>
ST_13 : Operation 74 [17/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 74 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.28>
ST_14 : Operation 75 [16/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 75 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.28>
ST_15 : Operation 76 [15/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 76 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.28>
ST_16 : Operation 77 [14/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 77 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.28>
ST_17 : Operation 78 [13/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 78 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.28>
ST_18 : Operation 79 [12/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 79 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.28>
ST_19 : Operation 80 [11/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 80 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.28>
ST_20 : Operation 81 [10/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 81 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.28>
ST_21 : Operation 82 [9/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 82 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.28>
ST_22 : Operation 83 [8/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 83 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.28>
ST_23 : Operation 84 [7/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 84 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.28>
ST_24 : Operation 85 [6/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 85 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.28>
ST_25 : Operation 86 [5/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 86 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.28>
ST_26 : Operation 87 [4/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 87 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.28>
ST_27 : Operation 88 [3/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 88 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.28>
ST_28 : Operation 89 [2/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 89 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 7.28>
ST_29 : Operation 90 [1/22] (7.28ns)   --->   "%tmp_2 = fdiv double 1.000000e+00, %tmp_1" [euler.c:23]   --->   Operation 90 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 6.91>
ST_30 : Operation 91 [5/5] (6.91ns)   --->   "%soma = fadd double %soma_0, %tmp_2" [euler.c:23]   --->   Operation 91 'dadd' 'soma' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 6.91>
ST_31 : Operation 92 [4/5] (6.91ns)   --->   "%soma = fadd double %soma_0, %tmp_2" [euler.c:23]   --->   Operation 92 'dadd' 'soma' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 6.91>
ST_32 : Operation 93 [3/5] (6.91ns)   --->   "%soma = fadd double %soma_0, %tmp_2" [euler.c:23]   --->   Operation 93 'dadd' 'soma' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 6.91>
ST_33 : Operation 94 [2/5] (6.91ns)   --->   "%soma = fadd double %soma_0, %tmp_2" [euler.c:23]   --->   Operation 94 'dadd' 'soma' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 6.91>
ST_34 : Operation 95 [1/5] (6.91ns)   --->   "%soma = fadd double %soma_0, %tmp_2" [euler.c:23]   --->   Operation 95 'dadd' 'soma' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 96 [1/1] (0.00ns)   --->   "br label %1" [euler.c:22]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', euler.c:22) with incoming values : ('add_ln22', euler.c:22) [8]  (1.06 ns)

 <State 2>: 2.6ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', euler.c:22) [10]  (0 ns)
	'icmp' operation ('icmp_ln6', euler.c:6->euler.c:23) [16]  (1.54 ns)
	multiplexor before 'phi' operation ('p_0_i', euler.c:12->euler.c:23) with incoming values : ('y', euler.c:12->euler.c:23) [35]  (1.06 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', euler.c:12->euler.c:23) [21]  (0 ns)
	'mul' operation ('y', euler.c:12->euler.c:23) [29]  (8.52 ns)

 <State 4>: 8.52ns
The critical path consists of the following:
	'mul' operation ('y', euler.c:12->euler.c:23) [29]  (8.52 ns)

 <State 5>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_1', euler.c:23) [36]  (7.1 ns)

 <State 6>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_1', euler.c:23) [36]  (7.1 ns)

 <State 7>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_1', euler.c:23) [36]  (7.1 ns)

 <State 8>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 9>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 10>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 12>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 13>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 14>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 16>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 17>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 19>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 20>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 21>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 22>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 23>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 24>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 25>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 26>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 27>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 28>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 29>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2', euler.c:23) [37]  (7.29 ns)

 <State 30>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('soma', euler.c:23) [38]  (6.92 ns)

 <State 31>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('soma', euler.c:23) [38]  (6.92 ns)

 <State 32>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('soma', euler.c:23) [38]  (6.92 ns)

 <State 33>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('soma', euler.c:23) [38]  (6.92 ns)

 <State 34>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('soma', euler.c:23) [38]  (6.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
