// Seed: 2534049201
`default_nettype id_1
module module_0 (
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    input id_7,
    output id_8
);
  logic id_9, id_10;
  assign id_3[1'b0] = 1;
  logic id_11;
  generate
    for (id_12 = 1; id_5; id_2 = 1'h0 ^ 1) begin : id_13
      for (id_14 = 1'b0; 1; id_12 = id_13 - 1'b0) begin : id_15
        logic id_16 = id_3;
      end
    end
  endgenerate
endmodule
