{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655569048706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655569048707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 17:17:28 2022 " "Processing started: Sat Jun 18 17:17:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655569048707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569048707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569048707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655569048964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655569048964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055507 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055508 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "Display.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055509 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-Behavioral " "Found design unit 1: bcd7seg-Behavioral" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bcd7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055511 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerUnit-Behavioral " "Found design unit 1: registerUnit-Behavioral" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055512 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerUnit " "Found entity 1: registerUnit" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGen-Behavioral " "Found design unit 1: PulseGen-Behavioral" {  } { { "PulseGen.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/PulseGen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055512 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGen " "Found entity 1: PulseGen" {  } { { "PulseGen.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/PulseGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavar-Shell " "Found design unit 1: MaqLavar-Shell" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055513 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavar " "Found entity 1: MaqLavar" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655569055513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaqLavar " "Elaborating entity \"MaqLavar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655569055534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registerUnit registerUnit:registerBlock A:behavioral " "Elaborating entity \"registerUnit\" using architecture \"A:behavioral\" for hierarchy \"registerUnit:registerBlock\"" {  } { { "MaqLavar.vhd" "registerBlock" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit registerUnit:registerBlock\|DebounceUnit:debounceReset A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"registerUnit:registerBlock\|DebounceUnit:debounceReset\"" {  } { { "registerUnit.vhd" "debounceReset" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:FSMUnit A:behavioral " "Elaborating entity \"FSM\" using architecture \"A:behavioral\" for hierarchy \"FSM:FSMUnit\"" {  } { { "MaqLavar.vhd" "FSMUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(91) " "VHDL Process Statement warning at FSM.vhd(91): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055550 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(91) " "VHDL Process Statement warning at FSM.vhd(91): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055550 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(91) " "VHDL Process Statement warning at FSM.vhd(91): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055550 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(94) " "VHDL Process Statement warning at FSM.vhd(94): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055550 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(94) " "VHDL Process Statement warning at FSM.vhd(94): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055550 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(94) " "VHDL Process Statement warning at FSM.vhd(94): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(97) " "VHDL Process Statement warning at FSM.vhd(97): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(97) " "VHDL Process Statement warning at FSM.vhd(97): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(97) " "VHDL Process Statement warning at FSM.vhd(97): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startstop FSM.vhd(104) " "VHDL Process Statement warning at FSM.vhd(104): signal \"startstop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door FSM.vhd(104) " "VHDL Process Statement warning at FSM.vhd(104): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(105) " "VHDL Process Statement warning at FSM.vhd(105): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(109) " "VHDL Process Statement warning at FSM.vhd(109): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(112) " "VHDL Process Statement warning at FSM.vhd(112): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEn FSM.vhd(126) " "VHDL Process Statement warning at FSM.vhd(126): signal \"s_timeEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door FSM.vhd(126) " "VHDL Process Statement warning at FSM.vhd(126): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(127) " "VHDL Process Statement warning at FSM.vhd(127): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEn FSM.vhd(139) " "VHDL Process Statement warning at FSM.vhd(139): signal \"s_timeEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door FSM.vhd(139) " "VHDL Process Statement warning at FSM.vhd(139): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(140) " "VHDL Process Statement warning at FSM.vhd(140): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055551 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEn FSM.vhd(152) " "VHDL Process Statement warning at FSM.vhd(152): signal \"s_timeEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door FSM.vhd(152) " "VHDL Process Statement warning at FSM.vhd(152): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(153) " "VHDL Process Statement warning at FSM.vhd(153): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle FSM.vhd(154) " "VHDL Process Statement warning at FSM.vhd(154): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "programEnd FSM.vhd(158) " "VHDL Process Statement warning at FSM.vhd(158): signal \"programEnd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEn FSM.vhd(176) " "VHDL Process Statement warning at FSM.vhd(176): signal \"s_timeEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door FSM.vhd(176) " "VHDL Process Statement warning at FSM.vhd(176): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(177) " "VHDL Process Statement warning at FSM.vhd(177): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(189) " "VHDL Process Statement warning at FSM.vhd(189): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_program FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): inferring latch(es) for signal or variable \"s_program\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_timeVal FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): inferring latch(es) for signal or variable \"s_timeVal\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cycle FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): inferring latch(es) for signal or variable \"cycle\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655569055552 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "programEnd FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): inferring latch(es) for signal or variable \"programEnd\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655569055553 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programEnd FSM.vhd(85) " "Inferred latch for \"programEnd\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055553 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.off FSM.vhd(85) " "Inferred latch for \"nState.off\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055553 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.spn FSM.vhd(85) " "Inferred latch for \"nState.spn\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055553 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.wOut FSM.vhd(85) " "Inferred latch for \"nState.wOut\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055553 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.rns FSM.vhd(85) " "Inferred latch for \"nState.rns\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.wIn FSM.vhd(85) " "Inferred latch for \"nState.wIn\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.idle FSM.vhd(85) " "Inferred latch for \"nState.idle\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle FSM.vhd(85) " "Inferred latch for \"cycle\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[0\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[0\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[1\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[1\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[2\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[2\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[3\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[3\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[4\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[4\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[5\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[5\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[6\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[6\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[7\] FSM.vhd(85) " "Inferred latch for \"s_timeVal\[7\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[0\] FSM.vhd(85) " "Inferred latch for \"s_program\[0\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055554 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[1\] FSM.vhd(85) " "Inferred latch for \"s_program\[1\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055555 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[2\] FSM.vhd(85) " "Inferred latch for \"s_program\[2\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055555 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[3\] FSM.vhd(85) " "Inferred latch for \"s_program\[3\]\" at FSM.vhd(85)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569055555 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer Timer:timerAux A:behavioral " "Elaborating entity \"Timer\" using architecture \"A:behavioral\" for hierarchy \"Timer:timerAux\"" {  } { { "MaqLavar.vhd" "timerAux" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGen PulseGen:pulseGenUnit A:behavioral " "Elaborating entity \"PulseGen\" using architecture \"A:behavioral\" for hierarchy \"PulseGen:pulseGenUnit\"" {  } { { "MaqLavar.vhd" "pulseGenUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display display:displayUnit A:behavioral " "Elaborating entity \"display\" using architecture \"A:behavioral\" for hierarchy \"display:displayUnit\"" {  } { { "MaqLavar.vhd" "displayUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd7seg display:displayUnit\|bcd7seg:bcd7segEqual A:behavioral " "Elaborating entity \"bcd7seg\" using architecture \"A:behavioral\" for hierarchy \"display:displayUnit\|bcd7seg:bcd7segEqual\"" {  } { { "Display.vhd" "bcd7segEqual" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569055572 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:FSMUnit\|s_program\[3\] FSM:FSMUnit\|s_program\[2\] " "Duplicate LATCH primitive \"FSM:FSMUnit\|s_program\[3\]\" merged with LATCH primitive \"FSM:FSMUnit\|s_program\[2\]\"" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655569055964 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:FSMUnit\|s_timeVal\[7\] FSM:FSMUnit\|s_timeVal\[6\] " "Duplicate LATCH primitive \"FSM:FSMUnit\|s_timeVal\[7\]\" merged with LATCH primitive \"FSM:FSMUnit\|s_timeVal\[6\]\"" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655569055964 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655569055964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|nState.idle_432 " "Latch FSM:FSMUnit\|nState.idle_432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerUnit:registerBlock\|door_out " "Ports D and ENA on the latch are fed by the same signal registerUnit:registerBlock\|door_out" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055964 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|nState.off_372 " "Latch FSM:FSMUnit\|nState.off_372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.wOut " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.wOut" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055964 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|nState.wIn_420 " "Latch FSM:FSMUnit\|nState.wIn_420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.wOut " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.wOut" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055964 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|nState.spn_384 " "Latch FSM:FSMUnit\|nState.spn_384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.spn " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.spn" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[0\] " "Latch FSM:FSMUnit\|s_timeVal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.wOut " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.wOut" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[1\] " "Latch FSM:FSMUnit\|s_timeVal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.spn " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.spn" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[2\] " "Latch FSM:FSMUnit\|s_timeVal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.wIn " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.wIn" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[3\] " "Latch FSM:FSMUnit\|s_timeVal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.rns " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.rns" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[4\] " "Latch FSM:FSMUnit\|s_timeVal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerUnit:registerBlock\|door_out " "Ports D and ENA on the latch are fed by the same signal registerUnit:registerBlock\|door_out" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[5\] " "Latch FSM:FSMUnit\|s_timeVal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerUnit:registerBlock\|door_out " "Ports D and ENA on the latch are fed by the same signal registerUnit:registerBlock\|door_out" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[6\] " "Latch FSM:FSMUnit\|s_timeVal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerUnit:registerBlock\|door_out " "Ports D and ENA on the latch are fed by the same signal registerUnit:registerBlock\|door_out" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|programEnd " "Latch FSM:FSMUnit\|programEnd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.spn " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.spn" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|cycle " "Latch FSM:FSMUnit\|cycle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.wOut " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.wOut" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655569055965 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655569055965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655569056037 "|MaqLavar|HEX6[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655569056037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655569056095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655569056574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655569056574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655569056621 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655569056621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Implemented 300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655569056621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655569056621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655569056635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 17:17:36 2022 " "Processing ended: Sat Jun 18 17:17:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655569056635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655569056635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655569056635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655569056635 ""}
