{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "9d839bbb",
   "metadata": {},
   "source": [
    "### Chapter 22: Debugging and Best Practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c03242ba",
   "metadata": {},
   "source": [
    "#### Common Coding Mistakes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "48b0fe81",
   "metadata": {},
   "source": [
    "##### Clock Domain Crossing (CDC) Issues\n",
    "\n",
    "**Problem:** Improper handling of signals crossing clock domains can cause metastability.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Direct signal crossing without synchronization\n",
    "module bad_cdc (\n",
    "    input clk_a, clk_b, rst_n,\n",
    "    input data_a,\n",
    "    output logic data_b\n",
    ");\n",
    "    always_ff @(posedge clk_b or negedge rst_n) begin\n",
    "        if (!rst_n) data_b <= 1'b0;\n",
    "        else data_b <= data_a;  // Metastability risk!\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// GOOD: Proper synchronization\n",
    "module good_cdc (\n",
    "    input clk_a, clk_b, rst_n,\n",
    "    input data_a,\n",
    "    output logic data_b\n",
    ");\n",
    "    logic sync_ff1, sync_ff2;\n",
    "    \n",
    "    always_ff @(posedge clk_b or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            sync_ff1 <= 1'b0;\n",
    "            sync_ff2 <= 1'b0;\n",
    "        end else begin\n",
    "            sync_ff1 <= data_a;\n",
    "            sync_ff2 <= sync_ff1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign data_b = sync_ff2;\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9becd26c",
   "metadata": {},
   "source": [
    "##### Blocking vs Non-blocking Assignments\n",
    "\n",
    "**Problem:** Mixing blocking and non-blocking assignments incorrectly.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Race conditions and simulation/synthesis mismatch\n",
    "always_ff @(posedge clk) begin\n",
    "    a = b;      // Blocking - executes immediately\n",
    "    c <= a;     // Non-blocking - scheduled for end of time step\n",
    "end\n",
    "\n",
    "// GOOD: Consistent use of non-blocking for sequential logic\n",
    "always_ff @(posedge clk) begin\n",
    "    a <= b;     // All non-blocking\n",
    "    c <= a;     // Uses previous value of 'a'\n",
    "end\n",
    "\n",
    "// GOOD: Blocking for combinational logic\n",
    "always_comb begin\n",
    "    temp = a & b;\n",
    "    result = temp | c;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "38d39b3d",
   "metadata": {},
   "source": [
    "##### Incomplete Sensitivity Lists\n",
    "\n",
    "**Problem:** Missing signals in sensitivity lists can cause simulation issues.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Incomplete sensitivity list\n",
    "always @(a) begin  // Missing 'b' in sensitivity list\n",
    "    if (sel)\n",
    "        out = a;\n",
    "    else\n",
    "        out = b;   // Changes to 'b' won't trigger the block\n",
    "end\n",
    "\n",
    "// GOOD: Complete sensitivity list or use always_comb\n",
    "always_comb begin\n",
    "    if (sel)\n",
    "        out = a;\n",
    "    else\n",
    "        out = b;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6865ef8d",
   "metadata": {},
   "source": [
    "##### Latch Inference\n",
    "\n",
    "**Problem:** Unintentional latch creation due to incomplete case statements.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Creates latches\n",
    "always_comb begin\n",
    "    case (sel)\n",
    "        2'b00: out = a;\n",
    "        2'b01: out = b;\n",
    "        // Missing cases cause latch inference\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// GOOD: Complete case statement\n",
    "always_comb begin\n",
    "    case (sel)\n",
    "        2'b00: out = a;\n",
    "        2'b01: out = b;\n",
    "        2'b10: out = c;\n",
    "        default: out = d;  // Always include default\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3cdb5a46",
   "metadata": {},
   "source": [
    "##### Reset Strategy Issues\n",
    "\n",
    "**Problem:** Inconsistent or incomplete reset handling.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Incomplete reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        counter <= 0;\n",
    "        // Missing reset for 'flag' - creates mixed reset domains\n",
    "    end else begin\n",
    "        counter <= counter + 1;\n",
    "        flag <= (counter == 10);\n",
    "    end\n",
    "end\n",
    "\n",
    "// GOOD: Complete reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        counter <= 0;\n",
    "        flag <= 1'b0;\n",
    "    end else begin\n",
    "        counter <= counter + 1;\n",
    "        flag <= (counter == 10);\n",
    "    end\n",
    "end\n",
    "```\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "306007d4",
   "metadata": {},
   "source": [
    "#### Debugging Techniques"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "755502fa",
   "metadata": {},
   "source": [
    "##### Assertion-Based Verification\n",
    "\n",
    "Use SystemVerilog Assertions (SVA) to catch design errors early.\n",
    "\n",
    "```systemverilog\n",
    "module fifo_with_assertions #(\n",
    "    parameter DEPTH = 8,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input clk, rst_n,\n",
    "    input push, pop,\n",
    "    input [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out,\n",
    "    output logic full, empty\n",
    ");\n",
    "    \n",
    "    logic [$clog2(DEPTH):0] count;\n",
    "    \n",
    "    // Functional assertions\n",
    "    assert property (@(posedge clk) disable iff (!rst_n)\n",
    "        push && full |-> !push)\n",
    "        else $error(\"Push attempted when FIFO is full\");\n",
    "    \n",
    "    assert property (@(posedge clk) disable iff (!rst_n)\n",
    "        pop && empty |-> !pop)\n",
    "        else $error(\"Pop attempted when FIFO is empty\");\n",
    "    \n",
    "    // Cover properties to ensure scenarios are tested\n",
    "    cover property (@(posedge clk) disable iff (!rst_n)\n",
    "        $rose(full));\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!rst_n)\n",
    "        $rose(empty));\n",
    "        \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e7dcc74c",
   "metadata": {},
   "source": [
    "##### Debug Probes and Monitors\n",
    "\n",
    "Create reusable debug components for complex designs.\n",
    "\n",
    "```systemverilog\n",
    "// Debug monitor for AXI transactions\n",
    "module axi_debug_monitor #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input clk, rst_n,\n",
    "    // AXI interface\n",
    "    input [ADDR_WIDTH-1:0] awaddr,\n",
    "    input awvalid, awready,\n",
    "    input [DATA_WIDTH-1:0] wdata,\n",
    "    input wvalid, wready,\n",
    "    input bvalid, bready\n",
    ");\n",
    "    \n",
    "    // Transaction tracking\n",
    "    int write_count = 0;\n",
    "    int outstanding_writes = 0;\n",
    "    \n",
    "    // Monitor write address channel\n",
    "    always @(posedge clk) begin\n",
    "        if (awvalid && awready) begin\n",
    "            $display(\"Time %0t: Write Address: 0x%h\", $time, awaddr);\n",
    "            outstanding_writes++;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Monitor write data channel\n",
    "    always @(posedge clk) begin\n",
    "        if (wvalid && wready) begin\n",
    "            $display(\"Time %0t: Write Data: 0x%h\", $time, wdata);\n",
    "            write_count++;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Monitor write response\n",
    "    always @(posedge clk) begin\n",
    "        if (bvalid && bready) begin\n",
    "            outstanding_writes--;\n",
    "            $display(\"Time %0t: Write Complete, Outstanding: %0d\", \n",
    "                    $time, outstanding_writes);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Deadlock detection\n",
    "    always @(posedge clk) begin\n",
    "        if (outstanding_writes > 0) begin\n",
    "            static int timeout_counter = 0;\n",
    "            timeout_counter++;\n",
    "            if (timeout_counter > 1000) begin\n",
    "                $error(\"Potential deadlock detected: %0d outstanding writes\", \n",
    "                       outstanding_writes);\n",
    "            end\n",
    "        end else begin\n",
    "            timeout_counter = 0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "992a7942",
   "metadata": {},
   "source": [
    "##### Waveform Analysis Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Testbench with comprehensive waveform dumping\n",
    "module tb_processor;\n",
    "    \n",
    "    // DUT signals\n",
    "    logic clk, rst_n;\n",
    "    logic [31:0] instruction, pc;\n",
    "    \n",
    "    processor dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        // Configure waveform dumping\n",
    "        $dumpfile(\"processor_waves.vcd\");\n",
    "        $dumpvars(0, tb_processor);\n",
    "        \n",
    "        // Add specific signal groups for easier analysis\n",
    "        $dumpvars(1, dut.cpu_core);\n",
    "        $dumpvars(1, dut.cache);\n",
    "        $dumpvars(1, dut.memory_controller);\n",
    "        \n",
    "        // Test sequence\n",
    "        reset_sequence();\n",
    "        run_test_program();\n",
    "        \n",
    "        #1000 $finish;\n",
    "    end\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Reset sequence\n",
    "    task reset_sequence();\n",
    "        rst_n = 0;\n",
    "        repeat(10) @(posedge clk);\n",
    "        rst_n = 1;\n",
    "        $display(\"Reset complete at time %0t\", $time);\n",
    "    endtask\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ba405f4b",
   "metadata": {},
   "source": [
    "##### Debugging with $display and $monitor\n",
    "\n",
    "```systemverilog\n",
    "module debug_example;\n",
    "    \n",
    "    // Use hierarchical $display for complex designs\n",
    "    task debug_transaction(string phase, int id, logic [31:0] addr);\n",
    "        $display(\"[%0t] %s: Transaction %0d, Address: 0x%h\", \n",
    "                $time, phase, id, addr);\n",
    "    endtask\n",
    "    \n",
    "    // Conditional debugging\n",
    "    parameter DEBUG_LEVEL = 2;\n",
    "    \n",
    "    task debug_print(int level, string msg);\n",
    "        if (level <= DEBUG_LEVEL) begin\n",
    "            $display(\"[DEBUG L%0d] %s\", level, msg);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // State machine debugging\n",
    "    typedef enum {IDLE, ACTIVE, WAIT, DONE} state_t;\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (current_state != next_state) begin\n",
    "            $display(\"State transition: %s -> %s\", \n",
    "                    current_state.name(), next_state.name());\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "56f3823d",
   "metadata": {},
   "source": [
    "#### Simulation and Synthesis Considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d02724f8",
   "metadata": {},
   "source": [
    "##### Simulation vs Synthesis Differences\n",
    "\n",
    "Understanding constructs that behave differently in simulation and synthesis.\n",
    "\n",
    "```systemverilog\n",
    "// Timing-sensitive code - simulation only\n",
    "module timing_sensitive_bad;\n",
    "    logic clk, data, output_reg;\n",
    "    \n",
    "    // BAD: Timing-dependent code\n",
    "    always @(posedge clk) begin\n",
    "        output_reg <= data;\n",
    "        #1 data <= ~data;  // Delay - simulation only\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Synthesizable equivalent\n",
    "module timing_proper;\n",
    "    logic clk, data, output_reg;\n",
    "    logic data_delayed;\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        output_reg <= data;\n",
    "        data_delayed <= ~data;\n",
    "    end\n",
    "    \n",
    "    assign data = data_delayed;\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c21580eb",
   "metadata": {},
   "source": [
    "##### Synthesis Attributes and Pragmas\n",
    "\n",
    "```systemverilog\n",
    "module synthesis_attributes;\n",
    "    \n",
    "    // Synthesis attributes for optimization\n",
    "    (* keep *) logic important_signal;\n",
    "    (* dont_touch *) logic debug_signal;\n",
    "    \n",
    "    // RAM inference with attributes\n",
    "    (* ram_style = \"block\" *) logic [31:0] memory [0:1023];\n",
    "    \n",
    "    // Clock domain crossing attribute\n",
    "    (* async_reg = \"true\" *) logic sync_ff1, sync_ff2;\n",
    "    \n",
    "    // FSM encoding\n",
    "    (* fsm_encoding = \"one_hot\" *)\n",
    "    typedef enum logic [3:0] {\n",
    "        IDLE   = 4'b0001,\n",
    "        ACTIVE = 4'b0010,\n",
    "        WAIT   = 4'b0100,\n",
    "        DONE   = 4'b1000\n",
    "    } state_t;\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "899e18ff",
   "metadata": {},
   "source": [
    "##### Simulation-Only Constructs\n",
    "\n",
    "```systemverilog\n",
    "module simulation_constructs;\n",
    "    \n",
    "    `ifdef SIMULATION\n",
    "        // Simulation-only code\n",
    "        initial begin\n",
    "            $timeformat(-9, 2, \" ns\", 10);\n",
    "            $display(\"Simulation started\");\n",
    "        end\n",
    "        \n",
    "        // Assertion for simulation\n",
    "        assert property (@(posedge clk) req |-> ##[1:3] ack)\n",
    "            else $error(\"Handshake protocol violation\");\n",
    "            \n",
    "    `endif\n",
    "    \n",
    "    // Synthesis pragma\n",
    "    // synthesis translate_off\n",
    "    always @(posedge clk) begin\n",
    "        if ($time > 10000) begin\n",
    "            $display(\"Long simulation detected\");\n",
    "        end\n",
    "    end\n",
    "    // synthesis translate_on\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5db0451d",
   "metadata": {},
   "source": [
    "#### Coding Style Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "11fc9f23",
   "metadata": {},
   "source": [
    "##### Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "// Consistent naming conventions\n",
    "module memory_controller (\n",
    "    // Clock and reset (lowercase with underscores)\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    \n",
    "    // Interface signals (descriptive names)\n",
    "    input  logic        read_enable,\n",
    "    input  logic        write_enable,\n",
    "    input  logic [31:0] address,\n",
    "    input  logic [31:0] write_data,\n",
    "    output logic [31:0] read_data,\n",
    "    output logic        ready,\n",
    "    \n",
    "    // Bus interface (prefix for grouping)\n",
    "    output logic        mem_req,\n",
    "    output logic [31:0] mem_addr,\n",
    "    input  logic        mem_ack\n",
    ");\n",
    "\n",
    "    // Internal signals (clear, descriptive names)\n",
    "    logic        internal_busy;\n",
    "    logic [31:0] address_register;\n",
    "    logic [31:0] data_buffer;\n",
    "    \n",
    "    // State machine (enumerated type with meaningful names)\n",
    "    typedef enum logic [1:0] {\n",
    "        IDLE_STATE,\n",
    "        READ_STATE,\n",
    "        WRITE_STATE,\n",
    "        WAIT_STATE\n",
    "    } controller_state_t;\n",
    "    \n",
    "    controller_state_t current_state, next_state;\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "06ce2877",
   "metadata": {},
   "source": [
    "##### Code Organization and Structure\n",
    "\n",
    "```systemverilog\n",
    "// Well-structured module template\n",
    "module template_module #(\n",
    "    // Parameters first, with default values\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int DEPTH = 1024,\n",
    "    parameter bit ENABLE_DEBUG = 1'b0\n",
    ")(\n",
    "    // Port list organized by function\n",
    "    // Clock and reset first\n",
    "    input  logic                    clk,\n",
    "    input  logic                    rst_n,\n",
    "    \n",
    "    // Control signals\n",
    "    input  logic                    enable,\n",
    "    input  logic                    start,\n",
    "    output logic                    done,\n",
    "    output logic                    error,\n",
    "    \n",
    "    // Data interface\n",
    "    input  logic [WIDTH-1:0]        data_in,\n",
    "    output logic [WIDTH-1:0]        data_out,\n",
    "    input  logic                    valid_in,\n",
    "    output logic                    valid_out,\n",
    "    \n",
    "    // Memory interface\n",
    "    output logic [$clog2(DEPTH)-1:0] mem_addr,\n",
    "    output logic [WIDTH-1:0]        mem_data,\n",
    "    output logic                    mem_we\n",
    ");\n",
    "\n",
    "    // Local parameters\n",
    "    localparam int ADDR_WIDTH = $clog2(DEPTH);\n",
    "    \n",
    "    // Type definitions\n",
    "    typedef struct packed {\n",
    "        logic [WIDTH-1:0] data;\n",
    "        logic             valid;\n",
    "        logic             error;\n",
    "    } data_packet_t;\n",
    "    \n",
    "    // Internal signal declarations (grouped by function)\n",
    "    // Control signals\n",
    "    logic controller_enable;\n",
    "    logic operation_complete;\n",
    "    \n",
    "    // Data path signals\n",
    "    data_packet_t input_packet, output_packet;\n",
    "    logic [WIDTH-1:0] processed_data;\n",
    "    \n",
    "    // Memory interface signals\n",
    "    logic [ADDR_WIDTH-1:0] memory_address;\n",
    "    logic memory_write_enable;\n",
    "    \n",
    "    // Continuous assignments\n",
    "    assign data_out = output_packet.data;\n",
    "    assign valid_out = output_packet.valid;\n",
    "    \n",
    "    // Sequential logic blocks\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            // Reset logic\n",
    "        end else begin\n",
    "            // Main sequential logic\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Combinational logic blocks\n",
    "    always_comb begin\n",
    "        // Combinational logic\n",
    "    end\n",
    "    \n",
    "    // Generate blocks for parameterized structures\n",
    "    generate\n",
    "        if (ENABLE_DEBUG) begin : gen_debug\n",
    "            // Debug logic\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8ff80cfa",
   "metadata": {},
   "source": [
    "##### Documentation Standards\n",
    "\n",
    "```systemverilog\n",
    "/**\n",
    " * Memory Controller Module\n",
    " * \n",
    " * Description:\n",
    " *   This module implements a memory controller with configurable width\n",
    " *   and depth. It provides a simple read/write interface with handshaking.\n",
    " * \n",
    " * Parameters:\n",
    " *   WIDTH       - Data width in bits (default: 32)\n",
    " *   DEPTH       - Memory depth in words (default: 1024)\n",
    " *   ENABLE_ECC  - Enable error correction (default: 0)\n",
    " * \n",
    " * Interfaces:\n",
    " *   - CPU Interface: Simple read/write with ready/valid handshaking\n",
    " *   - Memory Interface: Standard memory interface with address/data/control\n",
    " * \n",
    " * Author: Design Team\n",
    " * Date: 2024-01-15\n",
    " * Version: 1.2\n",
    " */\n",
    "module memory_controller #(\n",
    "    parameter int WIDTH = 32,        ///< Data bus width\n",
    "    parameter int DEPTH = 1024,      ///< Memory depth in words\n",
    "    parameter bit ENABLE_ECC = 1'b0  ///< Enable ECC protection\n",
    ")(\n",
    "    input  logic clk,                ///< System clock\n",
    "    input  logic rst_n,              ///< Active-low async reset\n",
    "    \n",
    "    // CPU Interface\n",
    "    input  logic        cpu_req,     ///< CPU request signal\n",
    "    input  logic        cpu_we,      ///< CPU write enable (1=write, 0=read)\n",
    "    input  logic [31:0] cpu_addr,    ///< CPU address\n",
    "    input  logic [31:0] cpu_wdata,   ///< CPU write data\n",
    "    output logic [31:0] cpu_rdata,   ///< CPU read data\n",
    "    output logic        cpu_ready    ///< CPU ready signal\n",
    ");\n",
    "\n",
    "    // Implementation details...\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0883224",
   "metadata": {},
   "source": [
    "#### Performance Optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a6c8ef3",
   "metadata": {},
   "source": [
    "##### Pipeline Design Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Efficient pipeline design\n",
    "module optimized_pipeline #(\n",
    "    parameter int STAGES = 4,\n",
    "    parameter int WIDTH = 32\n",
    ")(\n",
    "    input  logic clk, rst_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    input  logic valid_in,\n",
    "    output logic [WIDTH-1:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "    // Pipeline registers\n",
    "    logic [WIDTH-1:0] stage_data [STAGES-1:0];\n",
    "    logic             stage_valid [STAGES-1:0];\n",
    "    \n",
    "    // Optimized pipeline with generate\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : gen_stages\n",
    "            always_ff @(posedge clk or negedge rst_n) begin\n",
    "                if (!rst_n) begin\n",
    "                    stage_data[i] <= '0;\n",
    "                    stage_valid[i] <= 1'b0;\n",
    "                end else begin\n",
    "                    if (i == 0) begin\n",
    "                        stage_data[i] <= data_in;\n",
    "                        stage_valid[i] <= valid_in;\n",
    "                    end else begin\n",
    "                        stage_data[i] <= stage_data[i-1];\n",
    "                        stage_valid[i] <= stage_valid[i-1];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Processing logic for each stage\n",
    "            if (i == 1) begin : stage1_process\n",
    "                // Stage 1 specific processing\n",
    "            end else if (i == 2) begin : stage2_process\n",
    "                // Stage 2 specific processing\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign data_out = stage_data[STAGES-1];\n",
    "    assign valid_out = stage_valid[STAGES-1];\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3a70042d",
   "metadata": {},
   "source": [
    "##### Resource Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Efficient resource usage\n",
    "module resource_optimized #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int FIFO_DEPTH = 16\n",
    ")(\n",
    "    input logic clk, rst_n,\n",
    "    input logic push, pop,\n",
    "    input logic [DATA_WIDTH-1:0] data_in,\n",
    "    output logic [DATA_WIDTH-1:0] data_out,\n",
    "    output logic full, empty\n",
    ");\n",
    "\n",
    "    // Use power-of-2 depth for efficient address generation\n",
    "    localparam int ADDR_WIDTH = $clog2(FIFO_DEPTH);\n",
    "    \n",
    "    // Memory array\n",
    "    logic [DATA_WIDTH-1:0] memory [FIFO_DEPTH-1:0];\n",
    "    \n",
    "    // Efficient pointer management\n",
    "    logic [ADDR_WIDTH:0] write_ptr, read_ptr;  // Extra bit for full/empty detection\n",
    "    \n",
    "    // Optimized full/empty detection\n",
    "    assign full = (write_ptr == {~read_ptr[ADDR_WIDTH], read_ptr[ADDR_WIDTH-1:0]});\n",
    "    assign empty = (write_ptr == read_ptr);\n",
    "    \n",
    "    // Memory operations\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (push && !full) begin\n",
    "            memory[write_ptr[ADDR_WIDTH-1:0]] <= data_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            write_ptr <= '0;\n",
    "            read_ptr <= '0;\n",
    "        end else begin\n",
    "            if (push && !full) write_ptr <= write_ptr + 1;\n",
    "            if (pop && !empty) read_ptr <= read_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign data_out = memory[read_ptr[ADDR_WIDTH-1:0]];\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "575fe921",
   "metadata": {},
   "source": [
    "##### Timing Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Timing-optimized design\n",
    "module timing_optimized (\n",
    "    input logic clk, rst_n,\n",
    "    input logic [31:0] a, b, c, d,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "    // Pipeline complex operations\n",
    "    logic [31:0] stage1_result, stage2_result;\n",
    "    \n",
    "    // Stage 1: Parallel operations\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            stage1_result <= '0;\n",
    "        end else begin\n",
    "            stage1_result <= a + b;  // First addition\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 2: Use previous result\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            stage2_result <= '0;\n",
    "        end else begin\n",
    "            stage2_result <= stage1_result + (c * d);  // Multiply in parallel\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign result = stage2_result;\n",
    "    \n",
    "endmodule\n",
    "\n",
    "// Alternative: Fully combinational with careful timing\n",
    "module timing_balanced (\n",
    "    input logic clk, rst_n,\n",
    "    input logic [15:0] a, b, c, d,  // Reduced width for timing\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "    // Break critical path with intermediate signals\n",
    "    logic [31:0] mult_result, add_result;\n",
    "    \n",
    "    always_comb begin\n",
    "        mult_result = c * d;        // Parallel multiply\n",
    "        add_result = a + b;         // Parallel add\n",
    "        result = mult_result + add_result;  // Final add\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ce915da",
   "metadata": {},
   "source": [
    "##### Power Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Power-optimized design\n",
    "module power_optimized #(\n",
    "    parameter int WIDTH = 32\n",
    ")(\n",
    "    input logic clk, rst_n,\n",
    "    input logic enable,\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Clock gating for power savings\n",
    "    logic gated_clk;\n",
    "    \n",
    "    // Clock gate (use vendor-specific cells in real designs)\n",
    "    assign gated_clk = clk & enable;\n",
    "    \n",
    "    // Registers with clock gating\n",
    "    logic [WIDTH-1:0] data_reg;\n",
    "    \n",
    "    always_ff @(posedge gated_clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            data_reg <= '0;\n",
    "        end else begin\n",
    "            data_reg <= data_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Power-aware multiplexing\n",
    "    always_comb begin\n",
    "        if (enable) begin\n",
    "            data_out = data_reg;\n",
    "        end else begin\n",
    "            data_out = '0;  // Drive to known state to reduce switching\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c487c5e0",
   "metadata": {},
   "source": [
    "#### Best Practices Summary\n",
    "\n",
    "1. **Design for Testability**: Include debug hooks and assertion monitors\n",
    "2. **Use Consistent Coding Style**: Follow naming conventions and code organization\n",
    "3. **Optimize for Target Technology**: Consider FPGA vs ASIC differences\n",
    "4. **Plan for Reusability**: Parameterize designs and use proper interfaces\n",
    "5. **Document Thoroughly**: Include clear comments and interface descriptions\n",
    "6. **Verify Early and Often**: Use assertions and comprehensive testbenches\n",
    "7. **Consider Power and Timing**: Design with constraints in mind from the start\n",
    "8. **Use Modern SystemVerilog Features**: Interfaces, packages, and proper data types\n",
    "\n",
    "These practices will help you write robust, maintainable, and efficient SystemVerilog code that works reliably in both simulation and synthesis environments."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
