WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2508579 heartbeat IPC: 3.986 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5015783 heartbeat IPC: 3.989 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6266461 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6266461 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13407645 heartbeat IPC: 1.192 cumulative IPC: 0.7002 (Simulation time: 00 hr 01 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 25612935 heartbeat IPC: 0.8193 cumulative IPC: 0.7753 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 37810536 heartbeat IPC: 0.8198 cumulative IPC: 0.7925 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 50977176 heartbeat IPC: 0.7595 cumulative IPC: 0.7828 (Simulation time: 00 hr 04 min 11 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 63819052 heartbeat IPC: 0.7787 cumulative IPC: 0.7819 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 75929812 heartbeat IPC: 0.8257 cumulative IPC: 0.7895 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 88756103 heartbeat IPC: 0.7796 cumulative IPC: 0.788 (Simulation time: 00 hr 06 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 101474444 heartbeat IPC: 0.7863 cumulative IPC: 0.7877 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 114154781 heartbeat IPC: 0.7886 cumulative IPC: 0.7879 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 126191684 heartbeat IPC: 0.8308 cumulative IPC: 0.7922 (Simulation time: 00 hr 09 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_46.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 126988117 cumulative IPC: 0.7875 (Simulation time: 00 hr 10 min 11 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 126988117 cumulative IPC: 0.7875 (Simulation time: 00 hr 10 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_46.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7875 instructions: 100000002 cycles: 126988117
CPU 0 Branch Prediction Accuracy: 81.8% MPKI: 31.92 Average ROB Occupancy at Mispredict: 10.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.565
BRANCH_INDIRECT: 20.5
BRANCH_CONDITIONAL: 6.8
BRANCH_DIRECT_CALL: 1.11
BRANCH_INDIRECT_CALL: 2.14
BRANCH_RETURN: 0.807

L1D TOTAL        ACCESS:   35368824 HIT:   32278964 MISS:    3089860
L1D LOAD         ACCESS:   23073650 HIT:   21765986 MISS:    1307664
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12255158 HIT:   10511854 MISS:    1743304
L1D TRANSLATION  ACCESS:      40016 HIT:       1124 MISS:      38892
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 23.12 cycles
L1I TOTAL        ACCESS:   11209619 HIT:    7772893 MISS:    3436726
L1I LOAD         ACCESS:   11209619 HIT:    7772893 MISS:    3436726
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.94 cycles
L2C TOTAL        ACCESS:    4927022 HIT:    3766229 MISS:    1160793
L2C LOAD         ACCESS:    3785012 HIT:    2966014 MISS:     818998
L2C RFO          ACCESS:     452767 HIT:     227878 MISS:     224889
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     650780 HIT:     569977 MISS:      80803
L2C TRANSLATION  ACCESS:      38463 HIT:       2360 MISS:      36103
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 63.31 cycles
LLC TOTAL        ACCESS:    1365047 HIT:    1110329 MISS:     254718
LLC LOAD         ACCESS:     818998 HIT:     688244 MISS:     130754
LLC RFO          ACCESS:     224889 HIT:     157019 MISS:      67870
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     285057 HIT:     255049 MISS:      30008
LLC TRANSLATION  ACCESS:      36103 HIT:      10017 MISS:      26086
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 202.8 cycles
cpu0_DTLB TOTAL        ACCESS:   27045043 HIT:   26237696 MISS:     807347
cpu0_DTLB LOAD         ACCESS:   27045043 HIT:   26237696 MISS:     807347
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.88 cycles
cpu0_ITLB TOTAL        ACCESS:   10016328 HIT:    8828358 MISS:    1187970
cpu0_ITLB LOAD         ACCESS:   10016328 HIT:    8828358 MISS:    1187970
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.736 cycles
cpu0_STLB TOTAL        ACCESS:    1177766 HIT:    1151513 MISS:      26253
cpu0_STLB LOAD         ACCESS:    1177766 HIT:    1151513 MISS:      26253
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 239.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      91260
  ROW_BUFFER_MISS:     133436
 AVG DBUS CONGESTED CYCLE: 3.904
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      12391
  FULL:      74324
