# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab4_testare_mips_mem_rom.srcs/sim_1/new/simulate_mips.vhd" \

# Do not sort compile order
nosort
