#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e7b5740fc0 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
v000001e7b5798cb0_0 .var "a", 5 0;
v000001e7b5798030_0 .var "alu_flag", 0 0;
v000001e7b5798df0_0 .net "alu_in1", 5 0, L_000001e7b5737090;  1 drivers
v000001e7b5798ad0_0 .net "alu_in2", 5 0, L_000001e7b5737870;  1 drivers
v000001e7b5798530_0 .net "alu_op", 1 0, L_000001e7b5737640;  1 drivers
v000001e7b5798170_0 .var "alu_out", 5 0;
v000001e7b5798350_0 .var "b", 5 0;
v000001e7b5798b70_0 .var "clk", 0 0;
v000001e7b5798e90_0 .net "flag", 0 0, v000001e7b5798850_0;  1 drivers
v000001e7b5798f30_0 .var "op", 1 0;
v000001e7b57980d0_0 .var "reset", 0 0;
v000001e7b5798670_0 .net "result", 5 0, v000001e7b5798c10_0;  1 drivers
v000001e7b57983f0_0 .var "start", 0 0;
S_000001e7b57317c0 .scope module, "dut" "controller" 2 16, 3 1 0, S_000001e7b5740fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 6 "a";
    .port_info 4 /INPUT 6 "b";
    .port_info 5 /INPUT 2 "op";
    .port_info 6 /INPUT 6 "alu_out";
    .port_info 7 /INPUT 1 "alu_flag";
    .port_info 8 /OUTPUT 6 "alu_in1";
    .port_info 9 /OUTPUT 6 "alu_in2";
    .port_info 10 /OUTPUT 2 "alu_op";
    .port_info 11 /OUTPUT 6 "result";
    .port_info 12 /OUTPUT 1 "flag";
P_000001e7b56da590 .param/l "FINISH" 0 3 22, C4<100>;
P_000001e7b56da5c8 .param/l "ONE" 0 3 19, C4<001>;
P_000001e7b56da600 .param/l "START" 0 3 18, C4<000>;
P_000001e7b56da638 .param/l "THREE" 0 3 21, C4<011>;
P_000001e7b56da670 .param/l "TWO" 0 3 20, C4<010>;
L_000001e7b5737090 .functor BUFZ 6, v000001e7b5798cb0_0, C4<000000>, C4<000000>, C4<000000>;
L_000001e7b5737870 .functor BUFZ 6, v000001e7b5798350_0, C4<000000>, C4<000000>, C4<000000>;
L_000001e7b5737640 .functor BUFZ 2, v000001e7b5798f30_0, C4<00>, C4<00>, C4<00>;
v000001e7b56d70c0_0 .net "a", 5 0, v000001e7b5798cb0_0;  1 drivers
v000001e7b5720060_0 .net "alu_flag", 0 0, v000001e7b5798030_0;  1 drivers
v000001e7b5741150_0 .net "alu_in1", 5 0, L_000001e7b5737090;  alias, 1 drivers
v000001e7b5731ae0_0 .net "alu_in2", 5 0, L_000001e7b5737870;  alias, 1 drivers
v000001e7b5731b80_0 .net "alu_op", 1 0, L_000001e7b5737640;  alias, 1 drivers
v000001e7b5724420_0 .net "alu_out", 5 0, v000001e7b5798170_0;  1 drivers
v000001e7b57244c0_0 .net "b", 5 0, v000001e7b5798350_0;  1 drivers
v000001e7b5724560_0 .net "clk", 0 0, v000001e7b5798b70_0;  1 drivers
v000001e7b5798850_0 .var "flag", 0 0;
v000001e7b57982b0_0 .var "nstate", 2 0;
v000001e7b57988f0_0 .net "op", 1 0, v000001e7b5798f30_0;  1 drivers
v000001e7b5798990_0 .var "pstate", 2 0;
v000001e7b5798a30_0 .net "reset", 0 0, v000001e7b57980d0_0;  1 drivers
v000001e7b5798c10_0 .var "result", 5 0;
v000001e7b5798d50_0 .net "start", 0 0, v000001e7b57983f0_0;  1 drivers
E_000001e7b5715420/0 .event anyedge, v000001e7b5798990_0, v000001e7b5724560_0, v000001e7b5798a30_0, v000001e7b5798d50_0;
E_000001e7b5715420/1 .event anyedge, v000001e7b56d70c0_0, v000001e7b57244c0_0, v000001e7b57988f0_0, v000001e7b5798c10_0;
E_000001e7b5715420/2 .event anyedge, v000001e7b5798850_0, v000001e7b5724420_0, v000001e7b5720060_0;
E_000001e7b5715420 .event/or E_000001e7b5715420/0, E_000001e7b5715420/1, E_000001e7b5715420/2;
E_000001e7b5714a60 .event posedge, v000001e7b5798a30_0, v000001e7b5724560_0;
S_000001e7b5731950 .scope begin, "NSOL" "NSOL" 3 39, 3 39 0, S_000001e7b57317c0;
 .timescale 0 0;
S_000001e7b56d6a40 .scope begin, "NSL" "NSL" 3 55, 3 55 0, S_000001e7b5731950;
 .timescale 0 0;
S_000001e7b56d6bd0 .scope begin, "OL" "OL" 3 87, 3 87 0, S_000001e7b5731950;
 .timescale 0 0;
S_000001e7b56d6d60 .scope begin, "PSR" "PSR" 3 26, 3 26 0, S_000001e7b57317c0;
 .timescale 0 0;
    .scope S_000001e7b57317c0;
T_0 ;
    %wait E_000001e7b5714a60;
    %fork t_1, S_000001e7b56d6d60;
    %jmp t_0;
    .scope S_000001e7b56d6d60;
t_1 ;
    %load/vec4 v000001e7b5798a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7b5798990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e7b57982b0_0;
    %assign/vec4 v000001e7b5798990_0, 0;
T_0.1 ;
    %end;
    .scope S_000001e7b57317c0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e7b57317c0;
T_1 ;
    %wait E_000001e7b5715420;
    %fork t_3, S_000001e7b5731950;
    %jmp t_2;
    .scope S_000001e7b5731950;
t_3 ;
    %load/vec4 v000001e7b5798990_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 3 42 "$monitor", "pstate = START -> clk = %b, reset = %b, start = %b, a = %d, b = %d, op = %b, result = %d, flag = %b\012************************************\012", v000001e7b5724560_0, v000001e7b5798a30_0, v000001e7b5798d50_0, v000001e7b56d70c0_0, v000001e7b57244c0_0, v000001e7b57988f0_0, v000001e7b5798c10_0, v000001e7b5798850_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e7b5798990_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 3 44 "$monitor", "pstate = ONE -> clk = %b, reset = %b, start = %b, a = %d, b = %d, op = %b, result = %d, flag = %b\012************************************\012", v000001e7b5724560_0, v000001e7b5798a30_0, v000001e7b5798d50_0, v000001e7b56d70c0_0, v000001e7b57244c0_0, v000001e7b57988f0_0, v000001e7b5798c10_0, v000001e7b5798850_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001e7b5798990_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 3 46 "$monitor", "pstate = TWO -> clk = %b, reset = %b, start = %b, a = %d, b = %d, op = %b, result = %d, flag = %b\012************************************\012", v000001e7b5724560_0, v000001e7b5798a30_0, v000001e7b5798d50_0, v000001e7b56d70c0_0, v000001e7b57244c0_0, v000001e7b57988f0_0, v000001e7b5798c10_0, v000001e7b5798850_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001e7b5798990_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 3 48 "$monitor", "pstate = THREE -> clk = %b, reset = %b, start = %b, a = %d, b = %d, op = %b, result = %d, flag = %b\012************************************\012", v000001e7b5724560_0, v000001e7b5798a30_0, v000001e7b5798d50_0, v000001e7b56d70c0_0, v000001e7b57244c0_0, v000001e7b57988f0_0, v000001e7b5798c10_0, v000001e7b5798850_0 {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001e7b5798990_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 3 50 "$monitor", "pstate = FINISH -> clk = %b, reset = %b, start = %b, a = %d, b = %d, op = %b, result = %d, flag = %b\012************************************\012", v000001e7b5724560_0, v000001e7b5798a30_0, v000001e7b5798d50_0, v000001e7b56d70c0_0, v000001e7b57244c0_0, v000001e7b57988f0_0, v000001e7b5798c10_0, v000001e7b5798850_0 {0 0 0};
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v000001e7b5798990_0;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %fork t_5, S_000001e7b56d6a40;
    %jmp t_4;
    .scope S_000001e7b56d6a40;
t_5 ;
    %load/vec4 v000001e7b5798990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v000001e7b5798d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
T_1.17 ;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e7b5731950;
t_4 %join;
    %fork t_7, S_000001e7b56d6bd0;
    %jmp t_6;
    .scope S_000001e7b56d6bd0;
t_7 ;
    %load/vec4 v000001e7b5798990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7b57982b0_0, 0, 3;
    %jmp T_1.25;
T_1.19 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e7b5798c10_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b5798850_0, 0, 1;
    %jmp T_1.25;
T_1.20 ;
    %load/vec4 v000001e7b5724420_0;
    %store/vec4 v000001e7b5798c10_0, 0, 6;
    %load/vec4 v000001e7b5720060_0;
    %store/vec4 v000001e7b5798850_0, 0, 1;
    %jmp T_1.25;
T_1.21 ;
    %load/vec4 v000001e7b5724420_0;
    %store/vec4 v000001e7b5798c10_0, 0, 6;
    %load/vec4 v000001e7b5720060_0;
    %store/vec4 v000001e7b5798850_0, 0, 1;
    %jmp T_1.25;
T_1.22 ;
    %load/vec4 v000001e7b5724420_0;
    %store/vec4 v000001e7b5798c10_0, 0, 6;
    %load/vec4 v000001e7b5720060_0;
    %store/vec4 v000001e7b5798850_0, 0, 1;
    %jmp T_1.25;
T_1.23 ;
    %load/vec4 v000001e7b5724420_0;
    %store/vec4 v000001e7b5798c10_0, 0, 6;
    %load/vec4 v000001e7b5720060_0;
    %store/vec4 v000001e7b5798850_0, 0, 1;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e7b5731950;
t_6 %join;
    %end;
    .scope S_000001e7b57317c0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e7b5740fc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b5798b70_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001e7b5798b70_0;
    %inv;
    %store/vec4 v000001e7b5798b70_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001e7b5740fc0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b57980d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e7b5798cb0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e7b5798350_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7b5798f30_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e7b5798170_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b5798030_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b57980d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001e7b5798cb0_0, 0, 6;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001e7b5798350_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7b5798f30_0, 0, 2;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001e7b5798170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b5798030_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %delay 30, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b57980d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b57980d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001e7b5798cb0_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001e7b5798350_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e7b5798f30_0, 0, 2;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001e7b5798170_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b5798030_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %delay 30, 0;
    %delay 10, 0;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001e7b5798cb0_0, 0, 6;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001e7b5798350_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e7b5798f30_0, 0, 2;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v000001e7b5798170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b5798030_0, 0, 1;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001e7b5798cb0_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001e7b5798350_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e7b5798f30_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e7b5798170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7b5798030_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7b57983f0_0, 0, 1;
    %delay 30, 0;
    %delay 10, 0;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e7b5740fc0;
T_4 ;
    %vpi_call 2 102 "$monitor", "Time=%0t | clk=%b | reset=%b | start=%b | a=%d | b=%d | op=%b | alu_out=%d | alu_flag=%b | alu_in1=%d | alu_in2=%d | alu_op=%b | result=%d | flag=%b", $time, v000001e7b5798b70_0, v000001e7b57980d0_0, v000001e7b57983f0_0, v000001e7b5798cb0_0, v000001e7b5798350_0, v000001e7b5798f30_0, v000001e7b5798170_0, v000001e7b5798030_0, v000001e7b5798df0_0, v000001e7b5798ad0_0, v000001e7b5798530_0, v000001e7b5798670_0, v000001e7b5798e90_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001e7b5740fc0;
T_5 ;
    %vpi_call 2 107 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 108 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e7b5740fc0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
