0.6
2017.2
Jun 15 2017
18:52:51
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sim_1/tb_gtx3g_test.v,1524915728,verilog,,,,tb_gtx3g_test,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v,1524914431,verilog,,,,gtx3g_test;rst_generator,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v,1524915650,verilog,,,,gtx3g_exdes,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v,1524915575,verilog,,,,gtx3g_GT_FRAME_CHECK,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v,1524915176,verilog,,,,gtx3g_GT_FRAME_GEN,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v,1524913424,verilog,,,,gtx3g_common,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v,1524913424,verilog,,,,gtx3g_common_reset,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v,1524913424,verilog,,,,gtx3g_GT_USRCLK_SOURCE,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v,1524914869,verilog,,,,gtx3g_support,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g.v,1524912986,verilog,,,,gtx3g,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v,1524912978,verilog,,,,gtx3g_RX_STARTUP_FSM,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_block.v,1524912986,verilog,,,,gtx3g_sync_block,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v,1524912977,verilog,,,,gtx3g_sync_pulse,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v,1524912977,verilog,,,,gtx3g_TX_MANUAL_PHASE_ALIGN,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v,1524912978,verilog,,,,gtx3g_TX_STARTUP_FSM,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_gt.v,1524912979,verilog,,,,gtx3g_GT,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_init.v,1524912979,verilog,,,,gtx3g_init,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_multi_gt.v,1524912981,verilog,,,,gtx3g_multi_gt,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v,1524879155,verilog,,,,prbs_chk,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_gen.v,1524897693,verilog,,,,prbs_gen,,,,,,,,
f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v,1523963988,verilog,,,,simple_uart,,,,,,,,
