

================================================================
== Vivado HLS Report for 'dut_backproj'
================================================================
* Date:           Sun Dec  4 22:47:16 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3927941|  3927941|  3927941|  3927941|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_ROW                 |  3927940|  3927940|    392794|          -|          -|     10|    no    |
        | + LOOP_ST_A               |      784|      784|         2|          1|          1|    784|    yes   |
        | + LOOP_COL_LOOP_DOT_PROD  |   392006|   392006|        12|          5|          1|  78400|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    110|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    127|
|Register         |        -|      -|     239|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|     587|    949|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_backproj_A  |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_181_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_210_p2  |     +    |      0|  0|  17|          17|           1|
    |k_1_fu_244_p2                  |     +    |      0|  0|  10|          10|           1|
    |m_2_fu_193_p2                  |     +    |      0|  0|  10|          10|           1|
    |ap_sig_101                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_130                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_134                     |    and   |      0|  0|   1|           1|           1|
    |exitcond7_fu_187_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond8_fu_175_p2            |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten_fu_204_p2     |   icmp   |      0|  0|   6|          17|          17|
    |exitcond_fu_216_p2             |   icmp   |      0|  0|   4|          10|           9|
    |tmp_2_fu_239_p2                |   icmp   |      0|  0|   4|          10|           9|
    |tmp_8_fu_230_p2                |   icmp   |      0|  0|   4|          10|           1|
    |grp_fu_161_p0                  |  select  |      0|  0|  32|           1|           1|
    |k_mid2_fu_222_p3               |  select  |      0|  0|  10|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 110|         107|          58|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_address0                    |  10|          3|   10|         30|
    |ap_NS_fsm                     |   4|         10|    1|         10|
    |ap_reg_ppiten_pp1_it2         |   1|          2|    1|          2|
    |i_reg_116                     |   4|          2|    4|          8|
    |indvar_flatten_phi_fu_143_p4  |  17|          2|   17|         34|
    |indvar_flatten_reg_139        |  17|          2|   17|         34|
    |k_phi_fu_154_p4               |  10|          2|   10|         20|
    |k_reg_150                     |  10|          2|   10|         20|
    |m_phi_fu_131_p4               |  10|          2|   10|         20|
    |m_reg_127                     |  10|          2|   10|         20|
    |strm_in_V_blk_n               |   1|          2|    1|          2|
    |strm_out_V_blk_n              |   1|          2|    1|          2|
    |tmp_fu_76                     |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 127|         35|  124|        266|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   9|   0|    9|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_2_reg_322_pp1_iter1  |   1|   0|    1|          0|
    |exitcond7_reg_281                     |   1|   0|    1|          0|
    |exitcond_flatten_reg_290              |   1|   0|    1|          0|
    |i_2_reg_276                           |   4|   0|    4|          0|
    |i_reg_116                             |   4|   0|    4|          0|
    |indvar_flatten_next_reg_294           |  17|   0|   17|          0|
    |indvar_flatten_reg_139                |  17|   0|   17|          0|
    |k_1_reg_326                           |  10|   0|   10|          0|
    |k_mid2_reg_299                        |  10|   0|   10|          0|
    |k_reg_150                             |  10|   0|   10|          0|
    |m_2_reg_285                           |  10|   0|   10|          0|
    |m_reg_127                             |  10|   0|   10|          0|
    |tmp_171_reg_317                       |  32|   0|   32|          0|
    |tmp_172_reg_346                       |  32|   0|   32|          0|
    |tmp_1_reg_336                         |  32|   0|   32|          0|
    |tmp_2_reg_322                         |   1|   0|    1|          0|
    |tmp_8_reg_307                         |   1|   0|    1|          0|
    |tmp_fu_76                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_290              |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 239|   1|  240|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_backproj | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
  Pipeline-1: II = 5, D = 12, States = { 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	5  / (exitcond7)
	4  / (!exitcond7)
4 --> 
	3  / true
5 --> 
	17  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: tmp [1/1] 0.00ns
:0  %tmp = alloca float

ST_1: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_25 [1/1] 0.00ns
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: A [1/1] 2.71ns
:3  %A = alloca [784 x float], align 16

ST_1: stg_22 [1/1] 1.57ns
:4  store float 0.000000e+00, float* %tmp

ST_1: stg_23 [1/1] 1.57ns
:5  br label %1


 <State 2>: 3.25ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_2, %6 ]

ST_2: exitcond8 [1/1] 1.88ns
:1  %exitcond8 = icmp eq i4 %i, -6

ST_2: i_2 [1/1] 0.80ns
:2  %i_2 = add i4 %i, 1

ST_2: stg_27 [1/1] 0.00ns
:3  br i1 %exitcond8, label %7, label %2

ST_2: empty_26 [1/1] 0.00ns
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: stg_29 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1804) nounwind

ST_2: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1804)

ST_2: stg_31 [1/1] 1.57ns
:3  br label %3

ST_2: stg_32 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.64ns
ST_3: m [1/1] 0.00ns
:0  %m = phi i10 [ 0, %2 ], [ %m_2, %4 ]

ST_3: exitcond7 [1/1] 2.07ns
:1  %exitcond7 = icmp eq i10 %m, -240

ST_3: m_2 [1/1] 1.84ns
:2  %m_2 = add i10 %m, 1

ST_3: stg_36 [1/1] 1.57ns
:3  br i1 %exitcond7, label %.preheader.preheader, label %4


 <State 4>: 7.08ns
ST_4: empty_27 [1/1] 0.00ns
:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_4: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1805) nounwind

ST_4: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1805)

ST_4: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_170 [1/1] 4.38ns
:4  %tmp_170 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_4: tmp_s [1/1] 0.00ns
:5  %tmp_s = zext i10 %m to i64

ST_4: A_addr [1/1] 0.00ns
:6  %A_addr = getelementptr inbounds [784 x float]* %A, i64 0, i64 %tmp_s

ST_4: stg_44 [1/1] 2.71ns
:7  store float %tmp_170, float* %A_addr, align 4

ST_4: empty_28 [1/1] 0.00ns
:8  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1805, i32 %tmp_5)

ST_4: stg_46 [1/1] 0.00ns
:9  br label %3


 <State 5>: 3.67ns
ST_5: indvar_flatten [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten = phi i17 [ %indvar_flatten_next, %._crit_edge ], [ 0, %3 ]

ST_5: k [1/1] 0.00ns
.preheader.preheader:1  %k = phi i10 [ %k_1, %._crit_edge ], [ 0, %3 ]

ST_5: exitcond_flatten [1/1] 2.30ns
.preheader.preheader:2  %exitcond_flatten = icmp eq i17 %indvar_flatten, -52672

ST_5: indvar_flatten_next [1/1] 2.08ns
.preheader.preheader:3  %indvar_flatten_next = add i17 %indvar_flatten, 1

ST_5: stg_51 [1/1] 0.00ns
.preheader.preheader:4  br i1 %exitcond_flatten, label %6, label %.preheader

ST_5: exitcond [1/1] 2.07ns
.preheader:3  %exitcond = icmp eq i10 %k, -240

ST_5: k_mid2 [1/1] 1.37ns
.preheader:4  %k_mid2 = select i1 %exitcond, i10 0, i10 %k


 <State 6>: 4.38ns
ST_6: tmp_8 [1/1] 2.07ns
.preheader:8  %tmp_8 = icmp eq i10 %k_mid2, 0

ST_6: tmp_9 [1/1] 0.00ns
.preheader:10  %tmp_9 = zext i10 %k_mid2 to i64

ST_6: A_addr_2 [1/1] 0.00ns
.preheader:11  %A_addr_2 = getelementptr inbounds [784 x float]* %A, i64 0, i64 %tmp_9

ST_6: A_load [2/2] 2.71ns
.preheader:12  %A_load = load float* %A_addr_2, align 4

ST_6: tmp_171 [1/1] 4.38ns
.preheader:13  %tmp_171 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_6: tmp_2 [1/1] 2.07ns
.preheader:16  %tmp_2 = icmp eq i10 %k_mid2, -241

ST_6: stg_60 [1/1] 0.00ns
.preheader:17  br i1 %tmp_2, label %5, label %._crit_edge

ST_6: k_1 [1/1] 1.84ns
._crit_edge:1  %k_1 = add i10 %k_mid2, 1


 <State 7>: 8.41ns
ST_7: A_load [1/2] 2.71ns
.preheader:12  %A_load = load float* %A_addr_2, align 4

ST_7: tmp_1 [4/4] 5.70ns
.preheader:14  %tmp_1 = fmul float %A_load, %tmp_171


 <State 8>: 5.70ns
ST_8: tmp_1 [3/4] 5.70ns
.preheader:14  %tmp_1 = fmul float %A_load, %tmp_171


 <State 9>: 5.70ns
ST_9: tmp_1 [2/4] 5.70ns
.preheader:14  %tmp_1 = fmul float %A_load, %tmp_171


 <State 10>: 5.70ns
ST_10: tmp_1 [1/4] 5.70ns
.preheader:14  %tmp_1 = fmul float %A_load, %tmp_171


 <State 11>: 8.63ns
ST_11: p_load [1/1] 0.00ns
.preheader:0  %p_load = load float* %tmp

ST_11: p_03_2 [1/1] 1.37ns
.preheader:9  %p_03_2 = select i1 %tmp_8, float 0.000000e+00, float %p_load

ST_11: tmp_172 [5/5] 7.26ns
.preheader:15  %tmp_172 = fadd float %p_03_2, %tmp_1


 <State 12>: 7.26ns
ST_12: tmp_172 [4/5] 7.26ns
.preheader:15  %tmp_172 = fadd float %p_03_2, %tmp_1


 <State 13>: 7.26ns
ST_13: tmp_172 [3/5] 7.26ns
.preheader:15  %tmp_172 = fadd float %p_03_2, %tmp_1


 <State 14>: 7.26ns
ST_14: tmp_172 [2/5] 7.26ns
.preheader:15  %tmp_172 = fadd float %p_03_2, %tmp_1


 <State 15>: 8.83ns
ST_15: tmp_172 [1/5] 7.26ns
.preheader:15  %tmp_172 = fadd float %p_03_2, %tmp_1

ST_15: stg_74 [1/1] 1.57ns
._crit_edge:2  store float %tmp_172, float* %tmp


 <State 16>: 4.38ns
ST_16: stg_75 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @LOOP_COL_LOOP_DOT_PROD_str)

ST_16: empty_30 [1/1] 0.00ns
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78400, i64 78400, i64 78400)

ST_16: stg_77 [1/1] 0.00ns
.preheader:5  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1808) nounwind

ST_16: tmp_7 [1/1] 0.00ns
.preheader:6  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1808)

ST_16: stg_79 [1/1] 0.00ns
.preheader:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_16: stg_80 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_172)

ST_16: stg_81 [1/1] 0.00ns
:1  br label %._crit_edge

ST_16: empty_29 [1/1] 0.00ns
._crit_edge:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1808, i32 %tmp_7)

ST_16: stg_83 [1/1] 0.00ns
._crit_edge:3  br label %.preheader.preheader


 <State 17>: 0.00ns
ST_17: empty_31 [1/1] 0.00ns
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1804, i32 %tmp_4)

ST_17: stg_85 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                 (alloca           ) [ 011111111111111111]
empty               (specinterface    ) [ 000000000000000000]
empty_25            (specinterface    ) [ 000000000000000000]
A                   (alloca           ) [ 001111111111111111]
stg_22              (store            ) [ 000000000000000000]
stg_23              (br               ) [ 011111111111111111]
i                   (phi              ) [ 001000000000000000]
exitcond8           (icmp             ) [ 001111111111111111]
i_2                 (add              ) [ 011111111111111111]
stg_27              (br               ) [ 000000000000000000]
empty_26            (speclooptripcount) [ 000000000000000000]
stg_29              (specloopname     ) [ 000000000000000000]
tmp_4               (specregionbegin  ) [ 000111111111111111]
stg_31              (br               ) [ 001111111111111111]
stg_32              (ret              ) [ 000000000000000000]
m                   (phi              ) [ 000110000000000000]
exitcond7           (icmp             ) [ 001111111111111111]
m_2                 (add              ) [ 001111111111111111]
stg_36              (br               ) [ 001111111111111111]
empty_27            (speclooptripcount) [ 000000000000000000]
stg_38              (specloopname     ) [ 000000000000000000]
tmp_5               (specregionbegin  ) [ 000000000000000000]
stg_40              (specpipeline     ) [ 000000000000000000]
tmp_170             (read             ) [ 000000000000000000]
tmp_s               (zext             ) [ 000000000000000000]
A_addr              (getelementptr    ) [ 000000000000000000]
stg_44              (store            ) [ 000000000000000000]
empty_28            (specregionend    ) [ 000000000000000000]
stg_46              (br               ) [ 001111111111111111]
indvar_flatten      (phi              ) [ 000001000000000000]
k                   (phi              ) [ 000001000000000000]
exitcond_flatten    (icmp             ) [ 001111111111111111]
indvar_flatten_next (add              ) [ 001111111111111111]
stg_51              (br               ) [ 000000000000000000]
exitcond            (icmp             ) [ 000000000000000000]
k_mid2              (select           ) [ 000000100000000000]
tmp_8               (icmp             ) [ 000001111111000000]
tmp_9               (zext             ) [ 000000000000000000]
A_addr_2            (getelementptr    ) [ 000000010000000000]
tmp_171             (read             ) [ 000001011110000000]
tmp_2               (icmp             ) [ 000001111111111110]
stg_60              (br               ) [ 000000000000000000]
k_1                 (add              ) [ 001111111111111111]
A_load              (load             ) [ 000001001110000000]
tmp_1               (fmul             ) [ 000001111101111100]
p_load              (load             ) [ 000000000000000000]
p_03_2              (select           ) [ 000001011100111100]
tmp_172             (fadd             ) [ 000000100000000010]
stg_74              (store            ) [ 000000000000000000]
stg_75              (specloopname     ) [ 000000000000000000]
empty_30            (speclooptripcount) [ 000000000000000000]
stg_77              (specloopname     ) [ 000000000000000000]
tmp_7               (specregionbegin  ) [ 000000000000000000]
stg_79              (specpipeline     ) [ 000000000000000000]
stg_80              (write            ) [ 000000000000000000]
stg_81              (br               ) [ 000000000000000000]
empty_29            (specregionend    ) [ 000000000000000000]
stg_83              (br               ) [ 001111111111111111]
empty_31            (specregionend    ) [ 000000000000000000]
stg_85              (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_COL_LOOP_DOT_PROD_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_170/4 tmp_171/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="stg_80_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_80/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_44/4 A_load/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="A_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/6 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="m_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="1"/>
<pin id="129" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="m_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar_flatten_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="1"/>
<pin id="141" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="k_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="1"/>
<pin id="152" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="k_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_172/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_22_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond8_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="m_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_flatten_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="17" slack="0"/>
<pin id="206" dir="0" index="1" bw="17" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten_next_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="17" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exitcond_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_mid2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="1"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="k_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="1"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="9"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_03_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="5"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_03_2/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="stg_74_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="13"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/15 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="272" class="1005" name="exitcond8_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="exitcond7_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="m_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="exitcond_flatten_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten_next_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="299" class="1005" name="k_mid2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_8_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="5"/>
<pin id="309" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="312" class="1005" name="A_addr_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_171_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="10"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="k_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="A_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_03_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_03_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_172_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_172 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="109" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="103" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="120" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="120" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="131" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="131" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="127" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="208"><net_src comp="143" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="143" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="154" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="154" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="264"><net_src comp="161" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="76" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="275"><net_src comp="175" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="181" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="284"><net_src comp="187" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="193" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="293"><net_src comp="204" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="210" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="302"><net_src comp="222" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="310"><net_src comp="230" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="315"><net_src comp="109" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="320"><net_src comp="84" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="325"><net_src comp="239" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="244" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="334"><net_src comp="103" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="339"><net_src comp="165" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="344"><net_src comp="252" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="349"><net_src comp="161" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_in_V | {}
	Port: strm_out_V | {16 }
 - Input state : 
	Port: dut_backproj : strm_in_V | {4 6 }
	Port: dut_backproj : strm_out_V | {}
  - Chain level:
	State 1
		stg_22 : 1
	State 2
		exitcond8 : 1
		i_2 : 1
		stg_27 : 2
	State 3
		exitcond7 : 1
		m_2 : 1
		stg_36 : 2
	State 4
		A_addr : 1
		stg_44 : 2
		empty_28 : 1
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_51 : 2
		exitcond : 1
		k_mid2 : 2
	State 6
		A_addr_2 : 1
		A_load : 2
		stg_60 : 1
	State 7
		tmp_1 : 1
	State 8
	State 9
	State 10
	State 11
		p_03_2 : 1
		tmp_172 : 2
	State 12
	State 13
	State 14
	State 15
		stg_74 : 1
	State 16
		empty_29 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_161         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_165         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|  select  |        k_mid2_fu_222       |    0    |    0    |    10   |
|          |        p_03_2_fu_252       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         i_2_fu_181         |    0    |    0    |    4    |
|    add   |         m_2_fu_193         |    0    |    0    |    10   |
|          | indvar_flatten_next_fu_210 |    0    |    0    |    17   |
|          |         k_1_fu_244         |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |      exitcond8_fu_175      |    0    |    0    |    2    |
|          |      exitcond7_fu_187      |    0    |    0    |    4    |
|   icmp   |   exitcond_flatten_fu_204  |    0    |    0    |    6    |
|          |       exitcond_fu_216      |    0    |    0    |    4    |
|          |        tmp_8_fu_230        |    0    |    0    |    4    |
|          |        tmp_2_fu_239        |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|   read   |       grp_read_fu_84       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |     stg_80_write_fu_90     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        tmp_s_fu_199        |    0    |    0    |    0    |
|          |        tmp_9_fu_235        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   818   |
|----------|----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      A_addr_2_reg_312     |   10   |
|       A_load_reg_331      |   32   |
|     exitcond7_reg_281     |    1   |
|     exitcond8_reg_272     |    1   |
|  exitcond_flatten_reg_290 |    1   |
|        i_2_reg_276        |    4   |
|         i_reg_116         |    4   |
|indvar_flatten_next_reg_294|   17   |
|   indvar_flatten_reg_139  |   17   |
|        k_1_reg_326        |   10   |
|       k_mid2_reg_299      |   10   |
|         k_reg_150         |   10   |
|        m_2_reg_285        |   10   |
|         m_reg_127         |   10   |
|       p_03_2_reg_341      |   32   |
|      tmp_171_reg_317      |   32   |
|      tmp_172_reg_346      |   32   |
|       tmp_1_reg_336       |   32   |
|       tmp_2_reg_322       |    1   |
|       tmp_8_reg_307       |    1   |
|        tmp_reg_265        |   32   |
+---------------------------+--------+
|           Total           |   299  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   3  |  10  |   30   ||    10   |
|     m_reg_127     |  p0  |   2  |  10  |   20   ||    10   |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   178  ||  6.284  ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   818  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   84   |
|  Register |    -   |    -   |    -   |   299  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    6   |   647  |   902  |
+-----------+--------+--------+--------+--------+--------+
