// Seed: 300484667
module module_0 (
    output tri module_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4
    , id_12,
    output uwire id_5,
    input wand id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9,
    output wand id_10
);
  logic id_13;
  assign id_12 = id_8 == id_3;
  wire [1  *  -1 : -1] id_14 = id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input wor id_3
);
  wire id_5;
  wor id_6, id_7, id_8;
  assign id_7 = id_7;
  assign id_5 = id_7++;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_12 = 0;
  logic id_9;
  assign id_7 = id_2;
  wire [-1 : -1] id_10;
  wire id_11;
endmodule
