Loading plugins phase: Elapsed time ==> 0s.397ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -d CY8C4245PVS-482 -s C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.822ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.180ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  81-00022-01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -dcpsoc3 81-00022-01.v -verilog
======================================================================

======================================================================
Compiling:  81-00022-01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -dcpsoc3 81-00022-01.v -verilog
======================================================================

======================================================================
Compiling:  81-00022-01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -dcpsoc3 -verilog 81-00022-01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 06 11:07:16 2017


======================================================================
Compiling:  81-00022-01.v
Program  :   vpp
Options  :    -yv2 -q10 81-00022-01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 06 11:07:16 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '81-00022-01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  81-00022-01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -dcpsoc3 -verilog 81-00022-01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 06 11:07:16 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\codegentemp\81-00022-01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\codegentemp\81-00022-01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  81-00022-01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -dcpsoc3 -verilog 81-00022-01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 06 11:07:17 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\codegentemp\81-00022-01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\codegentemp\81-00022-01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq:Net_3125\
	\ADC_SAR_Seq:Net_3126\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_2576
	Net_2577
	Net_2578
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM:Net_139\
	\PWM:Net_138\
	\PWM:Net_183\
	\PWM:Net_181\
	\UART_Temperature:Net_452\
	\UART_Temperature:Net_1257\
	\UART_Temperature:uncfg_rx_irq\
	\UART_Temperature:Net_1099\
	\UART_Temperature:Net_1258\
	\UART_Temperature:Net_547\
	\UART_Temperature:Net_891\
	\UART_Temperature:Net_1001\
	\UART_Temperature:Net_899\
	Net_1973
	Net_1974
	Net_1975
	Net_1976
	Net_1977
	Net_1978
	Net_1979
	\UART_LED_Control:control_bus_7\
	\UART_LED_Control:control_bus_6\
	\UART_LED_Control:control_bus_5\
	\UART_LED_Control:control_bus_4\
	\UART_LED_Control:control_bus_3\
	\UART_LED_Control:control_bus_2\
	\UART_LED:BUART:reset_sr\
	Net_2628
	\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_2624
	\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_LED:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_LED:BUART:sRX:MODULE_6:lt\
	\UART_LED:BUART:sRX:MODULE_6:eq\
	\UART_LED:BUART:sRX:MODULE_6:gt\
	\UART_LED:BUART:sRX:MODULE_6:gte\
	\UART_LED:BUART:sRX:MODULE_6:lte\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 182 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_SAR_Seq:Net_3106\ to \ADC_SAR_Seq:Net_3107\
Aliasing \ADC_SAR_Seq:Net_3105\ to \ADC_SAR_Seq:Net_3107\
Aliasing \ADC_SAR_Seq:Net_3104\ to \ADC_SAR_Seq:Net_3107\
Aliasing \ADC_SAR_Seq:Net_3103\ to \ADC_SAR_Seq:Net_3107\
Aliasing \ADC_SAR_Seq:Net_3207_1\ to \ADC_SAR_Seq:Net_3107\
Aliasing \ADC_SAR_Seq:Net_3207_0\ to \ADC_SAR_Seq:Net_3107\
Aliasing \ADC_SAR_Seq:Net_3235\ to \ADC_SAR_Seq:Net_3107\
Aliasing zero to \ADC_SAR_Seq:Net_3107\
Aliasing one to tmpOE__LED_TempInput_net_0
Aliasing \PWM:Net_180\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:hwCapture\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:Net_178\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__LED_TempInput_net_0
Aliasing \PWM:Net_186\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:Net_179\ to tmpOE__LED_TempInput_net_0
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:km_tc\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__LED_TempInput_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:status_6\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:status_4\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:cmp2\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:pwm2_i\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__RE_In_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__DE_In_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__RE_Out_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__DE_Out_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__UART_Tx_net_0 to tmpOE__LED_TempInput_net_0
Aliasing Net_2809 to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_Temperature:Net_459\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_Temperature:Net_1194\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_Temperature:Net_1195\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_Temperature:Net_1196\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_Temperature:tmpOE__tx_net_0\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_Temperature:tmpOE__rx_net_0\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_Temperature:Net_747\ to \ADC_SAR_Seq:Net_3107\
Aliasing tmpOE__PWM_Output_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__UART_Rx_net_0 to tmpOE__LED_TempInput_net_0
Aliasing \TimeoutTimer:Net_75\ to \ADC_SAR_Seq:Net_3107\
Aliasing \TimeoutTimer:Net_69\ to tmpOE__LED_TempInput_net_0
Aliasing \TimeoutTimer:Net_66\ to \ADC_SAR_Seq:Net_3107\
Aliasing \TimeoutTimer:Net_82\ to \ADC_SAR_Seq:Net_3107\
Aliasing \TimeoutTimer:Net_72\ to \ADC_SAR_Seq:Net_3107\
Aliasing \SamplingTimer:Net_75\ to \ADC_SAR_Seq:Net_3107\
Aliasing \SamplingTimer:Net_69\ to tmpOE__LED_TempInput_net_0
Aliasing \SamplingTimer:Net_66\ to \ADC_SAR_Seq:Net_3107\
Aliasing \SamplingTimer:Net_82\ to \ADC_SAR_Seq:Net_3107\
Aliasing \SamplingTimer:Net_72\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM_Enable:clk\ to \ADC_SAR_Seq:Net_3107\
Aliasing \PWM_Enable:rst\ to \ADC_SAR_Seq:Net_3107\
Aliasing Net_1972 to \ADC_SAR_Seq:Net_3107\
Aliasing tmpOE__SwitchNodeTempInput_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__VoltageSense_net_0 to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__LED_Output_net_0 to tmpOE__LED_TempInput_net_0
Aliasing \LED_Timer:Net_75\ to \ADC_SAR_Seq:Net_3107\
Aliasing \LED_Timer:Net_69\ to tmpOE__LED_TempInput_net_0
Aliasing \LED_Timer:Net_66\ to \ADC_SAR_Seq:Net_3107\
Aliasing \LED_Timer:Net_82\ to \ADC_SAR_Seq:Net_3107\
Aliasing \LED_Timer:Net_72\ to \ADC_SAR_Seq:Net_3107\
Aliasing \AckTimer:Net_75\ to \ADC_SAR_Seq:Net_3107\
Aliasing \AckTimer:Net_69\ to tmpOE__LED_TempInput_net_0
Aliasing \AckTimer:Net_66\ to \ADC_SAR_Seq:Net_3107\
Aliasing \AckTimer:Net_82\ to \ADC_SAR_Seq:Net_3107\
Aliasing \AckTimer:Net_72\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED_Control:clk\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED_Control:rst\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:tx_hd_send_break\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:HalfDuplexSend\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:FinalParityType_1\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:FinalParityType_0\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:FinalAddrMode_2\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:FinalAddrMode_1\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:FinalAddrMode_0\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:tx_ctrl_mark\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:tx_status_6\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:tx_status_5\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:tx_status_4\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:rx_count7_bit8_wire\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_LED:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LED:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_LED:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LED:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_LED:BUART:sRX:s23Poll:MODIN4_1\ to \UART_LED:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_LED:BUART:sRX:s23Poll:MODIN4_0\ to \UART_LED:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:rx_status_1\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__LED_TempInput_net_0
Aliasing \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_TempInput_net_0
Aliasing tmpOE__TestPin_net_0 to tmpOE__LED_TempInput_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \UART_LED:BUART:reset_reg\\D\ to \ADC_SAR_Seq:Net_3107\
Aliasing \UART_LED:BUART:rx_break_status\\D\ to \ADC_SAR_Seq:Net_3107\
Removing Lhs of wire \ADC_SAR_Seq:Net_3106\[78] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire \ADC_SAR_Seq:Net_3105\[79] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire \ADC_SAR_Seq:Net_3104\[80] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire \ADC_SAR_Seq:Net_3103\[81] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire \ADC_SAR_Seq:Net_17\[129] = \ADC_SAR_Seq:Net_1845\[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_1\[151] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_0\[152] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire \ADC_SAR_Seq:Net_3235\[153] = \ADC_SAR_Seq:Net_3107\[77]
Removing Rhs of wire zero[224] = \ADC_SAR_Seq:Net_3107\[77]
Removing Lhs of wire one[228] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:Net_68\[233] = Net_1983[561]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[244] = \PWM:PWMUDB:control_7\[236]
Removing Lhs of wire \PWM:Net_180\[252] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[255] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[256] = \PWM:PWMUDB:control_7\[236]
Removing Lhs of wire \PWM:Net_178\[258] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[261] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[263] = zero[224]
Removing Lhs of wire \PWM:Net_186\[264] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[265] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[266] = \PWM:PWMUDB:runmode_enable\[262]
Removing Lhs of wire \PWM:Net_179\[269] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[271] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[272] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:km_tc\[273] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[274] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[275] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[278] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[281] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[520]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[283] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[521]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[284] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[285] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[286] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[287] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:status_6\[290] = zero[224]
Removing Rhs of wire \PWM:PWMUDB:status_5\[291] = \PWM:PWMUDB:final_kill_reg\[305]
Removing Lhs of wire \PWM:PWMUDB:status_4\[292] = zero[224]
Removing Rhs of wire \PWM:PWMUDB:status_3\[293] = \PWM:PWMUDB:fifo_full\[312]
Removing Rhs of wire \PWM:PWMUDB:status_1\[295] = \PWM:PWMUDB:cmp2_status_reg\[304]
Removing Rhs of wire \PWM:PWMUDB:status_0\[296] = \PWM:PWMUDB:cmp1_status_reg\[303]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[301] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[302] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[306] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[307] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[308] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[309] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[310] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[311] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[313] = \PWM:PWMUDB:tc_i\[268]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[314] = \PWM:PWMUDB:runmode_enable\[262]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[315] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[353] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[355] = zero[224]
Removing Rhs of wire Net_691[358] = \PWM:PWMUDB:pwm_i_reg\[350]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[361] = \PWM:PWMUDB:cmp1\[299]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[402] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[403] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[404] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[405] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[406] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[407] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[408] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[409] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[410] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[411] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[412] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[413] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[414] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[415] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[416] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[417] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[418] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[419] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[420] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[421] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[422] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[423] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[424] = \PWM:PWMUDB:MODIN1_1\[425]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[425] = \PWM:PWMUDB:dith_count_1\[280]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[426] = \PWM:PWMUDB:MODIN1_0\[427]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[427] = \PWM:PWMUDB:dith_count_0\[282]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[559] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[560] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire tmpOE__RE_In_net_0[569] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire tmpOE__DE_In_net_0[575] = tmpOE__LED_TempInput_net_0[223]
Removing Rhs of wire Net_2613[581] = \UART_LED:BUART:rx_interrupt_out\[834]
Removing Lhs of wire tmpOE__RE_Out_net_0[583] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire tmpOE__DE_Out_net_0[589] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire tmpOE__UART_Tx_net_0[597] = tmpOE__LED_TempInput_net_0[223]
Removing Rhs of wire Net_2799[598] = \mux_1:tmp__mux_1_reg\[603]
Removing Rhs of wire Net_275_1[604] = \UART_LED_Control:control_out_1\[804]
Removing Rhs of wire Net_275_1[604] = \UART_LED_Control:control_1\[813]
Removing Rhs of wire Net_275_0[605] = \UART_LED_Control:control_out_0\[805]
Removing Rhs of wire Net_275_0[605] = \UART_LED_Control:control_0\[814]
Removing Lhs of wire Net_2809[608] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_459\[611] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_652\[612] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_1194\[614] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_1195\[615] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_1196\[616] = zero[224]
Removing Rhs of wire \UART_Temperature:Net_654\[617] = \UART_Temperature:Net_1197\[618]
Removing Lhs of wire \UART_Temperature:Net_1170\[621] = \UART_Temperature:Net_847\[610]
Removing Lhs of wire \UART_Temperature:Net_990\[622] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_909\[623] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_663\[624] = zero[224]
Removing Lhs of wire \UART_Temperature:tmpOE__tx_net_0\[626] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_Temperature:tmpOE__rx_net_0\[635] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_Temperature:Net_1175\[639] = zero[224]
Removing Lhs of wire \UART_Temperature:Net_747\[640] = zero[224]
Removing Lhs of wire tmpOE__PWM_Output_net_0[664] = tmpOE__LED_TempInput_net_0[223]
Removing Rhs of wire Net_519[665] = \mux_2:tmp__mux_2_reg\[735]
Removing Lhs of wire tmpOE__UART_Rx_net_0[671] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \TimeoutTimer:Net_81\[677] = Net_2005[689]
Removing Lhs of wire \TimeoutTimer:Net_75\[678] = zero[224]
Removing Lhs of wire \TimeoutTimer:Net_69\[679] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \TimeoutTimer:Net_66\[680] = zero[224]
Removing Lhs of wire \TimeoutTimer:Net_82\[681] = zero[224]
Removing Lhs of wire \TimeoutTimer:Net_72\[682] = zero[224]
Removing Lhs of wire \SamplingTimer:Net_81\[697] = Net_448[693]
Removing Lhs of wire \SamplingTimer:Net_75\[698] = zero[224]
Removing Lhs of wire \SamplingTimer:Net_69\[699] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \SamplingTimer:Net_66\[700] = zero[224]
Removing Lhs of wire \SamplingTimer:Net_82\[701] = zero[224]
Removing Lhs of wire \SamplingTimer:Net_72\[702] = zero[224]
Removing Lhs of wire \PWM_Enable:clk\[708] = zero[224]
Removing Lhs of wire \PWM_Enable:rst\[709] = zero[224]
Removing Rhs of wire Net_127[710] = \PWM_Enable:control_out_0\[711]
Removing Rhs of wire Net_127[710] = \PWM_Enable:control_0\[734]
Removing Lhs of wire Net_1972[736] = zero[224]
Removing Lhs of wire tmpOE__SwitchNodeTempInput_net_0[738] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire tmpOE__VoltageSense_net_0[744] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire tmpOE__LED_Output_net_0[750] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \LED_Timer:Net_81\[756] = Net_749[768]
Removing Lhs of wire \LED_Timer:Net_75\[757] = zero[224]
Removing Lhs of wire \LED_Timer:Net_69\[758] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \LED_Timer:Net_66\[759] = zero[224]
Removing Lhs of wire \LED_Timer:Net_82\[760] = zero[224]
Removing Lhs of wire \LED_Timer:Net_72\[761] = zero[224]
Removing Lhs of wire \AckTimer:Net_81\[779] = Net_2665[775]
Removing Lhs of wire \AckTimer:Net_75\[780] = zero[224]
Removing Lhs of wire \AckTimer:Net_69\[781] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \AckTimer:Net_66\[782] = zero[224]
Removing Lhs of wire \AckTimer:Net_82\[783] = zero[224]
Removing Lhs of wire \AckTimer:Net_72\[784] = zero[224]
Removing Lhs of wire \UART_LED_Control:clk\[790] = zero[224]
Removing Lhs of wire \UART_LED_Control:rst\[791] = zero[224]
Removing Lhs of wire \UART_LED:Net_61\[817] = \UART_LED:Net_9\[816]
Removing Lhs of wire \UART_LED:BUART:tx_hd_send_break\[821] = zero[224]
Removing Lhs of wire \UART_LED:BUART:HalfDuplexSend\[822] = zero[224]
Removing Lhs of wire \UART_LED:BUART:FinalParityType_1\[823] = zero[224]
Removing Lhs of wire \UART_LED:BUART:FinalParityType_0\[824] = zero[224]
Removing Lhs of wire \UART_LED:BUART:FinalAddrMode_2\[825] = zero[224]
Removing Lhs of wire \UART_LED:BUART:FinalAddrMode_1\[826] = zero[224]
Removing Lhs of wire \UART_LED:BUART:FinalAddrMode_0\[827] = zero[224]
Removing Lhs of wire \UART_LED:BUART:tx_ctrl_mark\[828] = zero[224]
Removing Rhs of wire \UART_LED:BUART:tx_bitclk_enable_pre\[838] = \UART_LED:BUART:tx_bitclk_dp\[874]
Removing Lhs of wire \UART_LED:BUART:tx_counter_tc\[884] = \UART_LED:BUART:tx_counter_dp\[875]
Removing Lhs of wire \UART_LED:BUART:tx_status_6\[885] = zero[224]
Removing Lhs of wire \UART_LED:BUART:tx_status_5\[886] = zero[224]
Removing Lhs of wire \UART_LED:BUART:tx_status_4\[887] = zero[224]
Removing Lhs of wire \UART_LED:BUART:tx_status_1\[889] = \UART_LED:BUART:tx_fifo_empty\[852]
Removing Lhs of wire \UART_LED:BUART:tx_status_3\[891] = \UART_LED:BUART:tx_fifo_notfull\[851]
Removing Lhs of wire \UART_LED:BUART:rx_count7_bit8_wire\[951] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[958] = \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[969]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[960] = \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[970]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[961] = \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[986]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[962] = \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1000]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[963] = \UART_LED:BUART:sRX:s23Poll:MODIN2_1\[964]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODIN2_1\[964] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[965] = \UART_LED:BUART:sRX:s23Poll:MODIN2_0\[966]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODIN2_0\[966] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[972] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[973] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[974] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODIN3_1\[975] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[976] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODIN3_0\[977] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[978] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[979] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[980] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[981] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[982] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[983] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[988] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODIN4_1\[989] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[990] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODIN4_0\[991] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[992] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[993] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[994] = \UART_LED:BUART:pollcount_1\[957]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[995] = \UART_LED:BUART:pollcount_0\[959]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[996] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[997] = zero[224]
Removing Lhs of wire \UART_LED:BUART:rx_status_1\[1004] = zero[224]
Removing Rhs of wire \UART_LED:BUART:rx_status_2\[1005] = \UART_LED:BUART:rx_parity_error_status\[1006]
Removing Rhs of wire \UART_LED:BUART:rx_status_3\[1007] = \UART_LED:BUART:rx_stop_bit_error\[1008]
Removing Lhs of wire \UART_LED:BUART:sRX:cmp_vv_vv_MODGEN_5\[1018] = \UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_0\[1067]
Removing Lhs of wire \UART_LED:BUART:sRX:cmp_vv_vv_MODGEN_6\[1022] = \UART_LED:BUART:sRX:MODULE_6:g1:a0:xneq\[1089]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_6\[1023] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_5\[1024] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_4\[1025] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_3\[1026] = \UART_LED:BUART:sRX:MODIN5_6\[1027]
Removing Lhs of wire \UART_LED:BUART:sRX:MODIN5_6\[1027] = \UART_LED:BUART:rx_count_6\[946]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_2\[1028] = \UART_LED:BUART:sRX:MODIN5_5\[1029]
Removing Lhs of wire \UART_LED:BUART:sRX:MODIN5_5\[1029] = \UART_LED:BUART:rx_count_5\[947]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_1\[1030] = \UART_LED:BUART:sRX:MODIN5_4\[1031]
Removing Lhs of wire \UART_LED:BUART:sRX:MODIN5_4\[1031] = \UART_LED:BUART:rx_count_4\[948]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newa_0\[1032] = \UART_LED:BUART:sRX:MODIN5_3\[1033]
Removing Lhs of wire \UART_LED:BUART:sRX:MODIN5_3\[1033] = \UART_LED:BUART:rx_count_3\[949]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_6\[1034] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_5\[1035] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_4\[1036] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_3\[1037] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_2\[1038] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_1\[1039] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:newb_0\[1040] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1041] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1042] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1043] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1044] = \UART_LED:BUART:rx_count_6\[946]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1045] = \UART_LED:BUART:rx_count_5\[947]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1046] = \UART_LED:BUART:rx_count_4\[948]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1047] = \UART_LED:BUART:rx_count_3\[949]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_6\[1048] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_5\[1049] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_4\[1050] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_3\[1051] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_2\[1052] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_1\[1053] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_5:g2:a0:datab_0\[1054] = zero[224]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:newa_0\[1069] = \UART_LED:BUART:rx_postpoll\[905]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:newb_0\[1070] = \UART_LED:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1071] = \UART_LED:BUART:rx_postpoll\[905]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:datab_0\[1072] = \UART_LED:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1073] = \UART_LED:BUART:rx_postpoll\[905]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1074] = \UART_LED:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1076] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1077] = \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1075]
Removing Lhs of wire \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1078] = \UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1075]
Removing Lhs of wire tmpOE__TestPin_net_0[1100] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1106] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1107] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1113] = \PWM:PWMUDB:cmp1\[299]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1114] = \PWM:PWMUDB:cmp1_status\[300]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1115] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1117] = \PWM:PWMUDB:pwm_i\[351]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1118] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1119] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1120] = \PWM:PWMUDB:status_2\[294]
Removing Lhs of wire \UART_LED:BUART:reset_reg\\D\[1121] = zero[224]
Removing Lhs of wire \UART_LED:BUART:rx_bitclk\\D\[1136] = \UART_LED:BUART:rx_bitclk_pre\[940]
Removing Lhs of wire \UART_LED:BUART:rx_parity_error_pre\\D\[1145] = \UART_LED:BUART:rx_parity_error_pre\[1016]
Removing Lhs of wire \UART_LED:BUART:rx_break_status\\D\[1146] = zero[224]

------------------------------------------------------
Aliased 0 equations, 253 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__LED_TempInput_net_0' (cost = 0):
tmpOE__LED_TempInput_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 2):
\PWM:PWMUDB:compare1\ <= (\PWM:PWMUDB:cmp1_less\
	OR \PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_2808' (cost = 0):
Net_2808 <= (not \UART_LED:BUART:txn\);

Note:  Expanding virtual equation for '\UART_LED:BUART:rx_addressmatch\' (cost = 0):
\UART_LED:BUART:rx_addressmatch\ <= (\UART_LED:BUART:rx_addressmatch2\
	OR \UART_LED:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LED:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LED:BUART:rx_bitclk_pre\ <= ((not \UART_LED:BUART:rx_count_2\ and not \UART_LED:BUART:rx_count_1\ and not \UART_LED:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LED:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LED:BUART:rx_bitclk_pre16x\ <= ((not \UART_LED:BUART:rx_count_2\ and \UART_LED:BUART:rx_count_1\ and \UART_LED:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LED:BUART:rx_poll_bit1\' (cost = 1):
\UART_LED:BUART:rx_poll_bit1\ <= ((not \UART_LED:BUART:rx_count_2\ and not \UART_LED:BUART:rx_count_1\ and \UART_LED:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LED:BUART:rx_poll_bit2\' (cost = 1):
\UART_LED:BUART:rx_poll_bit2\ <= ((not \UART_LED:BUART:rx_count_2\ and not \UART_LED:BUART:rx_count_1\ and not \UART_LED:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LED:BUART:pollingrange\' (cost = 4):
\UART_LED:BUART:pollingrange\ <= ((not \UART_LED:BUART:rx_count_2\ and not \UART_LED:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LED:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_LED:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_LED:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_LED:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_LED:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_LED:BUART:rx_count_6\ and not \UART_LED:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_LED:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_LED:BUART:rx_count_6\ and not \UART_LED:BUART:rx_count_4\)
	OR (not \UART_LED:BUART:rx_count_6\ and not \UART_LED:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_LED:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_LED:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_LED:BUART:rx_count_6\ and not \UART_LED:BUART:rx_count_4\)
	OR (not \UART_LED:BUART:rx_count_6\ and not \UART_LED:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 4):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\
	OR \PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_LED:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_LED:BUART:pollcount_1\ and not \UART_LED:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_LED:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_LED:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_LED:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_LED:BUART:pollcount_0\ and \UART_LED:BUART:pollcount_1\)
	OR (not \UART_LED:BUART:pollcount_1\ and \UART_LED:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LED:BUART:rx_postpoll\' (cost = 72):
\UART_LED:BUART:rx_postpoll\ <= (\UART_LED:BUART:pollcount_1\
	OR (Net_2807 and \UART_LED:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_2807 and not \UART_LED:BUART:pollcount_1\ and not \UART_LED:BUART:rx_parity_bit\)
	OR (not \UART_LED:BUART:pollcount_1\ and not \UART_LED:BUART:pollcount_0\ and not \UART_LED:BUART:rx_parity_bit\)
	OR (\UART_LED:BUART:pollcount_1\ and \UART_LED:BUART:rx_parity_bit\)
	OR (Net_2807 and \UART_LED:BUART:pollcount_0\ and \UART_LED:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LED:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_2807 and not \UART_LED:BUART:pollcount_1\ and not \UART_LED:BUART:rx_parity_bit\)
	OR (not \UART_LED:BUART:pollcount_1\ and not \UART_LED:BUART:pollcount_0\ and not \UART_LED:BUART:rx_parity_bit\)
	OR (\UART_LED:BUART:pollcount_1\ and \UART_LED:BUART:rx_parity_bit\)
	OR (Net_2807 and \UART_LED:BUART:pollcount_0\ and \UART_LED:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 59 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LED:BUART:rx_status_0\ to zero
Aliasing \UART_LED:BUART:rx_status_6\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_TempInput_net_0
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_TempInput_net_0
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_LED:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LED:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LED:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[317] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[530] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[540] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[550] = zero[224]
Removing Rhs of wire \UART_LED:BUART:rx_bitclk_enable\[904] = \UART_LED:BUART:rx_bitclk\[952]
Removing Lhs of wire \UART_LED:BUART:rx_status_0\[1002] = zero[224]
Removing Lhs of wire \UART_LED:BUART:rx_status_6\[1011] = zero[224]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1105] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1108] = \PWM:PWMUDB:control_7\[236]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1110] = tmpOE__LED_TempInput_net_0[223]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1116] = zero[224]
Removing Lhs of wire \UART_LED:BUART:tx_ctrl_mark_last\\D\[1128] = \UART_LED:BUART:tx_ctrl_mark_last\[895]
Removing Lhs of wire \UART_LED:BUART:rx_markspace_status\\D\[1140] = zero[224]
Removing Lhs of wire \UART_LED:BUART:rx_parity_error_status\\D\[1141] = zero[224]
Removing Lhs of wire \UART_LED:BUART:rx_addr_match_status\\D\[1143] = zero[224]
Removing Lhs of wire \UART_LED:BUART:rx_markspace_pre\\D\[1144] = \UART_LED:BUART:rx_markspace_pre\[1015]
Removing Lhs of wire \UART_LED:BUART:rx_parity_bit\\D\[1149] = \UART_LED:BUART:rx_parity_bit\[1021]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LED:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_LED:BUART:rx_parity_bit\ and Net_2807 and \UART_LED:BUART:pollcount_0\)
	OR (not \UART_LED:BUART:pollcount_1\ and not \UART_LED:BUART:pollcount_0\ and \UART_LED:BUART:rx_parity_bit\)
	OR (not Net_2807 and not \UART_LED:BUART:pollcount_1\ and \UART_LED:BUART:rx_parity_bit\)
	OR (not \UART_LED:BUART:rx_parity_bit\ and \UART_LED:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj" -dcpsoc3 81-00022-01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.173ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 06 April 2017 11:07:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Feniex Firmware Files\ALB\81-00022-01 ALB LED Driver\81-00022-01.cydsn\81-00022-01.cyprj -d CY8C4245PVS-482 81-00022-01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LED:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LED:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LED:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LED:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LED:BUART:rx_break_status\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_intClock'. Signal=\ADC_SAR_Seq:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_Temperature_SCBCLK'. Signal=\UART_Temperature:Net_847_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'timer_clock'. Signal=Net_2005_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_3'. Signal=Net_749_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'ack_clock'. Signal=Net_2665_ff10
    Digital Clock 0: Automatic-assigning  clock 'UART_LED_IntClock'. Fanout=1, Signal=\UART_LED:Net_9_digital\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_1983_digital
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_448_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_LED:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LED:BUART:rx_parity_bit\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LED:BUART:rx_address_detected\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LED:BUART:rx_parity_error_pre\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LED:BUART:rx_markspace_pre\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LED:BUART:rx_state_1\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LED:BUART:tx_parity_bit\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LED:BUART:tx_mark\, Duplicate of \UART_LED:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LED:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_TempInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_TempInput(0)__PA ,
            analog_term => Net_55 ,
            pad => LED_TempInput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RE_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RE_In(0)__PA ,
            pad => RE_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DE_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DE_In(0)__PA ,
            pad => DE_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RE_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RE_Out(0)__PA ,
            pad => RE_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DE_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DE_Out(0)__PA ,
            pad => DE_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_Tx(0)__PA ,
            input => Net_2799 ,
            pad => UART_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_Temperature:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_Temperature:tx(0)\__PA ,
            input => \UART_Temperature:Net_1062\ ,
            pad => \UART_Temperature:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_Temperature:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_Temperature:rx(0)\__PA ,
            fb => \UART_Temperature:Net_654\ ,
            pad => \UART_Temperature:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = PWM_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Output(0)__PA ,
            input => Net_519 ,
            pad => PWM_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_Rx(0)__PA ,
            fb => Net_2807 ,
            pad => UART_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SwitchNodeTempInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SwitchNodeTempInput(0)__PA ,
            analog_term => Net_765 ,
            pad => SwitchNodeTempInput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VoltageSense(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VoltageSense(0)__PA ,
            analog_term => Net_766 ,
            pad => VoltageSense(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Output(0)__PA ,
            pad => LED_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TestPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TestPin(0)__PA ,
            pad => TestPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2799, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_275_1 * !Net_275_0 * Net_2807
            + !Net_275_1 * Net_275_0 * !\UART_LED:BUART:txn\
        );
        Output = Net_2799 (fanout=1)

    MacroCell: Name=Net_519, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_691 * Net_127
        );
        Output = Net_519 (fanout=1)

    MacroCell: Name=\UART_LED:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\
            + !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_state_2\
        );
        Output = \UART_LED:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_fifo_empty\ * \UART_LED:BUART:tx_state_2\
        );
        Output = \UART_LED:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:tx_fifo_notfull\
        );
        Output = \UART_LED:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\
        );
        Output = \UART_LED:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2807 * \UART_LED:BUART:pollcount_0\
            + \UART_LED:BUART:pollcount_1\
        );
        Output = \UART_LED:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LED:BUART:rx_load_fifo\ * \UART_LED:BUART:rx_fifofull\
        );
        Output = \UART_LED:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LED:BUART:rx_fifonotempty\ * 
              \UART_LED:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LED:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_691, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_691 (fanout=1)

    MacroCell: Name=\UART_LED:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LED:BUART:txn\ * \UART_LED:BUART:tx_state_1\ * 
              !\UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:txn\ * \UART_LED:BUART:tx_state_2\
            + !\UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_shift_out\ * !\UART_LED:BUART:tx_state_2\
            + !\UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_state_2\ * !\UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_shift_out\ * !\UART_LED:BUART:tx_state_2\ * 
              !\UART_LED:BUART:tx_counter_dp\ * \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LED:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_counter_dp\ * \UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:tx_state_0\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LED:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LED:BUART:tx_fifo_empty\
            + !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_fifo_empty\ * !\UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_fifo_empty\ * \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_0\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LED:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_state_2\ * \UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_counter_dp\ * \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LED:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_state_2\
            + !\UART_LED:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LED:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LED:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LED:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2807 * !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * 
              !\UART_LED:BUART:rx_state_3\ * \UART_LED:BUART:rx_state_2\ * 
              !\UART_LED:BUART:pollcount_1\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * 
              !\UART_LED:BUART:rx_state_3\ * \UART_LED:BUART:rx_state_2\ * 
              !\UART_LED:BUART:pollcount_1\ * !\UART_LED:BUART:pollcount_0\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LED:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LED:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LED:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2807 * !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * \UART_LED:BUART:rx_last\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_2\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LED:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:rx_count_2\ * !\UART_LED:BUART:rx_count_1\ * 
              !\UART_LED:BUART:rx_count_0\
        );
        Output = \UART_LED:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LED:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\
        );
        Output = \UART_LED:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * \UART_LED:BUART:pollcount_1\
            + Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * !\UART_LED:BUART:pollcount_1\ * 
              \UART_LED:BUART:pollcount_0\
            + !\UART_LED:BUART:rx_count_2\ * !\UART_LED:BUART:rx_count_1\ * 
              \UART_LED:BUART:pollcount_1\ * !\UART_LED:BUART:pollcount_0\
        );
        Output = \UART_LED:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LED:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * \UART_LED:BUART:pollcount_0\
            + Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * !\UART_LED:BUART:pollcount_0\
        );
        Output = \UART_LED:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LED:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2807 * !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:pollcount_1\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:pollcount_1\ * 
              !\UART_LED:BUART:pollcount_0\
        );
        Output = \UART_LED:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LED:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2807
        );
        Output = \UART_LED:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1983_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LED:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LED:Net_9_digital\ ,
            cs_addr_2 => \UART_LED:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LED:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LED:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LED:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LED:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LED:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LED:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LED:Net_9_digital\ ,
            cs_addr_0 => \UART_LED:BUART:counter_load_not\ ,
            ce0_reg => \UART_LED:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LED:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LED:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LED:Net_9_digital\ ,
            cs_addr_2 => \UART_LED:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LED:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LED:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LED:BUART:rx_postpoll\ ,
            f0_load => \UART_LED:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LED:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LED:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1983_digital ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LED:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LED:Net_9_digital\ ,
            status_3 => \UART_LED:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LED:BUART:tx_status_2\ ,
            status_1 => \UART_LED:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LED:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LED:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LED:Net_9_digital\ ,
            status_5 => \UART_LED:BUART:rx_status_5\ ,
            status_4 => \UART_LED:BUART:rx_status_4\ ,
            status_3 => \UART_LED:BUART:rx_status_3\ ,
            interrupt => Net_2613 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1983_digital ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM_Enable:control_7\ ,
            control_6 => \PWM_Enable:control_6\ ,
            control_5 => \PWM_Enable:control_5\ ,
            control_4 => \PWM_Enable:control_4\ ,
            control_3 => \PWM_Enable:control_3\ ,
            control_2 => \PWM_Enable:control_2\ ,
            control_1 => \PWM_Enable:control_1\ ,
            control_0 => Net_127 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UART_LED_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \UART_LED_Control:control_7\ ,
            control_6 => \UART_LED_Control:control_6\ ,
            control_5 => \UART_LED_Control:control_5\ ,
            control_4 => \UART_LED_Control:control_4\ ,
            control_3 => \UART_LED_Control:control_3\ ,
            control_2 => \UART_LED_Control:control_2\ ,
            control_1 => Net_275_1 ,
            control_0 => Net_275_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LED:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LED:Net_9_digital\ ,
            load => \UART_LED:BUART:rx_counter_load\ ,
            count_6 => \UART_LED:BUART:rx_count_6\ ,
            count_5 => \UART_LED:BUART:rx_count_5\ ,
            count_4 => \UART_LED:BUART:rx_count_4\ ,
            count_3 => \UART_LED:BUART:rx_count_3\ ,
            count_2 => \UART_LED:BUART:rx_count_2\ ,
            count_1 => \UART_LED:BUART:rx_count_1\ ,
            count_0 => \UART_LED:BUART:rx_count_0\ ,
            tc => \UART_LED:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =UART_LED_ISR
        PORT MAP (
            interrupt => Net_2613 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =UART_Temp_ISR
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =WakeupISR
        PORT MAP (
            interrupt => Net_2600 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =CommTimeoutISR
        PORT MAP (
            interrupt => Net_783 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =SamplingTimerISR
        PORT MAP (
            interrupt => Net_458 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =LED_ISR
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =AckTimeoutISR
        PORT MAP (
            interrupt => Net_1861 );
        Properties:
        {
            int_type = "01"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   16 :    8 :   24 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    1 :    0 :    1 : 100.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   30 :    2 :   32 : 93.75 %
  Unique P-terms              :   53 :   11 :   64 : 82.81 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    4 :    0 :    4 : 100.00 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.101ms
Tech mapping phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0786172s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0219469 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2166 {
    SARMUX0_temp
  }
  Net: Net_55 {
    p2_6
  }
  Net: Net_765 {
    p2_7
  }
  Net: Net_766 {
    p2_5
  }
  Net: \ADC_SAR_Seq:Net_1851\ {
  }
  Net: \ADC_SAR_Seq:Net_3113\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_3\ {
  }
  Net: \DieTemp:Net_3\ {
  }
  Net: \ADC_SAR_Seq:muxout_plus\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw6
    SARMUX0_sw7
    SARMUX0_sw5
    SARMUX0_sw17
  }
  Net: \ADC_SAR_Seq:muxout_minus\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  SARMUX0_temp                                     -> Net_2166
  p2_6                                             -> Net_55
  p2_7                                             -> Net_765
  p2_5                                             -> Net_766
  sarmux_vplus                                     -> \ADC_SAR_Seq:muxout_plus\
  SARMUX0_sw6                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw7                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw5                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw17                                     -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_SAR_Seq:muxout_minus\
}
Mux Info {
  Mux: \ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_Seq:muxout_plus\
     Guts:  AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_55
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 1 {
      Net:   Net_765
      Outer: SARMUX0_sw7
      Inner: __open__
      Path {
        SARMUX0_sw7
        p2_7
      }
    }
    Arm: 2 {
      Net:   Net_766
      Outer: SARMUX0_sw5
      Inner: __open__
      Path {
        SARMUX0_sw5
        p2_5
      }
    }
    Arm: 3 {
      Net:   Net_2166
      Outer: SARMUX0_sw17
      Inner: __open__
      Path {
        SARMUX0_sw17
        SARMUX0_temp
      }
    }
  }
  Mux: \ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_Seq:muxout_minus\
     Guts:  AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.63
                   Pterms :            7.25
               Macrocells :            3.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 178, final cost is 178 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      12.50 :       7.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LED:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2807 * !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * 
              !\UART_LED:BUART:rx_state_3\ * \UART_LED:BUART:rx_state_2\ * 
              !\UART_LED:BUART:pollcount_1\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * 
              !\UART_LED:BUART:rx_state_3\ * \UART_LED:BUART:rx_state_2\ * 
              !\UART_LED:BUART:pollcount_1\ * !\UART_LED:BUART:pollcount_0\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LED:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LED:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LED:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2807 * !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:pollcount_1\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:pollcount_1\ * 
              !\UART_LED:BUART:pollcount_0\
        );
        Output = \UART_LED:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LED:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2807 * !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * \UART_LED:BUART:rx_last\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_3\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * 
              \UART_LED:BUART:rx_bitclk_enable\ * \UART_LED:BUART:rx_state_2\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_5\
            + !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              \UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\ * !\UART_LED:BUART:rx_count_6\ * 
              !\UART_LED:BUART:rx_count_4\
        );
        Output = \UART_LED:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LED:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * \UART_LED:BUART:rx_state_3\ * 
              \UART_LED:BUART:rx_state_2\
        );
        Output = \UART_LED:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LED:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:tx_ctrl_mark_last\ * 
              !\UART_LED:BUART:rx_state_0\ * !\UART_LED:BUART:rx_state_3\ * 
              !\UART_LED:BUART:rx_state_2\
        );
        Output = \UART_LED:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LED:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LED:BUART:rx_load_fifo\ * \UART_LED:BUART:rx_fifofull\
        );
        Output = \UART_LED:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LED:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LED:Net_9_digital\ ,
        cs_addr_2 => \UART_LED:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LED:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LED:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LED:BUART:rx_postpoll\ ,
        f0_load => \UART_LED:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LED:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LED:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_LED:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LED:Net_9_digital\ ,
        load => \UART_LED:BUART:rx_counter_load\ ,
        count_6 => \UART_LED:BUART:rx_count_6\ ,
        count_5 => \UART_LED:BUART:rx_count_5\ ,
        count_4 => \UART_LED:BUART:rx_count_4\ ,
        count_3 => \UART_LED:BUART:rx_count_3\ ,
        count_2 => \UART_LED:BUART:rx_count_2\ ,
        count_1 => \UART_LED:BUART:rx_count_1\ ,
        count_0 => \UART_LED:BUART:rx_count_0\ ,
        tc => \UART_LED:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LED:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_state_2\ * \UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_counter_dp\ * \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LED:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\
            + !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_state_2\
        );
        Output = \UART_LED:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LED:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * \UART_LED:BUART:pollcount_0\
            + Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * !\UART_LED:BUART:pollcount_0\
        );
        Output = \UART_LED:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LED:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LED:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LED:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * \UART_LED:BUART:pollcount_1\
            + Net_2807 * !\UART_LED:BUART:rx_count_2\ * 
              !\UART_LED:BUART:rx_count_1\ * !\UART_LED:BUART:pollcount_1\ * 
              \UART_LED:BUART:pollcount_0\
            + !\UART_LED:BUART:rx_count_2\ * !\UART_LED:BUART:rx_count_1\ * 
              \UART_LED:BUART:pollcount_1\ * !\UART_LED:BUART:pollcount_0\
        );
        Output = \UART_LED:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LED:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2807 * \UART_LED:BUART:pollcount_0\
            + \UART_LED:BUART:pollcount_1\
        );
        Output = \UART_LED:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LED:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:rx_count_2\ * !\UART_LED:BUART:rx_count_1\ * 
              !\UART_LED:BUART:rx_count_0\
        );
        Output = \UART_LED:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2799, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_275_1 * !Net_275_0 * Net_2807
            + !Net_275_1 * Net_275_0 * !\UART_LED:BUART:txn\
        );
        Output = Net_2799 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LED:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LED:Net_9_digital\ ,
        cs_addr_0 => \UART_LED:BUART:counter_load_not\ ,
        ce0_reg => \UART_LED:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LED:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LED:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LED:Net_9_digital\ ,
        status_5 => \UART_LED:BUART:rx_status_5\ ,
        status_4 => \UART_LED:BUART:rx_status_4\ ,
        status_3 => \UART_LED:BUART:rx_status_3\ ,
        interrupt => Net_2613 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_LED_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \UART_LED_Control:control_7\ ,
        control_6 => \UART_LED_Control:control_6\ ,
        control_5 => \UART_LED_Control:control_5\ ,
        control_4 => \UART_LED_Control:control_4\ ,
        control_3 => \UART_LED_Control:control_3\ ,
        control_2 => \UART_LED_Control:control_2\ ,
        control_1 => Net_275_1 ,
        control_0 => Net_275_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_691, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_691 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_519, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_691 * Net_127
        );
        Output = Net_519 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LED:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2807
        );
        Output = \UART_LED:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LED:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:tx_fifo_notfull\
        );
        Output = \UART_LED:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1983_digital ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1983_digital ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1983_digital ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LED:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LED:BUART:txn\ * \UART_LED:BUART:tx_state_1\ * 
              !\UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:txn\ * \UART_LED:BUART:tx_state_2\
            + !\UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_shift_out\ * !\UART_LED:BUART:tx_state_2\
            + !\UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_state_2\ * !\UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_shift_out\ * !\UART_LED:BUART:tx_state_2\ * 
              !\UART_LED:BUART:tx_counter_dp\ * \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LED:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_counter_dp\ * \UART_LED:BUART:tx_bitclk\
            + \UART_LED:BUART:tx_state_0\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LED:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LED:BUART:tx_fifo_empty\
            + !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              !\UART_LED:BUART:tx_fifo_empty\ * !\UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_1\ * \UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_fifo_empty\ * \UART_LED:BUART:tx_state_2\
            + \UART_LED:BUART:tx_state_0\ * !\UART_LED:BUART:tx_state_2\ * 
              \UART_LED:BUART:tx_bitclk\
        );
        Output = \UART_LED:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LED:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LED:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_state_2\
            + !\UART_LED:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LED:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LED:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LED:BUART:tx_state_1\ * !\UART_LED:BUART:tx_state_0\ * 
              \UART_LED:BUART:tx_bitclk_enable_pre\ * 
              \UART_LED:BUART:tx_fifo_empty\ * \UART_LED:BUART:tx_state_2\
        );
        Output = \UART_LED:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LED:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LED:BUART:rx_fifonotempty\ * 
              \UART_LED:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LED:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LED:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LED:Net_9_digital\ ,
        cs_addr_2 => \UART_LED:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LED:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LED:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LED:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LED:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LED:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LED:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LED:Net_9_digital\ ,
        status_3 => \UART_LED:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LED:BUART:tx_status_2\ ,
        status_1 => \UART_LED:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LED:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM_Enable:control_7\ ,
        control_6 => \PWM_Enable:control_6\ ,
        control_5 => \PWM_Enable:control_5\ ,
        control_4 => \PWM_Enable:control_4\ ,
        control_3 => \PWM_Enable:control_3\ ,
        control_2 => \PWM_Enable:control_2\ ,
        control_1 => \PWM_Enable:control_1\ ,
        control_0 => Net_127 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =AckTimeoutISR
        PORT MAP (
            interrupt => Net_1861 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =WakeupISR
        PORT MAP (
            interrupt => Net_2600 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =CommTimeoutISR
        PORT MAP (
            interrupt => Net_783 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =LED_ISR
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SamplingTimerISR
        PORT MAP (
            interrupt => Net_458 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =UART_LED_ISR
        PORT MAP (
            interrupt => Net_2613 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =UART_Temp_ISR
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = DE_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DE_Out(0)__PA ,
        pad => DE_Out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RE_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RE_Out(0)__PA ,
        pad => RE_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Output(0)__PA ,
        input => Net_519 ,
        pad => PWM_Output(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =UART_Rx
        PORT MAP (
            in_clock_en => tmpOE__LED_TempInput_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_TempInput_net_0 ,
            out_reset => zero ,
            interrupt => Net_2600 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "ea89e7cb-022f-4e1c-8998-de26892036a2"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = UART_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_Rx(0)__PA ,
        fb => Net_2807 ,
        pad => UART_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = UART_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_Tx(0)__PA ,
        input => Net_2799 ,
        pad => UART_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TestPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TestPin(0)__PA ,
        pad => TestPin(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = VoltageSense(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VoltageSense(0)__PA ,
        analog_term => Net_766 ,
        pad => VoltageSense(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_TempInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_TempInput(0)__PA ,
        analog_term => Net_55 ,
        pad => LED_TempInput(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SwitchNodeTempInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SwitchNodeTempInput(0)__PA ,
        analog_term => Net_765 ,
        pad => SwitchNodeTempInput(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_Temperature:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_Temperature:rx(0)\__PA ,
        fb => \UART_Temperature:Net_654\ ,
        pad => \UART_Temperature:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_Temperature:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_Temperature:tx(0)\__PA ,
        input => \UART_Temperature:Net_1062\ ,
        pad => \UART_Temperature:tx(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Output(0)__PA ,
        pad => LED_Output(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RE_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RE_In(0)__PA ,
        pad => RE_In(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DE_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DE_In(0)__PA ,
        pad => DE_In(0)_PAD );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC_SAR_Seq:Net_1845_ff7\ ,
            ff_div_2 => \UART_Temperature:Net_847_ff2\ ,
            ff_div_8 => Net_2005_ff8 ,
            ff_div_9 => Net_749_ff9 ,
            ff_div_10 => Net_2665_ff10 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_11 => Net_448_ff11 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_Temperature:SCB\
        PORT MAP (
            clock => \UART_Temperature:Net_847_ff2\ ,
            interrupt => Net_513 ,
            rx => \UART_Temperature:Net_654\ ,
            tx => \UART_Temperature:Net_1062\ ,
            rts => \UART_Temperature:Net_1053\ ,
            mosi_m => \UART_Temperature:Net_1061\ ,
            select_m_3 => \UART_Temperature:ss_3\ ,
            select_m_2 => \UART_Temperature:ss_2\ ,
            select_m_1 => \UART_Temperature:ss_1\ ,
            select_m_0 => \UART_Temperature:ss_0\ ,
            sclk_m => \UART_Temperature:Net_1059\ ,
            miso_s => \UART_Temperature:Net_1055\ ,
            tx_req => Net_516 ,
            rx_req => Net_515 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\SamplingTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_448_ff11 ,
            capture => zero ,
            count => tmpOE__LED_TempInput_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1668 ,
            tr_overflow => Net_458 ,
            tr_compare_match => Net_1669 ,
            line_out => Net_1670 ,
            line_out_compl => Net_1671 ,
            interrupt => Net_1667 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\TimeoutTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2005_ff8 ,
            capture => zero ,
            count => tmpOE__LED_TempInput_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2001 ,
            tr_overflow => Net_783 ,
            tr_compare_match => Net_2002 ,
            line_out => Net_2003 ,
            line_out_compl => Net_2004 ,
            interrupt => Net_2000 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\AckTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2665_ff10 ,
            capture => zero ,
            count => tmpOE__LED_TempInput_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1868 ,
            tr_overflow => Net_1861 ,
            tr_compare_match => Net_1869 ,
            line_out => Net_1870 ,
            line_out_compl => Net_1871 ,
            interrupt => Net_1867 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\LED_Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_749_ff9 ,
            capture => zero ,
            count => tmpOE__LED_TempInput_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1731 ,
            tr_overflow => Net_744 ,
            tr_compare_match => Net_1732 ,
            line_out => Net_1733 ,
            line_out_compl => Net_1734 ,
            interrupt => Net_1730 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: 
    PSoC4 Die Temp @ F(TEMP,0): 
    p4tempcell: Name =\DieTemp:cy_psoc4_temp\
        PORT MAP (
            temp => Net_2166 ,
            vssa_kelvin => \DieTemp:Net_3\ );
        Properties:
        {
            cy_registers = ""
        }
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_Seq:muxout_plus\ ,
            vminus => \ADC_SAR_Seq:muxout_minus\ ,
            vref => \ADC_SAR_Seq:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq:Net_3225\ ,
            clock => \ADC_SAR_Seq:Net_1845_ff7\ ,
            sample_done => Net_2571 ,
            chan_id_valid => \ADC_SAR_Seq:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq:Net_3110\ ,
            data_11 => \ADC_SAR_Seq:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq:Net_3111_0\ ,
            eos_intr => Net_2572 ,
            irq => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \UART_LED:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_1983_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
WCO group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_SAR_Seq:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_3 => Net_2166 ,
            muxin_plus_2 => Net_766 ,
            muxin_plus_1 => Net_765 ,
            muxin_plus_0 => Net_55 ,
            muxin_minus_3 => \ADC_SAR_Seq:mux_bus_minus_3\ ,
            muxin_minus_2 => \ADC_SAR_Seq:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC_SAR_Seq:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_SAR_Seq:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC_SAR_Seq:Net_1851\ ,
            vout_plus => \ADC_SAR_Seq:muxout_plus\ ,
            vout_minus => \ADC_SAR_Seq:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "0000"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+--------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                DE_Out(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                RE_Out(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |            PWM_Output(0) | In(Net_519)
-----+-----+-------+-----------+------------------+--------------------------+--------------------------------
   1 |   0 |     * | ON_CHANGE |     HI_Z_DIGITAL |               UART_Rx(0) | FB(Net_2807)
     |   1 |     * |      NONE |         CMOS_OUT |               UART_Tx(0) | In(Net_2799)
     |   2 |     * |      NONE |         CMOS_OUT |               TestPin(0) | 
-----+-----+-------+-----------+------------------+--------------------------+--------------------------------
   2 |   5 |     * |      NONE |      HI_Z_ANALOG |          VoltageSense(0) | Analog(Net_766)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         LED_TempInput(0) | Analog(Net_55)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   SwitchNodeTempInput(0) | Analog(Net_765)
-----+-----+-------+-----------+------------------+--------------------------+--------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART_Temperature:rx(0)\ | FB(\UART_Temperature:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART_Temperature:tx(0)\ | In(\UART_Temperature:Net_1062\)
-----+-----+-------+-----------+------------------+--------------------------+--------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |            LED_Output(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                 RE_In(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                 DE_In(0) | 
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.722ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.961ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 81-00022-01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.498ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.936ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.965ms
API generation phase: Elapsed time ==> 1s.700ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.002ms
