--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise f:\pt8613\vhdl\pt8613 (work)\SDHD_module_v2.ise
-intstyle ise -e 3 -l 3 -s 6 -xml digital_pll_sd_dac digital_pll_sd_dac.ncd -o
digital_pll_sd_dac.twr digital_pll_sd_dac.pcf


Design file:              digital_pll_sd_dac.ncd
Physical constraint file: digital_pll_sd_dac.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
data_i<0>   |    1.478(R)|    1.224(R)|clk_i_BUFGP       |   0.000|
data_i<10>  |    3.862(R)|   -1.415(R)|clk_i_BUFGP       |   0.000|
data_i<11>  |    4.145(R)|   -1.824(R)|clk_i_BUFGP       |   0.000|
data_i<12>  |    1.598(R)|    0.321(R)|clk_i_BUFGP       |   0.000|
data_i<13>  |    1.487(R)|    0.230(R)|clk_i_BUFGP       |   0.000|
data_i<14>  |    3.665(R)|   -1.438(R)|clk_i_BUFGP       |   0.000|
data_i<15>  |    3.839(R)|   -1.760(R)|clk_i_BUFGP       |   0.000|
data_i<1>   |    1.520(R)|    0.614(R)|clk_i_BUFGP       |   0.000|
data_i<2>   |    1.529(R)|    0.722(R)|clk_i_BUFGP       |   0.000|
data_i<3>   |    1.480(R)|    0.578(R)|clk_i_BUFGP       |   0.000|
data_i<4>   |    1.470(R)|    0.701(R)|clk_i_BUFGP       |   0.000|
data_i<5>   |    1.205(R)|    0.732(R)|clk_i_BUFGP       |   0.000|
data_i<6>   |    1.378(R)|    0.706(R)|clk_i_BUFGP       |   0.000|
data_i<7>   |    1.039(R)|    0.806(R)|clk_i_BUFGP       |   0.000|
data_i<8>   |    1.382(R)|    0.643(R)|clk_i_BUFGP       |   0.000|
data_i<9>   |    1.164(R)|    0.632(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
enable_o    |    4.626(R)|clk_i_BUFGP       |   0.000|
pdm_o       |    4.713(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    2.934|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Tue Mar 27 08:30:18 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 122 MB
