#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT0_PC0
#define LCD_LCDPort__0__PORT 0u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__INTTYPE CYREG_PICU0_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT0_PC1
#define LCD_LCDPort__1__PORT 0u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__INTTYPE CYREG_PICU0_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT0_PC2
#define LCD_LCDPort__2__PORT 0u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__INTTYPE CYREG_PICU0_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT0_PC3
#define LCD_LCDPort__3__PORT 0u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__INTTYPE CYREG_PICU0_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT0_PC4
#define LCD_LCDPort__4__PORT 0u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__INTTYPE CYREG_PICU0_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT0_PC5
#define LCD_LCDPort__5__PORT 0u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__INTTYPE CYREG_PICU0_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT0_PC6
#define LCD_LCDPort__6__PORT 0u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT0_AG
#define LCD_LCDPort__AMUX CYREG_PRT0_AMUX
#define LCD_LCDPort__BIE CYREG_PRT0_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT0_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT0_BYP
#define LCD_LCDPort__CTL CYREG_PRT0_CTL
#define LCD_LCDPort__DM0 CYREG_PRT0_DM0
#define LCD_LCDPort__DM1 CYREG_PRT0_DM1
#define LCD_LCDPort__DM2 CYREG_PRT0_DM2
#define LCD_LCDPort__DR CYREG_PRT0_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT0_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT0_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 0u
#define LCD_LCDPort__PRT CYREG_PRT0_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT0_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT0_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED__0__MASK 0x08u
#define LED__0__PC CYREG_PRT6_PC3
#define LED__0__PORT 6u
#define LED__0__SHIFT 3
#define LED__AG CYREG_PRT6_AG
#define LED__AMUX CYREG_PRT6_AMUX
#define LED__BIE CYREG_PRT6_BIE
#define LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED__BYP CYREG_PRT6_BYP
#define LED__CTL CYREG_PRT6_CTL
#define LED__DM0 CYREG_PRT6_DM0
#define LED__DM1 CYREG_PRT6_DM1
#define LED__DM2 CYREG_PRT6_DM2
#define LED__DR CYREG_PRT6_DR
#define LED__INP_DIS CYREG_PRT6_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT6_LCD_EN
#define LED__MASK 0x08u
#define LED__PORT 6u
#define LED__PRT CYREG_PRT6_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED__PS CYREG_PRT6_PS
#define LED__SHIFT 3
#define LED__SLW CYREG_PRT6_SLW

/* SPI_BSPIM */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB10_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB10_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB09_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB09_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB09_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB09_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB09_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB09_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST

/* SPI_CLK */
#define SPI_CLK__0__INTTYPE CYREG_PICU5_INTTYPE0
#define SPI_CLK__0__MASK 0x01u
#define SPI_CLK__0__PC CYREG_PRT5_PC0
#define SPI_CLK__0__PORT 5u
#define SPI_CLK__0__SHIFT 0
#define SPI_CLK__AG CYREG_PRT5_AG
#define SPI_CLK__AMUX CYREG_PRT5_AMUX
#define SPI_CLK__BIE CYREG_PRT5_BIE
#define SPI_CLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define SPI_CLK__BYP CYREG_PRT5_BYP
#define SPI_CLK__CTL CYREG_PRT5_CTL
#define SPI_CLK__DM0 CYREG_PRT5_DM0
#define SPI_CLK__DM1 CYREG_PRT5_DM1
#define SPI_CLK__DM2 CYREG_PRT5_DM2
#define SPI_CLK__DR CYREG_PRT5_DR
#define SPI_CLK__INP_DIS CYREG_PRT5_INP_DIS
#define SPI_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SPI_CLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SPI_CLK__LCD_EN CYREG_PRT5_LCD_EN
#define SPI_CLK__MASK 0x01u
#define SPI_CLK__PORT 5u
#define SPI_CLK__PRT CYREG_PRT5_PRT
#define SPI_CLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SPI_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SPI_CLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SPI_CLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SPI_CLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SPI_CLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SPI_CLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SPI_CLK__PS CYREG_PRT5_PS
#define SPI_CLK__SHIFT 0
#define SPI_CLK__SLW CYREG_PRT5_SLW

/* SPI_Clock */
#define SPI_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_Clock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_Clock__INDEX 0x00u
#define SPI_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_Clock__PM_ACT_MSK 0x01u
#define SPI_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_Clock__PM_STBY_MSK 0x01u

/* SPI_CS */
#define SPI_CS__0__INTTYPE CYREG_PICU5_INTTYPE2
#define SPI_CS__0__MASK 0x04u
#define SPI_CS__0__PC CYREG_PRT5_PC2
#define SPI_CS__0__PORT 5u
#define SPI_CS__0__SHIFT 2
#define SPI_CS__AG CYREG_PRT5_AG
#define SPI_CS__AMUX CYREG_PRT5_AMUX
#define SPI_CS__BIE CYREG_PRT5_BIE
#define SPI_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define SPI_CS__BYP CYREG_PRT5_BYP
#define SPI_CS__CTL CYREG_PRT5_CTL
#define SPI_CS__DM0 CYREG_PRT5_DM0
#define SPI_CS__DM1 CYREG_PRT5_DM1
#define SPI_CS__DM2 CYREG_PRT5_DM2
#define SPI_CS__DR CYREG_PRT5_DR
#define SPI_CS__INP_DIS CYREG_PRT5_INP_DIS
#define SPI_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SPI_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SPI_CS__LCD_EN CYREG_PRT5_LCD_EN
#define SPI_CS__MASK 0x04u
#define SPI_CS__PORT 5u
#define SPI_CS__PRT CYREG_PRT5_PRT
#define SPI_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SPI_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SPI_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SPI_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SPI_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SPI_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SPI_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SPI_CS__PS CYREG_PRT5_PS
#define SPI_CS__SHIFT 2
#define SPI_CS__SLW CYREG_PRT5_SLW

/* SPI_MISO */
#define SPI_MISO__0__INTTYPE CYREG_PICU5_INTTYPE4
#define SPI_MISO__0__MASK 0x10u
#define SPI_MISO__0__PC CYREG_PRT5_PC4
#define SPI_MISO__0__PORT 5u
#define SPI_MISO__0__SHIFT 4
#define SPI_MISO__AG CYREG_PRT5_AG
#define SPI_MISO__AMUX CYREG_PRT5_AMUX
#define SPI_MISO__BIE CYREG_PRT5_BIE
#define SPI_MISO__BIT_MASK CYREG_PRT5_BIT_MASK
#define SPI_MISO__BYP CYREG_PRT5_BYP
#define SPI_MISO__CTL CYREG_PRT5_CTL
#define SPI_MISO__DM0 CYREG_PRT5_DM0
#define SPI_MISO__DM1 CYREG_PRT5_DM1
#define SPI_MISO__DM2 CYREG_PRT5_DM2
#define SPI_MISO__DR CYREG_PRT5_DR
#define SPI_MISO__INP_DIS CYREG_PRT5_INP_DIS
#define SPI_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SPI_MISO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SPI_MISO__LCD_EN CYREG_PRT5_LCD_EN
#define SPI_MISO__MASK 0x10u
#define SPI_MISO__PORT 5u
#define SPI_MISO__PRT CYREG_PRT5_PRT
#define SPI_MISO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SPI_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SPI_MISO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SPI_MISO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SPI_MISO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SPI_MISO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SPI_MISO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SPI_MISO__PS CYREG_PRT5_PS
#define SPI_MISO__SHIFT 4
#define SPI_MISO__SLW CYREG_PRT5_SLW

/* SPI_MOSI */
#define SPI_MOSI__0__INTTYPE CYREG_PICU5_INTTYPE6
#define SPI_MOSI__0__MASK 0x40u
#define SPI_MOSI__0__PC CYREG_PRT5_PC6
#define SPI_MOSI__0__PORT 5u
#define SPI_MOSI__0__SHIFT 6
#define SPI_MOSI__AG CYREG_PRT5_AG
#define SPI_MOSI__AMUX CYREG_PRT5_AMUX
#define SPI_MOSI__BIE CYREG_PRT5_BIE
#define SPI_MOSI__BIT_MASK CYREG_PRT5_BIT_MASK
#define SPI_MOSI__BYP CYREG_PRT5_BYP
#define SPI_MOSI__CTL CYREG_PRT5_CTL
#define SPI_MOSI__DM0 CYREG_PRT5_DM0
#define SPI_MOSI__DM1 CYREG_PRT5_DM1
#define SPI_MOSI__DM2 CYREG_PRT5_DM2
#define SPI_MOSI__DR CYREG_PRT5_DR
#define SPI_MOSI__INP_DIS CYREG_PRT5_INP_DIS
#define SPI_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SPI_MOSI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SPI_MOSI__LCD_EN CYREG_PRT5_LCD_EN
#define SPI_MOSI__MASK 0x40u
#define SPI_MOSI__PORT 5u
#define SPI_MOSI__PRT CYREG_PRT5_PRT
#define SPI_MOSI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SPI_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SPI_MOSI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SPI_MOSI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SPI_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SPI_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SPI_MOSI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SPI_MOSI__PS CYREG_PRT5_PS
#define SPI_MOSI__SHIFT 6
#define SPI_MOSI__SLW CYREG_PRT5_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "TestSPIPot"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
