##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for I2C_2_IntClock
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (I2C_2_IntClock:R vs. I2C_2_IntClock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                    | Frequency: 78.75 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 62.50 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_2_IntClock             | Frequency: 26.41 MHz  | Target: 1.60 MHz   | 
Clock: UART_IntClock              | Frequency: 41.65 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1         Clock_1         1e+007           9987302     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       I2C_2_IntClock  41666.7          29977       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       UART_IntClock   41666.7          25668       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_2_IntClock  I2C_2_IntClock  625000           587141      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock   UART_IntClock   3.25e+006        3225993     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase             
--------------------  ------------  ---------------------------  
MotorPwmLeft(0)_PAD   24363         Clock_1:R                    
MotorPwmRight(0)_PAD  23649         Clock_1:R                    
SCL_1(0)_PAD:out      25373         CyBUS_CLK(fixed-function):R  
SCL_2(0)_PAD:out      29396         I2C_2_IntClock:R             
SDA_1(0)_PAD:out      25183         CyBUS_CLK(fixed-function):R  
SDA_2(0)_PAD:out      24206         I2C_2_IntClock:R             
Tx_1(0)_PAD           34718         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 78.75 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987302  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      3695   5985  9987302  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   9335  9987302  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2863  12198  9987302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25668p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell5         2009   2009  25668  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      4938   6947  25668  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  10297  25668  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2231  12529  25668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_2_IntClock
********************************************
Clock: I2C_2_IntClock
Frequency: 26.41 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 587141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31849
-------------------------------------   ----- 
End-of-path arrival time (ps)           31849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1          macrocell18     9279  10529  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q               macrocell18     3350  13879  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell22     8471  22350  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell22     3350  25700  587141  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   6149  31849  587141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 41.65 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3225993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18647
-------------------------------------   ----- 
End-of-path arrival time (ps)           18647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell7    8919  10169  3225993  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  13519  3225993  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5128  18647  3225993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_2_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29977p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell14      2601   2601  29977  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/main_0  macrocell48   5579   8180  29977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25668p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell5         2009   2009  25668  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      4938   6947  25668  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  10297  25668  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2231  12529  25668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (I2C_2_IntClock:R vs. I2C_2_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 587141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31849
-------------------------------------   ----- 
End-of-path arrival time (ps)           31849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1          macrocell18     9279  10529  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q               macrocell18     3350  13879  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell22     8471  22350  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell22     3350  25700  587141  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   6149  31849  587141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3225993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18647
-------------------------------------   ----- 
End-of-path arrival time (ps)           18647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell7    8919  10169  3225993  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  13519  3225993  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5128  18647  3225993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987302  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      3695   5985  9987302  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   9335  9987302  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2863  12198  9987302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25668p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell5         2009   2009  25668  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      4938   6947  25668  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  10297  25668  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2231  12529  25668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell5       2009   2009  25668  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell37   6595   8604  29552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell5       2009   2009  25668  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell40   6595   8604  29552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29977p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell14      2601   2601  29977  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/main_0  macrocell48   5579   8180  29977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30466p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  25668  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell43   5681   7690  30466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30466p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  25668  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell44   5681   7690  30466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 30826p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                       iocell14      2601   2601  29977  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_6  macrocell56   4729   7330  30826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 30978p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell15      2485   2485  30978  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/main_0  macrocell58   4694   7179  30978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_2:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 30978p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell15      2485   2485  30978  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/main_0  macrocell68   4694   7179  30978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31209p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  25668  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell46   4938   6947  31209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31209p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell5       2009   2009  25668  RISE       1
\UART:BUART:rx_last\/main_0  macrocell47   4938   6947  31209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 587141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31849
-------------------------------------   ----- 
End-of-path arrival time (ps)           31849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1          macrocell18     9279  10529  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q               macrocell18     3350  13879  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell22     8471  22350  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell22     3350  25700  587141  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   6149  31849  587141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 592868p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28002
-------------------------------------   ----- 
End-of-path arrival time (ps)           28002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q                 macrocell50     1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1            macrocell18     9279  10529  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q                 macrocell18     3350  13879  587141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell19     8471  22350  592868  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell19     3350  25700  592868  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell6   2302  28002  592868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23849
-------------------------------------   ----- 
End-of-path arrival time (ps)           23849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q               macrocell49     1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell21    12056  13306  595141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21     3350  16656  595141  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell5   7193  23849  595141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 595429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26061
-------------------------------------   ----- 
End-of-path arrival time (ps)           26061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q               macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell21  12056  13306  595141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21   3350  16656  595141  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_1           macrocell54   9405  26061  595429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 596338p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25152
-------------------------------------   ----- 
End-of-path arrival time (ps)           25152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q               macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell21  12056  13306  595141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21   3350  16656  595141  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_1           macrocell57   8496  25152  596338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 596338p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25152
-------------------------------------   ----- 
End-of-path arrival time (ps)           25152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q               macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell21  12056  13306  595141  RISE       1
\I2C_2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell21   3350  16656  595141  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/main_0       macrocell64   8496  25152  596338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:Net_643_3\/main_8
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 598560p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22930
-------------------------------------   ----- 
End-of-path arrival time (ps)           22930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1  macrocell18   9279  10529  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q       macrocell18   3350  13879  587141  RISE       1
\I2C_2:Net_643_3\/main_8           macrocell69   9050  22930  598560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 598691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22799
-------------------------------------   ----- 
End-of-path arrival time (ps)           22799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q               macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_0_split\/main_9  macrocell45  13764  15014  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_0_split\/q       macrocell45   3350  18364  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_8        macrocell53   4435  22799  598691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 599140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22350
-------------------------------------   ----- 
End-of-path arrival time (ps)           22350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q            macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/main_1       macrocell18   9279  10529  587141  RISE       1
\I2C_2:bI2C_UDB:cnt_reset\/q            macrocell18   3350  13879  587141  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell63   8471  22350  599140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 600235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21255
-------------------------------------   ----- 
End-of-path arrival time (ps)           21255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q         macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:m_state_4_split\/main_10  macrocell1   13751  15001  600235  RISE       1
\I2C_2:bI2C_UDB:m_state_4_split\/q        macrocell1    3350  18351  600235  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_6         macrocell49   2904  21255  600235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 600775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20715
-------------------------------------   ----- 
End-of-path arrival time (ps)           20715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q               macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_2_split\/main_9  macrocell65  13205  14455  600775  RISE       1
\I2C_2:bI2C_UDB:m_state_2_split\/q       macrocell65   3350  17805  600775  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_5        macrocell51   2910  20715  600775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 601355p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19515
-------------------------------------   ----- 
End-of-path arrival time (ps)           19515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q                 macrocell49     1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_0\/main_1     macrocell20    12622  13872  601355  RISE       1
\I2C_2:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell20     3350  17222  601355  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell6   2293  19515  601355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 605591p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15899
-------------------------------------   ----- 
End-of-path arrival time (ps)           15899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q            macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_5  macrocell67  14649  15899  605591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q       macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell66  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 606491p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14999
-------------------------------------   ----- 
End-of-path arrival time (ps)           14999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_6  macrocell52  13749  14999  606491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:sda_x_wire\/main_4
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 607305p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q  macrocell50   1250   1250  587141  RISE       1
\I2C_2:sda_x_wire\/main_4     macrocell70  12935  14185  607305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_2:bI2C_UDB:StsReg\/clock
Path slack     : 607671p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16829
-------------------------------------   ----- 
End-of-path arrival time (ps)           16829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last_reg\/q  macrocell61    1250   1250  607671  RISE       1
\I2C_2:bI2C_UDB:status_5\/main_3    macrocell16    6387   7637  607671  RISE       1
\I2C_2:bI2C_UDB:status_5\/q         macrocell16    3350  10987  607671  RISE       1
\I2C_2:bI2C_UDB:StsReg\/status_5    statusicell4   5842  16829  607671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:StsReg\/clock                              statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:Net_643_3\/main_4
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 607788p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13702
-------------------------------------   ----- 
End-of-path arrival time (ps)           13702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q  macrocell52   1250   1250  588377  RISE       1
\I2C_2:Net_643_3\/main_4      macrocell69  12452  13702  607788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608184p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13306
-------------------------------------   ----- 
End-of-path arrival time (ps)           13306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_4  macrocell50  12056  13306  608184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608348p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_7  macrocell50  11892  13142  608348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:Net_643_3\/main_1
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 608594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12896
-------------------------------------   ----- 
End-of-path arrival time (ps)           12896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q  macrocell49   1250   1250  589480  RISE       1
\I2C_2:Net_643_3\/main_1      macrocell69  11646  12896  608594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608629p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_2  macrocell52  11611  12861  608629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608896p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_4  macrocell53  11344  12594  608896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 608896p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_4  macrocell56  11344  12594  608896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 609298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12192
-------------------------------------   ----- 
End-of-path arrival time (ps)           12192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q              macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell66  10942  12192  609298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_7  macrocell52  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 609349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12141
-------------------------------------   ----- 
End-of-path arrival time (ps)           12141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_3  macrocell49  10891  12141  609349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:sda_x_wire\/main_6
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 609349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12141
-------------------------------------   ----- 
End-of-path arrival time (ps)           12141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q  macrocell52   1250   1250  588377  RISE       1
\I2C_2:sda_x_wire\/main_6     macrocell70  10891  12141  609349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609816p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  596774  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_3             macrocell50     8094  11674  609816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 609823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11667
-------------------------------------   ----- 
End-of-path arrival time (ps)           11667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_5  macrocell57  10417  11667  609823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610042p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_6  macrocell50  10198  11448  610042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 610373p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_6  macrocell57   9867  11117  610373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 610373p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q            macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/main_1  macrocell64   9867  11117  610373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:Net_643_3\/main_3
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 610457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11033
-------------------------------------   ----- 
End-of-path arrival time (ps)           11033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q  macrocell51   1250   1250  591192  RISE       1
\I2C_2:Net_643_3\/main_3      macrocell69   9783  11033  610457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:Net_643_3\/q
Path End       : \I2C_2:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 610609p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:Net_643_3\/q                 macrocell69   1250   1250  589077  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/main_1  macrocell68   9631  10881  610609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 610650p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10840
-------------------------------------   ----- 
End-of-path arrival time (ps)           10840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q              macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell63   9590  10840  610650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_1  macrocell53   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_1  macrocell56   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 610961p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_1  macrocell51   9279  10529  610961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 610974p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_3  macrocell54   9266  10516  610974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 610974p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_2  macrocell55   9266  10516  610974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  596774  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_0             macrocell52     6810  10390  611100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:Net_643_3\/main_6
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 611205p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10285
-------------------------------------   ----- 
End-of-path arrival time (ps)           10285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q  macrocell71   1250   1250  598691  RISE       1
\I2C_2:Net_643_3\/main_6    macrocell69   9035  10285  611205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_7  macrocell54   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_6  macrocell55   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_5  macrocell49   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:sda_x_wire\/main_8
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q  macrocell71   1250   1250  598691  RISE       1
\I2C_2:sda_x_wire\/main_8   macrocell70   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_4  macrocell51   8860  10110  611380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611666p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9824
-------------------------------------   ---- 
End-of-path arrival time (ps)           9824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_5  macrocell52   8574   9824  611666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:Net_643_3\/main_5
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q  macrocell53   1250   1250  589144  RISE       1
\I2C_2:Net_643_3\/main_5      macrocell69   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611738p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_8  macrocell50   8502   9752  611738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 611801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_2  macrocell57   8439   9689  611801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_2:sda_x_wire\/main_9
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 612025p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:lost_arb_reg\/q  macrocell64   1250   1250  605137  RISE       1
\I2C_2:sda_x_wire\/main_9        macrocell70   8215   9465  612025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 612049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_3  macrocell57   8191   9441  612049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_9  macrocell50   8161   9411  612079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  596774  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_0             macrocell53     5597   9177  612313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612417p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_4  macrocell49   7823   9073  612417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:sda_x_wire\/main_7
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 612417p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q  macrocell53   1250   1250  589144  RISE       1
\I2C_2:sda_x_wire\/main_7     macrocell70   7823   9073  612417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 612728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_2  macrocell54   7512   8762  612728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 612728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_1  macrocell55   7512   8762  612728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_1  macrocell52   7465   8715  612775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612792p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:lost_arb_reg\/q     macrocell64   1250   1250  605137  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_11  macrocell50   7448   8698  612792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612873p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_7  macrocell53   7367   8617  612873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 612873p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_8   macrocell56   7367   8617  612873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_2  macrocell53   7281   8531  612959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 612959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_2  macrocell56   7281   8531  612959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_3  macrocell51   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613193p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_3  macrocell52   7047   8297  613193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613300p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_0  macrocell51   6940   8190  613300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613396p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_3  macrocell53   6844   8094  613396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 613396p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_3  macrocell56   6844   8094  613396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 613408p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8082
-------------------------------------   ---- 
End-of-path arrival time (ps)           8082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_5  macrocell54   6832   8082  613408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 613408p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8082
-------------------------------------   ---- 
End-of-path arrival time (ps)           8082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_4  macrocell55   6832   8082  613408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 613423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_6  macrocell54   6817   8067  613423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 613423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_5  macrocell55   6817   8067  613423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  589480  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_1  macrocell49   6532   7782  613708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_4\/q
Path End       : \I2C_2:sda_x_wire\/main_3
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 613708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_4\/q  macrocell49   1250   1250  589480  RISE       1
\I2C_2:sda_x_wire\/main_3     macrocell70   6532   7782  613708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last_reg\/q        macrocell61   1250   1250  607671  RISE       1
\I2C_2:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell62   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last_reg\/q    macrocell61   1250   1250  607671  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_3  macrocell67   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613887p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_reg\/q         macrocell58   1250   1250  592140  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_0  macrocell67   6353   7603  613887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613912p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7578
-------------------------------------   ---- 
End-of-path arrival time (ps)           7578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell2   1210   1210  606273  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_1           macrocell50    6368   7578  613912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613981p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  608099  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_2           macrocell50    6299   7509  613981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614120p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell2   1210   1210  606570  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_0           macrocell50    6160   7370  614120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_5  macrocell53   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_0\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  589144  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_5  macrocell56   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 614323p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_4  macrocell57   5917   7167  614323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 614998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_last_reg\/q        macrocell59   1250   1250  593250  RISE       1
\I2C_2:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell60   5242   6492  614998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 614998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_last_reg\/q    macrocell59   1250   1250  593250  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_1  macrocell67   5242   6492  614998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615012p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/main_2  macrocell51   5228   6478  615012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 615268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_4  macrocell54   4972   6222  615268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 615268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_3  macrocell55   4972   6222  615268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  591192  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_2  macrocell49   4957   6207  615283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_2\/q
Path End       : \I2C_2:sda_x_wire\/main_5
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 615283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_2\/q  macrocell51   1250   1250  591192  RISE       1
\I2C_2:sda_x_wire\/main_5     macrocell70   4957   6207  615283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/main_6  macrocell53   4943   6193  615297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_reset\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 615297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  598691  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_7  macrocell56   4943   6193  615297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_2:sda_x_wire\/main_2
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 615323p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Shifter:u0\/so_comb  datapathcell5   2520   2520  615323  RISE       1
\I2C_2:sda_x_wire\/main_2            macrocell70     3647   6167  615323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  587141  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_5  macrocell50   4551   5801  615689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 615857p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_reg\/q         macrocell48     1250   1250  615857  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/route_si  datapathcell5   4393   5643  615857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615946p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q   macrocell63   1250   1250  587560  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/main_10  macrocell50   4294   5544  615946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_reg\/q            macrocell58   1250   1250  592140  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/main_0  macrocell59   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_2:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 616134p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:lost_arb_reg\/q       macrocell64   1250   1250  605137  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/main_2  macrocell64   4106   5356  616134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_2:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 616401p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_reg\/q            macrocell48   1250   1250  615857  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/main_0  macrocell61   3839   5089  616401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_3\/q
Path End       : \I2C_2:Net_643_3\/main_2
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 616508p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_3\/q  macrocell50   1250   1250  587141  RISE       1
\I2C_2:Net_643_3\/main_2      macrocell69   3732   4982  616508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_2:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  606996  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/main_0           macrocell49    3656   4866  616624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_2:sda_x_wire\/main_1
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 616624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  606996  RISE       1
\I2C_2:sda_x_wire\/main_1                   macrocell70    3656   4866  616624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_2:Net_643_3\/main_7
Capture Clock  : \I2C_2:Net_643_3\/clock_0
Path slack     : 616660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  587560  RISE       1
\I2C_2:Net_643_3\/main_7           macrocell69   3580   4830  616660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:sda_x_wire\/q
Path End       : \I2C_2:sda_x_wire\/main_0
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 616737p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:sda_x_wire\/q       macrocell70   1250   1250  616737  RISE       1
\I2C_2:sda_x_wire\/main_0  macrocell70   3503   4753  616737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:m_state_1\/q
Path End       : \I2C_2:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  588377  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/main_4  macrocell52   3387   4637  616853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616902p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell6   2290   2290  604903  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell63     2298   4588  616902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_3\/q
Path End       : \I2C_2:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_3\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_3\/q       macrocell54   1250   1250  617045  RISE       1
\I2C_2:bI2C_UDB:status_3\/main_0  macrocell54   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_2:sda_x_wire\/main_10
Capture Clock  : \I2C_2:sda_x_wire\/clock_0
Path slack     : 617333p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:clkgen_tc2_reg\/q  macrocell66   1250   1250  617333  RISE       1
\I2C_2:sda_x_wire\/main_10         macrocell70   2907   4157  617333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:m_reset\/clock_0
Path slack     : 617365p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell2   1210   1210  617365  RISE       1
\I2C_2:bI2C_UDB:m_reset\/main_0             macrocell71    2915   4125  617365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_2\/q
Path End       : \I2C_2:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_2\/clock_0
Path slack     : 617932p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_2\/q       macrocell55   1250   1250  617932  RISE       1
\I2C_2:bI2C_UDB:status_2\/main_0  macrocell55   2308   3558  617932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_0\/q
Path End       : \I2C_2:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_0\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_0\/q       macrocell57   1250   1250  617940  RISE       1
\I2C_2:bI2C_UDB:status_0\/main_0  macrocell57   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:sda_in_last2_reg\/q   macrocell62   1250   1250  611758  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_4  macrocell67   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:scl_in_last2_reg\/q   macrocell60   1250   1250  611761  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_2  macrocell67   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:status_1\/q
Path End       : \I2C_2:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_2:bI2C_UDB:status_1\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:status_1\/q       macrocell56   1250   1250  617945  RISE       1
\I2C_2:bI2C_UDB:status_1\/main_0  macrocell56   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_2:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_2:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_2_IntClock:R#1 vs. I2C_2_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_2:bI2C_UDB:bus_busy_reg\/q       macrocell67   1250   1250  617947  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/main_6  macrocell67   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_2:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3225993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18647
-------------------------------------   ----- 
End-of-path arrival time (ps)           18647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell7    8919  10169  3225993  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  13519  3225993  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5128  18647  3225993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell33     1250   1250  3232507  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell4      4410   5660  3232507  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   9010  3232507  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11303  3232507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 3233450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16050
-------------------------------------   ----- 
End-of-path arrival time (ps)           16050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3233450  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell5      3632   7212  3233450  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell5      3350  10562  3233450  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    5488  16050  3233450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 3235925p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13575
-------------------------------------   ----- 
End-of-path arrival time (ps)           13575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3235925  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell9      4314   7894  3235925  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell9      3350  11244  3235925  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell3    2331  13575  3235925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell37     1250   1250  3229313  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   6259   7509  3236481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237120p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell41     1250   1250  3237120  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   5620   6870  3237120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3237287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3230244  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell37   7953   9203  3237287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3237287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3230244  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell39   7953   9203  3237287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3237287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3230244  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell40   7953   9203  3237287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell36     1250   1250  3230244  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   5192   6442  3237548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3237762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell46   7478   8728  3237762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell33     1250   1250  3232507  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4959   6209  3237781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3237875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3230244  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell38   7365   8615  3237875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell36   1250   1250  3230244  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell42   7365   8615  3237875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3238683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3238683  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell37   5867   7807  3238683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3238683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3238683  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell39   5867   7807  3238683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3238683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3238683  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell40   5867   7807  3238683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3238778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell47   1250   1250  3238778  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell40   6462   7712  3238778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3238981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell37   1250   1250  3229313  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell46   6259   7509  3238981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3239090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3237120  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell46   6150   7400  3239090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3239243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell37   5997   7247  3239243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3239243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell39   5997   7247  3239243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3239243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell40   5997   7247  3239243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3239278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3233450  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell33     3632   7212  3239278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3234083  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4465   4655  3239335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3239345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3234982  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell37   5895   7145  3239345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3239428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell39   1250   1250  3229638  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell46   5812   7062  3239428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell32     1250   1250  3233694  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3264   4514  3239476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3239826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  3239826  RISE       1
\UART:BUART:txn\/main_3                macrocell31     2294   6664  3239826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3240058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  3230244  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell46   5182   6432  3240058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3240099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3238683  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell38   4451   6391  3240099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3240118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3234982  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell43   5122   6372  3240118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 3240118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3234982  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell44   5122   6372  3240118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3240524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell44   1250   1250  3234982  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell46   4716   5966  3240524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3240830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell33   1250   1250  3232507  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell32   4410   5660  3240830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3240830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell33   1250   1250  3232507  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell34   4410   5660  3240830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3241255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell33   1250   1250  3232507  RISE       1
\UART:BUART:txn\/main_2    macrocell31   3985   5235  3241255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell38   3757   5007  3241483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell40   1250   1250  3225993  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell42   3757   5007  3241483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3241626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241626  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell43   2924   4864  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 3241626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241626  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell44   2924   4864  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3241628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241628  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell43   2922   4862  3241628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 3241628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241628  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell44   2922   4862  3241628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241626  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell41   2891   4831  3241659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241628  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell41   2888   4828  3241662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241667  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell41   2883   4823  3241667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241755  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell38   2795   4735  3241755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241755  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell37   2782   4722  3241768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3241768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241755  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell39   2782   4722  3241768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3241768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241755  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell40   2782   4722  3241768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3241803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell33   1250   1250  3232507  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell33   3437   4687  3241803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3241803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell33   1250   1250  3232507  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell35   3437   4687  3241803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241904  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell38   2646   4586  3241904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3241918p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241904  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell37   2632   4572  3241918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3241918p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241904  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell39   2632   4572  3241918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3241918p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241904  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell40   2632   4572  3241918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3241978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell32   1250   1250  3233694  RISE       1
\UART:BUART:txn\/main_1    macrocell31   3262   4512  3241978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell38     1250   1250  3239659  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3630   4880  3241990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell32   1250   1250  3233694  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell33   3224   4474  3242016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell32   1250   1250  3233694  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell35   3224   4474  3242016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell32   1250   1250  3233694  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell32   3223   4473  3242017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell32   1250   1250  3233694  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell34   3223   4473  3242017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell43   1250   1250  3236510  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell37   3219   4469  3242021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 3242051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell43   1250   1250  3236510  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell46   3189   4439  3242051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell41   1250   1250  3237120  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell38   3114   4364  3242126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3237120  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell37   3101   4351  3242139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3237120  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell39   3101   4351  3242139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  3237120  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell40   3101   4351  3242139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell35   1250   1250  3242144  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell32   3096   4346  3242144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell35   1250   1250  3242144  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell34   3096   4346  3242144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell35   1250   1250  3242144  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell33   3088   4338  3242152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell34   1250   1250  3233843  RISE       1
\UART:BUART:txn\/main_4    macrocell31   3076   4326  3242164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell34   1250   1250  3233843  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell32   3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell34   1250   1250  3233843  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell34   3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell35   1250   1250  3242144  RISE       1
\UART:BUART:txn\/main_6   macrocell31   2946   4196  3242294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell34   1250   1250  3233843  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell33   2938   4188  3242302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell34   1250   1250  3233843  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell35   2938   4188  3242302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 3242383p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell46    1250   1250  3242383  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell3   5867   7117  3242383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3234083  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell32     3894   4084  3242406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3234083  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell34     3894   4084  3242406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell37   1250   1250  3229313  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell38   2801   4051  3242439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell37   1250   1250  3229313  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell42   2801   4051  3242439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell39   1250   1250  3229638  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell38   2801   4051  3242439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell39   1250   1250  3229638  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell42   2801   4051  3242439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell37   1250   1250  3229313  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell37   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell37   1250   1250  3229313  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell39   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell37   1250   1250  3229313  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell40   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell39   1250   1250  3229638  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell37   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell39   1250   1250  3229638  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell39   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell39   1250   1250  3229638  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell40   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3234083  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell33     3502   3692  3242798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3234083  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell35     3502   3692  3242798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 3242937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell43   1250   1250  3236510  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell43   2303   3553  3242937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell31   1250   1250  3242941  RISE       1
\UART:BUART:txn\/main_0  macrocell31   2299   3549  3242941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3243511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243511  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell32     2789   2979  3243511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3243511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243511  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell34     2789   2979  3243511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3243513p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2977
-------------------------------------   ---- 
End-of-path arrival time (ps)           2977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243511  RISE       1
\UART:BUART:txn\/main_5                      macrocell31     2787   2977  3243513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987302  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      3695   5985  9987302  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   9335  9987302  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2863  12198  9987302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987383p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6557
-------------------------------------   ---- 
End-of-path arrival time (ps)           6557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9987302  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4267   6557  9987383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987904p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell24     1250   1250  9987817  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4786   6036  9987904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990910p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990910  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell25     3070   5580  9990910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9990910p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990910  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell27     3070   5580  9990910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_142/main_1
Capture Clock  : Net_142/clock_0
Path slack     : 9990913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990910  RISE       1
Net_142/main_1                      macrocell29     3067   5577  9990913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_142/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_142/main_0
Capture Clock  : Net_142/clock_0
Path slack     : 9992688p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  9987817  RISE       1
Net_142/main_0                 macrocell29   2552   3802  9992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_142/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_167/main_0
Capture Clock  : Net_167/clock_0
Path slack     : 9992688p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  9987817  RISE       1
Net_167/main_0                 macrocell30   2552   3802  9992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare2\/q
Path End       : \PWM:PWMUDB:status_1\/main_0
Capture Clock  : \PWM:PWMUDB:status_1\/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare2\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare2\/q   macrocell26   1250   1250  9992943  RISE       1
\PWM:PWMUDB:status_1\/main_0  macrocell28   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9992996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell25   1250   1250  9992996  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell27   2244   3494  9992996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993028p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3462
-------------------------------------   ---- 
End-of-path arrival time (ps)           3462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9993028  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell24    2252   3462  9993028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_1\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994641p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_1\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_1\/q               macrocell28    1250   1250  9994641  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   3609   4859  9994641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell27    1250   1250  9995987  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2263   3513  9995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

