<stg><name>reduce_accum4_ii_is_3_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %accum_load33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_load33"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %accum_load_937 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_load_937"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %accum_load_1041 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_load_1041"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %accum_load_1145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_load_1145"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %accum_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_0_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %accum_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_1_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %accum_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_2_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %accum_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_3_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i3 0, i3 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i3 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop:2 %exitcond24 = icmp_eq  i3 %p_load, i3 4

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop:4 %empty_14 = add i3 %p_load, i3 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond24, void %memset.loop.split, void %split.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="3">
<![CDATA[
memset.loop.split:0 %empty_15 = trunc i3 %p_load

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
memset.loop.split:1 %switch_ln0 = switch i2 %empty_15, void %branch7, i2 0, void %memset.loop.split.memset.loop.split29_crit_edge, i2 1, void %memset.loop.split.memset.loop.split29_crit_edge1, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln0 = store i32 0, i32 %accum_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:1 %store_ln0 = store i32 0, i32 %accum_load_1041

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge1:0 %store_ln0 = store i32 0, i32 %accum_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge1:1 %store_ln0 = store i32 0, i32 %accum_load_937

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge1:2 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge:0 %store_ln0 = store i32 0, i32 %accum_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge:1 %store_ln0 = store i32 0, i32 %accum_load33

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge:2 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln0 = store i32 0, i32 %accum_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:1 %store_ln0 = store i32 0, i32 %accum_load_1145

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
<literal name="empty_15" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split29:0 %store_ln0 = store i3 %empty_14, i3 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split29:1 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:0 %accum_load = load i32 %accum_load33

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:1 %accum_load_8 = load i32 %accum_load_937

]]></Node>
<StgValue><ssdm name="accum_load_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:2 %accum_load_9 = load i32 %accum_load_1041

]]></Node>
<StgValue><ssdm name="accum_load_9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:3 %accum_load_10 = load i32 %accum_load_1145

]]></Node>
<StgValue><ssdm name="accum_load_10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:4 %accum_0_0_load = load i32 %accum_0_0

]]></Node>
<StgValue><ssdm name="accum_0_0_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:5 %accum_1_0_load = load i32 %accum_1_0

]]></Node>
<StgValue><ssdm name="accum_1_0_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:6 %accum_2_0_load = load i32 %accum_2_0

]]></Node>
<StgValue><ssdm name="accum_2_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:7 %accum_3_0_load = load i32 %accum_3_0

]]></Node>
<StgValue><ssdm name="accum_3_0_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_3_0_out, i32 %accum_3_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_2_0_out, i32 %accum_2_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_0_out, i32 %accum_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_0_out, i32 %accum_0_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load_1145_out, i32 %accum_load_10

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load_1041_out, i32 %accum_load_9

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load_937_out, i32 %accum_load_8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load33_out, i32 %accum_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
split.preheader.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
