;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @3, 0
	MOV -1, <-26
	MOV -997, <-120
	SUB 403, -20
	MOV @121, 106
	SUB @0, @2
	SUB @12, @10
	SUB @-127, 100
	MOV -1, <-26
	ADD 3, 20
	SUB @903, 0
	DAT #210, #60
	DAT #210, #60
	SUB 403, -20
	CMP -307, <-120
	ADD 10, 20
	DAT #210, #60
	ADD 10, 20
	ADD 10, 20
	DAT #210, #69
	DAT #210, #69
	SPL 0, <402
	ADD 3, 20
	DJN -1, @-20
	SUB @124, 146
	SUB @121, 103
	SUB @124, 146
	DJN -1, @-20
	SUB @3, 0
	ADD #270, <1
	JMP @12, #265
	JMP @12, #265
	SUB @3, 0
	ADD 240, 460
	MOV 370, 90
	ADD #270, <1
	SLT @121, 106
	SUB @3, 0
	SUB 0, @25
	SPL 0, <402
	SPL 0, <402
	JMP @12, #266
	SPL -100, -690
	MOV -4, <-20
	JMN @12, #200
	SUB @12, @10
	DJN -1, @-20
