INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_bhv/FDIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_bhv_real/fdiv_bhv_real.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
