5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd wait1.vcd -o wait1.cdd -v wait1.v
3 0 $root $root NA 0 0
3 0 main main wait1.v 1 24
2 1 6 c000f 1 0 20004 0 0 1 4 0
2 2 6 80008 0 1 400 0 0 b
2 3 6 8000f 1 37 1006 1 2
2 4 7 c000f 1 0 20008 0 0 1 4 1
2 5 7 70007 1 1 4 0 0 a
2 6 7 7000f 2 11 20084 4 5 1 2 102
2 7 7 10011 2 59 20002 6 0 1 2 2
2 8 8 c000f 0 0 20010 0 0 1 4 1
2 9 8 80008 0 1 400 0 0 b
2 10 8 8000f 0 37 22 8 9
2 11 12 50008 1 0 20004 0 0 1 4 0
2 12 12 10001 0 1 400 0 0 a
2 13 12 10008 1 37 1006 11 12
1 a 3 830004 1 0 0 0 1 1 2
1 b 3 830007 1 0 0 0 1 1 2
4 10 0 0
4 7 10 0
4 3 7 7
4 13 0 0
