Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul 27 12:13:20 2018
| Host         : travis-job-stefanor-hdmi2usb-litex-408903556.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.168       -0.957                      8                12607        0.024        0.000                      0                12603        0.264        0.000                       0                  4201  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           2.806        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   30.678        0.000                      0                  443        0.086        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   29.312        0.000                      0                  223        0.124        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                      -0.168       -0.957                      8                11924        0.024        0.000                      0                11924        3.750        0.000                       0                  3846  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.667        0.000                      0                    1                                                                        
                   eth_rx_clk               2.440        0.000                      0                    1                                                                        
                   eth_tx_clk               2.438        0.000                      0                    1                                                                        
                   sys_clk                  2.388        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.633%)  route 0.995ns (70.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.995     7.624    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.633%)  route 0.995ns (70.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.995     7.624    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.633%)  route 0.995ns (70.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.995     7.624    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.633%)  route 0.995ns (70.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.995     7.624    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.278%)  route 1.411ns (68.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.132    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.256    netsoc_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.077    11.228    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.309%)  route 1.409ns (68.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409     8.130    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.254 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.254    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.081    11.232    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.666ns (32.073%)  route 1.411ns (67.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.132    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.148     8.280 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.280    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.668ns (32.169%)  route 1.409ns (67.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409     8.130    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.150     8.280 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.280    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.245 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.245    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.242 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  netsoc_ic_reset_reg/Q
                         net (fo=2, routed)           0.208     2.207    netsoc_ic_reset
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.252 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.252    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.949    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.966%)  route 0.384ns (61.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.384     2.390    netsoc_reset_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.097     2.487 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.487    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.128ns (21.995%)  route 0.454ns (78.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.454     2.444    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.128ns (21.995%)  route 0.454ns (78.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.454     2.444    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.618    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.678ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.306ns (14.315%)  route 7.817ns (85.685%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X15Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.568     3.590    ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.742 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.770     5.512    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.326     5.838 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.734     6.572    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.696 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.778     7.474    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.915     8.513    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.637 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.053    10.690    ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y26         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X47Y26         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)       -0.040    41.368    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 30.678    

Slack (MET) :             30.843ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 1.306ns (14.610%)  route 7.633ns (85.390%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X15Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.568     3.590    ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.742 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.770     5.512    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.326     5.838 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.734     6.572    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.696 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.778     7.474    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.915     8.513    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.637 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.868    10.505    ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X47Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.441    
                         clock uncertainty           -0.035    41.406    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)       -0.058    41.348    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.348    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 30.843    

Slack (MET) :             31.366ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 1.306ns (15.463%)  route 7.140ns (84.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X15Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.568     3.590    ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.742 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.770     5.512    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.326     5.838 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.734     6.572    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.696 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.778     7.474    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.915     8.513    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.637 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.375    10.012    ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y26         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X46Y26         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)       -0.030    41.378    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 31.366    

Slack (MET) :             31.380ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 1.306ns (15.487%)  route 7.127ns (84.513%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X15Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.568     3.590    ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.742 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.770     5.512    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.326     5.838 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.734     6.572    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.696 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.778     7.474    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.915     8.513    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.637 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.362     9.999    ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y27         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X46Y27         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)       -0.030    41.379    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                 31.380    

Slack (MET) :             31.680ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 1.430ns (17.441%)  route 6.769ns (82.559%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X15Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.568     3.590    ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.742 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.770     5.512    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.326     5.838 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.734     6.572    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.696 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.778     7.474    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.915     8.513    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.637 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.004     9.641    ethmac_crc32_checker_source_source_payload_error
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.765    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X36Y34         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)        0.031    41.445    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 31.680    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.690ns (21.376%)  route 6.216ns (78.624%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X40Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.971     2.938    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.237 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.596     3.833    storage_12_reg_i_9_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.568     5.525    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.681     6.330    p_264_in
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.528     6.982    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.106 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.874     7.980    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X15Y35         LUT3 (Prop_lut3_I2_O)        0.150     8.130 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.999     9.128    ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.326     9.454 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.454    ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X29Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X29Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.452    
                         clock uncertainty           -0.035    41.417    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.031    41.448    ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.214ns (16.805%)  route 6.010ns (83.195%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X40Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.971     2.938    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.237 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.596     3.833    storage_12_reg_i_9_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.568     5.525    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.681     6.330    p_264_in
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.860     7.314    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.438 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.334     8.773    ethmac_crc32_checker_crc_ce
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X15Y37         FDSE (Setup_fdse_C_CE)      -0.205    41.216    ethmac_crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 32.443    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.214ns (16.805%)  route 6.010ns (83.195%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X40Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.971     2.938    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.237 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.596     3.833    storage_12_reg_i_9_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.568     5.525    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.681     6.330    p_264_in
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.860     7.314    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.438 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.334     8.773    ethmac_crc32_checker_crc_ce
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[1]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X15Y37         FDSE (Setup_fdse_C_CE)      -0.205    41.216    ethmac_crc32_checker_crc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 32.443    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.214ns (16.805%)  route 6.010ns (83.195%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X40Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.971     2.938    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.237 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.596     3.833    storage_12_reg_i_9_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.568     5.525    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.681     6.330    p_264_in
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.860     7.314    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.438 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.334     8.773    ethmac_crc32_checker_crc_ce
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[3]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X15Y37         FDSE (Setup_fdse_C_CE)      -0.205    41.216    ethmac_crc32_checker_crc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 32.443    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.214ns (16.805%)  route 6.010ns (83.195%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X40Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.971     2.938    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.237 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.596     3.833    storage_12_reg_i_9_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.568     5.525    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.681     6.330    p_264_in
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.860     7.314    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.438 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.334     8.773    ethmac_crc32_checker_crc_ce
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X15Y37         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X15Y37         FDSE (Setup_fdse_C_CE)      -0.205    41.216    ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 32.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.519%)  route 0.257ns (63.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.554     0.554    eth_rx_clk
    SLICE_X46Y26         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.148     0.702 r  ethmac_rx_converter_converter_source_payload_data_reg[19]/Q
                         net (fo=1, routed)           0.257     0.959    ethmac_rx_converter_converter_source_payload_data[19]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_12_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.865     0.865    eth_rx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.631    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     0.873    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y35         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.269     0.970    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y36         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X34Y36         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.884    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.039%)  route 0.273ns (65.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y36         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.273     0.974    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y39  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y39  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X15Y37  ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y38  ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y36  ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X29Y37  ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y36  ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y37  ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X14Y37  ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y36  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y36  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y35  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 2.066ns (20.451%)  route 8.036ns (79.549%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.929     9.602    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.928 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.466    10.394    storage_11_reg_i_46_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.131    11.650    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.753ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 1.942ns (20.101%)  route 7.719ns (79.899%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.848     9.522    ethmac_tx_converter_converter_mux__0
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.326     9.848 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.361    11.209    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                 29.753    

Slack (MET) :             29.846ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 1.942ns (20.297%)  route 7.626ns (79.703%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.908     9.582    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.326     9.908 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.208    11.115    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 29.846    

Slack (MET) :             30.189ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 1.942ns (21.052%)  route 7.283ns (78.948%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.846     9.520    ethmac_tx_converter_converter_mux__0
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.326     9.846 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.927    10.772    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 30.189    

Slack (MET) :             30.212ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 1.942ns (21.104%)  route 7.260ns (78.896%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.677     9.351    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.677 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.073    10.749    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                 30.212    

Slack (MET) :             30.284ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.058ns (21.923%)  route 7.329ns (78.077%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.929     9.602    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.928 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.494    10.423    storage_11_reg_i_46_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.116    10.539 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.396    10.935    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X31Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X31Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)       -0.271    41.219    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.219    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 30.284    

Slack (MET) :             30.327ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 1.942ns (21.370%)  route 7.145ns (78.630%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.502     9.176    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.326     9.502 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.133    10.635    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 30.327    

Slack (MET) :             30.345ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.058ns (21.923%)  route 7.329ns (78.077%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.929     9.602    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.928 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.494    10.423    storage_11_reg_i_46_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.116    10.539 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.396    10.935    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.116    41.547    
                         clock uncertainty           -0.035    41.512    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.232    41.280    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 30.345    

Slack (MET) :             30.439ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 2.066ns (21.753%)  route 7.431ns (78.247%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.929     9.602    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.928 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.494    10.423    storage_11_reg_i_46_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.547 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.498    11.045    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.116    41.547    
                         clock uncertainty           -0.035    41.512    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.028    41.484    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 30.439    

Slack (MET) :             30.603ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 2.066ns (22.176%)  route 7.250ns (77.824%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     2.065 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.941     3.006    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.130 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.583     3.714    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.838 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.585     4.423    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.547 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.935     5.482    ethmac_padding_inserter_source_valid
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.152     5.634 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.700     6.334    ethmac_crc32_inserter_source_valid
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.332     6.666 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.123     7.789    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.642     8.555    ethmac_tx_converter_converter_mux0
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.118     8.673 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.929     9.602    ethmac_tx_converter_converter_mux__0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.928 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.466    10.394    storage_11_reg_i_46_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.345    10.864    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.116    41.547    
                         clock uncertainty           -0.035    41.512    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.045    41.467    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.467    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                 30.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.752    xilinxmultiregimpl4_regs0[6]
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.076     0.629    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.751    xilinxmultiregimpl4_regs0[5]
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.071     0.624    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.759    xilinxmultiregimpl4_regs0[0]
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.075     0.628    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     0.552    eth_tx_clk
    SLICE_X34Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.771    xilinxmultiregimpl4_regs0[1]
    SLICE_X34Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.818     0.818    eth_tx_clk
    SLICE_X34Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.060     0.612    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     0.552    eth_tx_clk
    SLICE_X34Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.771    xilinxmultiregimpl4_regs0[2]
    SLICE_X34Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.818     0.818    eth_tx_clk
    SLICE_X34Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.053     0.605    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.487%)  route 0.122ns (39.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X31Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  ethmac_crc32_inserter_reg_reg[8]/Q
                         net (fo=2, routed)           0.122     0.821    p_23_in
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.045     0.866 r  ethmac_crc32_inserter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.866    ethmac_crc32_inserter_next_reg[16]
    SLICE_X29Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X29Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X29Y32         FDSE (Hold_fdse_C_D)         0.092     0.685    ethmac_crc32_inserter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.519%)  route 0.155ns (45.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.155     0.857    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.902 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.902    liteethmacgap_state_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X30Y34         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.234     0.594    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.120     0.714    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiitx_converter_converter_mux_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X32Y32         FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.132     0.832    liteethmacpreambleinserter_state[1]
    SLICE_X33Y32         LUT5 (Prop_lut5_I3_O)        0.048     0.880 r  ethphy_liteethphymiitx_converter_converter_mux_i_1/O
                         net (fo=1, routed)           0.000     0.880    ethphy_liteethphymiitx_converter_converter_mux_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  ethphy_liteethphymiitx_converter_converter_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X33Y32         FDRE                                         r  ethphy_liteethphymiitx_converter_converter_mux_reg/C
                         clock pessimism             -0.254     0.572    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.105     0.677    ethphy_liteethphymiitx_converter_converter_mux_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.094%)  route 0.141ns (39.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X30Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=10, routed)          0.141     0.857    ethmac_tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.048     0.905 r  ethmac_tx_cdc_graycounter1_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    ethmac_tx_cdc_graycounter1_q_next[1]
    SLICE_X31Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X31Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.107     0.673    ethmac_tx_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.384%)  route 0.165ns (46.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X29Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  ethmac_crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.165     0.865    p_37_in
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.048     0.913 r  ethmac_crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.913    ethmac_crc32_inserter_next_reg[30]
    SLICE_X28Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X28Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X28Y32         FDSE (Hold_fdse_C_D)         0.107     0.679    ethmac_crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y34  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y34  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y32  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y33  eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y32  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y32  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y37   eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y31  ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y31  ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y31  ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y31  ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs1_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31  ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X29Y32  ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y32  eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y32  eth_tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y33  eth_tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y33  eth_tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y32  eth_tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y32  eth_tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.168ns,  Total Violation       -0.957ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine5_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_wdata_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 3.853ns (38.133%)  route 6.251ns (61.867%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_sdram_bankmachine5_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  netsoc_sdram_bankmachine5_consume_reg[2]/Q
                         net (fo=25, routed)          0.901     2.891    storage_7_reg_0_7_6_11/ADDRB2
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.323     3.214 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.826     4.041    p_0_in3_in[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.348     4.389 r  netsoc_sdram_bankmachine5_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.389    netsoc_sdram_bankmachine5_count[2]_i_11_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.921 r  netsoc_sdram_bankmachine5_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.921    netsoc_sdram_bankmachine5_count_reg[2]_i_6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.192 f  netsoc_sdram_bankmachine5_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.490     5.681    netsoc_sdram_bankmachine5_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.054 r  netsoc_sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.452     6.506    netsoc_sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.630 r  netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=8, routed)           1.043     7.673    netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.797 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     7.797    new_master_rdata_valid0_i_4_n_0
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     8.014 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.492     8.506    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     8.805 f  netsoc_sdram_bankmachine3_consume[1]_i_2/O
                         net (fo=11, routed)          0.480     9.284    netsoc_sdram_bankmachine3_consume[1]_i_2_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I0_O)        0.119     9.403 f  netsoc_sdram_bankmachine3_consume[2]_i_2/O
                         net (fo=2, routed)           0.283     9.686    netsoc_sdram_bankmachine3_consume[2]_i_2_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.332    10.018 f  netsoc_sdram_bankmachine3_count[2]_i_2/O
                         net (fo=5, routed)           0.554    10.572    netsoc_sdram_bankmachine3_count[2]_i_2_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.696 r  new_master_wdata_ready0_i_7/O
                         net (fo=1, routed)           0.580    11.276    new_master_wdata_ready0_i_7_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.400 r  new_master_wdata_ready0_i_2/O
                         net (fo=1, routed)           0.151    11.551    new_master_wdata_ready0_i_2_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.675 r  new_master_wdata_ready0_i_1/O
                         net (fo=1, routed)           0.000    11.675    new_master_wdata_ready00
    SLICE_X57Y10         FDRE                                         r  new_master_wdata_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.454    11.454    sys_clk
    SLICE_X57Y10         FDRE                                         r  new_master_wdata_ready0_reg/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X57Y10         FDRE (Setup_fdre_C_D)        0.031    11.508    new_master_wdata_ready0_reg
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 4.186ns (44.550%)  route 5.210ns (55.450%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.608     1.608    sys_clk
    RAMB18_X2Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.062 r  tag_mem_reg/DOADO[4]
                         net (fo=9, routed)           0.998     5.060    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[4]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.184    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.734 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.734    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.755     6.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.117     6.720 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.444     7.164    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.331     7.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.446     7.941    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.646     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.835 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.513     9.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.472 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.652    10.124    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.248 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_1/O
                         net (fo=8, routed)           0.756    11.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19/D
    SLICE_X52Y46         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.455    11.455    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19/WCLK
    SLICE_X52Y46         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19/DP/CLK
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X52Y46         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    10.856    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19/DP
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 4.186ns (44.554%)  route 5.209ns (55.446%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.608     1.608    sys_clk
    RAMB18_X2Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.062 r  tag_mem_reg/DOADO[4]
                         net (fo=9, routed)           0.998     5.060    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[4]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.184    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.734 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.734    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.755     6.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.117     6.720 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.444     7.164    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.331     7.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.446     7.941    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.646     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.835 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.513     9.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.472 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.652    10.124    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.248 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_1/O
                         net (fo=8, routed)           0.755    11.003    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/D
    SLICE_X52Y45         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.455    11.455    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/WCLK
    SLICE_X52Y45         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/CLK
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X52Y45         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    10.856    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine5_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 3.650ns (35.983%)  route 6.494ns (64.017%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_sdram_bankmachine5_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  netsoc_sdram_bankmachine5_consume_reg[2]/Q
                         net (fo=25, routed)          0.901     2.891    storage_7_reg_0_7_6_11/ADDRB2
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.323     3.214 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.826     4.041    p_0_in3_in[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.348     4.389 r  netsoc_sdram_bankmachine5_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.389    netsoc_sdram_bankmachine5_count[2]_i_11_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.921 r  netsoc_sdram_bankmachine5_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.921    netsoc_sdram_bankmachine5_count_reg[2]_i_6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.192 f  netsoc_sdram_bankmachine5_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.490     5.681    netsoc_sdram_bankmachine5_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.054 r  netsoc_sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.452     6.506    netsoc_sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.630 r  netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=8, routed)           1.043     7.673    netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.797 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     7.797    new_master_rdata_valid0_i_4_n_0
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     8.014 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.492     8.506    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     8.805 f  netsoc_sdram_bankmachine3_consume[1]_i_2/O
                         net (fo=11, routed)          0.629     9.433    netsoc_sdram_bankmachine3_consume[1]_i_2_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.557 r  netsoc_sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=5, routed)           0.461    10.018    netsoc_sdram_bankmachine0_do_read
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.124    10.142 f  netsoc_sdram_bankmachine0_count[2]_i_2/O
                         net (fo=6, routed)           0.337    10.479    netsoc_sdram_bankmachine0_count[2]_i_2_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.603 f  bankmachine0_state[2]_i_3/O
                         net (fo=1, routed)           0.416    11.019    bankmachine0_state[2]_i_3_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.143 r  bankmachine0_state[2]_i_2/O
                         net (fo=3, routed)           0.448    11.591    bankmachine0_next_state
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.715 r  bankmachine0_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.715    bankmachine0_state[0]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  bankmachine0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.520    11.520    sys_clk
    SLICE_X59Y8          FDRE                                         r  bankmachine0_state_reg[0]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.029    11.572    bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine5_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 3.650ns (36.065%)  route 6.471ns (63.935%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_sdram_bankmachine5_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  netsoc_sdram_bankmachine5_consume_reg[2]/Q
                         net (fo=25, routed)          0.901     2.891    storage_7_reg_0_7_6_11/ADDRB2
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.323     3.214 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.826     4.041    p_0_in3_in[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.348     4.389 r  netsoc_sdram_bankmachine5_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.389    netsoc_sdram_bankmachine5_count[2]_i_11_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.921 r  netsoc_sdram_bankmachine5_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.921    netsoc_sdram_bankmachine5_count_reg[2]_i_6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.192 f  netsoc_sdram_bankmachine5_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.490     5.681    netsoc_sdram_bankmachine5_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.054 r  netsoc_sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.452     6.506    netsoc_sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.630 r  netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=8, routed)           1.043     7.673    netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.797 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     7.797    new_master_rdata_valid0_i_4_n_0
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     8.014 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.492     8.506    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     8.805 f  netsoc_sdram_bankmachine3_consume[1]_i_2/O
                         net (fo=11, routed)          0.629     9.433    netsoc_sdram_bankmachine3_consume[1]_i_2_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.557 r  netsoc_sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=5, routed)           0.461    10.018    netsoc_sdram_bankmachine0_do_read
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.124    10.142 f  netsoc_sdram_bankmachine0_count[2]_i_2/O
                         net (fo=6, routed)           0.337    10.479    netsoc_sdram_bankmachine0_count[2]_i_2_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.603 f  bankmachine0_state[2]_i_3/O
                         net (fo=1, routed)           0.416    11.019    bankmachine0_state[2]_i_3_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.143 r  bankmachine0_state[2]_i_2/O
                         net (fo=3, routed)           0.425    11.568    bankmachine0_next_state
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.692 r  bankmachine0_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.692    bankmachine0_state[1]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  bankmachine0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.520    11.520    sys_clk
    SLICE_X59Y8          FDRE                                         r  bankmachine0_state_reg[1]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.031    11.574    bankmachine0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine5_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 3.650ns (36.069%)  route 6.470ns (63.931%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_sdram_bankmachine5_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  netsoc_sdram_bankmachine5_consume_reg[2]/Q
                         net (fo=25, routed)          0.901     2.891    storage_7_reg_0_7_6_11/ADDRB2
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.323     3.214 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.826     4.041    p_0_in3_in[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.348     4.389 r  netsoc_sdram_bankmachine5_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.389    netsoc_sdram_bankmachine5_count[2]_i_11_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.921 r  netsoc_sdram_bankmachine5_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.921    netsoc_sdram_bankmachine5_count_reg[2]_i_6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.192 f  netsoc_sdram_bankmachine5_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.490     5.681    netsoc_sdram_bankmachine5_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.054 r  netsoc_sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.452     6.506    netsoc_sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.630 r  netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=8, routed)           1.043     7.673    netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.797 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     7.797    new_master_rdata_valid0_i_4_n_0
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     8.014 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.492     8.506    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     8.805 f  netsoc_sdram_bankmachine3_consume[1]_i_2/O
                         net (fo=11, routed)          0.629     9.433    netsoc_sdram_bankmachine3_consume[1]_i_2_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.557 r  netsoc_sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=5, routed)           0.461    10.018    netsoc_sdram_bankmachine0_do_read
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.124    10.142 f  netsoc_sdram_bankmachine0_count[2]_i_2/O
                         net (fo=6, routed)           0.337    10.479    netsoc_sdram_bankmachine0_count[2]_i_2_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.603 f  bankmachine0_state[2]_i_3/O
                         net (fo=1, routed)           0.416    11.019    bankmachine0_state[2]_i_3_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.143 r  bankmachine0_state[2]_i_2/O
                         net (fo=3, routed)           0.424    11.567    bankmachine0_next_state
    SLICE_X59Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.691 r  bankmachine0_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.691    bankmachine0_state[2]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  bankmachine0_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.520    11.520    sys_clk
    SLICE_X59Y8          FDRE                                         r  bankmachine0_state_reg[2]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.032    11.575    bankmachine0_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 4.186ns (44.790%)  route 5.160ns (55.210%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.608     1.608    sys_clk
    RAMB18_X2Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.062 r  tag_mem_reg/DOADO[4]
                         net (fo=9, routed)           0.998     5.060    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[4]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.184    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.734 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.734    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.755     6.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.117     6.720 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.444     7.164    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.331     7.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.446     7.941    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.646     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.835 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.513     9.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.472 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.652    10.124    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.248 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_1/O
                         net (fo=8, routed)           0.706    10.954    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/D
    SLICE_X52Y47         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.456    11.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/WCLK
    SLICE_X52Y47         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP/CLK
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X52Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    10.857    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 4.186ns (45.177%)  route 5.080ns (54.823%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.608     1.608    sys_clk
    RAMB18_X2Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.062 r  tag_mem_reg/DOADO[4]
                         net (fo=9, routed)           0.998     5.060    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[4]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.184    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.734 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.734    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.755     6.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.117     6.720 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.444     7.164    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.331     7.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.446     7.941    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.646     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.835 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.513     9.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.472 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.652    10.124    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.248 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_1/O
                         net (fo=8, routed)           0.626    10.874    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/D
    SLICE_X52Y42         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.454    11.454    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/WCLK
    SLICE_X52Y42         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DP/CLK
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X52Y42         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    10.855    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DP
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 4.382ns (46.947%)  route 4.952ns (53.053%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.608     1.608    sys_clk
    RAMB18_X2Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.062 r  tag_mem_reg/DOADO[4]
                         net (fo=9, routed)           0.998     5.060    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[4]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.184    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.734 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.734    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.755     6.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.117     6.720 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.444     7.164    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.331     7.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.446     7.941    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.646     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.118     8.829 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.339     9.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.326     9.493 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.602    10.095    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    10.219 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          0.723    10.942    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WE
    SLICE_X50Y45         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.455    11.455    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WCLK
    SLICE_X50Y45         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/CLK
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X50Y45         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.945    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 4.382ns (46.947%)  route 4.952ns (53.053%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        1.608     1.608    sys_clk
    RAMB18_X2Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.062 r  tag_mem_reg/DOADO[4]
                         net (fo=9, routed)           0.998     5.060    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[4]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.184    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.734 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.734    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.755     6.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.117     6.720 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.444     7.164    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.331     7.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.446     7.941    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.646     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.118     8.829 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.339     9.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.326     9.493 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.602    10.095    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    10.219 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          0.723    10.942    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WE
    SLICE_X50Y45         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3847, routed)        1.455    11.455    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WCLK
    SLICE_X50Y45         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/CLK
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X50Y45         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.945    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  0.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.593     0.593    sys_clk
    SLICE_X65Y13         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     0.940    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X64Y13         RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.863     0.863    storage_4_reg_0_7_18_21/WCLK
    SLICE_X64Y13         RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD_D1/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X64Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.916    storage_4_reg_0_7_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.559     0.559    sys_clk
    SLICE_X39Y32         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.917    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y32         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.826     0.826    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y32         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X38Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.559     0.559    sys_clk
    SLICE_X39Y32         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.917    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y32         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3847, routed)        0.826     0.826    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y32         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X38Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y18   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y19   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_2_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_2_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_2_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y30         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.125     3.738    
    SLICE_X65Y30         FDPE (Setup_fdpe_C_D)       -0.005     3.733    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.667    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.440ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X14Y39         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     2.566    eth_rx_clk
    SLICE_X14Y39         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.566    
                         clock uncertainty           -0.025     2.541    
    SLICE_X14Y39         FDPE (Setup_fdpe_C_D)       -0.035     2.506    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.506    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.440    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X14Y34         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     2.564    eth_tx_clk
    SLICE_X14Y34         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X14Y34         FDPE (Setup_fdpe_C_D)       -0.035     2.504    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.504    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.438    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.388ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X61Y31         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3847, routed)        0.589     2.589    sys_clk
    SLICE_X61Y31         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.589    
                         clock uncertainty           -0.129     2.459    
    SLICE_X61Y31         FDPE (Setup_fdpe_C_D)       -0.005     2.454    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.454    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.388    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.331 (r) | FAST    |     1.774 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.412 (r) | SLOW    |    -0.582 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     1.955 (r) | SLOW    |    -0.167 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.542 (r) | SLOW    |    -0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     1.980 (r) | SLOW    |    -0.191 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.150 (r) | SLOW    |    -0.240 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.400 (r) | SLOW    |    -0.692 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.783 (r) | SLOW    |    -0.536 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.167 (r) | SLOW    |    -1.179 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.587 (r) | SLOW    |    -0.402 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.265 (r) | SLOW    |      3.227 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.817 (r) | SLOW    |      3.034 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.059 (r) | SLOW    |      3.125 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.057 (r) | SLOW    |      3.128 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.237 (r) | SLOW    |      2.721 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.479 (r) | SLOW    |      1.985 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.934 (r) | SLOW    |      2.195 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.074 (r) | SLOW    |      2.248 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.606 (r) | SLOW    |      2.018 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.631 (r) | SLOW    |      2.057 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.076 (r) | SLOW    |      2.269 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.319 (r) | SLOW    |      1.913 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.619 (r) | SLOW    |      2.044 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.647 (r) | SLOW    |      1.658 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.632 (r) | SLOW    |      1.620 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.250 (r) | SLOW    |      1.932 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.806 (r) | SLOW    |      1.727 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.390 (r) | SLOW    |      1.974 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.479 (r) | SLOW    |      1.568 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.100 (r) | SLOW    |      1.866 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.799 (r) | SLOW    |      1.679 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.931 (r) | SLOW    |      2.171 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.960 (r) | SLOW    |      1.768 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.932 (r) | SLOW    |      2.178 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.961 (r) | SLOW    |      1.763 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     10.150 (r) | SLOW    |      3.476 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |     10.085 (r) | SLOW    |      3.297 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.399 (r) | SLOW    |      2.824 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.472 (r) | SLOW    |      3.532 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.623 (r) | SLOW    |      2.880 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.927 (r) | SLOW    |      3.516 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.194 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.322 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.554 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.688 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.757 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.784 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.611 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        10.168 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.375 ns
Ideal Clock Offset to Actual Clock: -1.355 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   1.955 (r) | SLOW    | -0.167 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.542 (r) | SLOW    | -0.409 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   1.980 (r) | SLOW    | -0.191 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.150 (r) | SLOW    | -0.240 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.542 (r) | SLOW    | -0.167 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.597 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.479 (r) | SLOW    |   1.985 (r) | FAST    |    0.999 |
ddram_dq[1]        |   7.934 (r) | SLOW    |   2.195 (r) | FAST    |    1.455 |
ddram_dq[2]        |   8.074 (r) | SLOW    |   2.248 (r) | FAST    |    1.595 |
ddram_dq[3]        |   7.606 (r) | SLOW    |   2.018 (r) | FAST    |    1.127 |
ddram_dq[4]        |   7.631 (r) | SLOW    |   2.057 (r) | FAST    |    1.152 |
ddram_dq[5]        |   8.076 (r) | SLOW    |   2.269 (r) | FAST    |    1.597 |
ddram_dq[6]        |   7.319 (r) | SLOW    |   1.913 (r) | FAST    |    0.840 |
ddram_dq[7]        |   7.619 (r) | SLOW    |   2.044 (r) | FAST    |    1.139 |
ddram_dq[8]        |   6.647 (r) | SLOW    |   1.658 (r) | FAST    |    0.167 |
ddram_dq[9]        |   6.632 (r) | SLOW    |   1.620 (r) | FAST    |    0.153 |
ddram_dq[10]       |   7.250 (r) | SLOW    |   1.932 (r) | FAST    |    0.770 |
ddram_dq[11]       |   6.806 (r) | SLOW    |   1.727 (r) | FAST    |    0.327 |
ddram_dq[12]       |   7.390 (r) | SLOW    |   1.974 (r) | FAST    |    0.910 |
ddram_dq[13]       |   6.479 (r) | SLOW    |   1.568 (r) | FAST    |    0.000 |
ddram_dq[14]       |   7.100 (r) | SLOW    |   1.866 (r) | FAST    |    0.620 |
ddram_dq[15]       |   6.799 (r) | SLOW    |   1.679 (r) | FAST    |    0.320 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.076 (r) | SLOW    |   1.568 (r) | FAST    |    1.597 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.972 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.931 (r) | SLOW    |   2.171 (r) | FAST    |    0.971 |
ddram_dqs_n[1]     |   6.960 (r) | SLOW    |   1.768 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.932 (r) | SLOW    |   2.178 (r) | FAST    |    0.972 |
ddram_dqs_p[1]     |   6.961 (r) | SLOW    |   1.763 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.932 (r) | SLOW    |   1.763 (r) | FAST    |    0.972 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.448 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.265 (r) | SLOW    |   3.227 (r) | FAST    |    0.448 |
eth_tx_data[1]     |   8.817 (r) | SLOW    |   3.034 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.059 (r) | SLOW    |   3.125 (r) | FAST    |    0.242 |
eth_tx_data[3]     |   9.057 (r) | SLOW    |   3.128 (r) | FAST    |    0.239 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.265 (r) | SLOW    |   3.034 (r) | FAST    |    0.448 |
-------------------+-------------+---------+-------------+---------+----------+




