$date
	Fri Jan 23 14:06:45 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imem_access_unit $end
$var wire 3 ! M_AXI_ARPROT [2:0] $end
$var wire 3 " M_AXI_AWPROT [2:0] $end
$var wire 1 # if_ready $end
$var wire 1 $ if_error $end
$var wire 32 % if_data [31:0] $end
$var wire 1 & M_AXI_WVALID $end
$var wire 4 ' M_AXI_WSTRB [3:0] $end
$var wire 32 ( M_AXI_WDATA [31:0] $end
$var wire 1 ) M_AXI_RREADY $end
$var wire 1 * M_AXI_BREADY $end
$var wire 1 + M_AXI_AWVALID $end
$var wire 32 , M_AXI_AWADDR [31:0] $end
$var wire 1 - M_AXI_ARVALID $end
$var wire 32 . M_AXI_ARADDR [31:0] $end
$var reg 1 / M_AXI_ARREADY $end
$var reg 1 0 M_AXI_AWREADY $end
$var reg 2 1 M_AXI_BRESP [1:0] $end
$var reg 1 2 M_AXI_BVALID $end
$var reg 32 3 M_AXI_RDATA [31:0] $end
$var reg 2 4 M_AXI_RRESP [1:0] $end
$var reg 1 5 M_AXI_RVALID $end
$var reg 1 6 M_AXI_WREADY $end
$var reg 1 7 clk $end
$var reg 32 8 if_addr [31:0] $end
$var reg 1 9 if_req $end
$var reg 1 : rst_n $end
$var integer 32 ; fail_count [31:0] $end
$var integer 32 < i [31:0] $end
$var integer 32 = pass_count [31:0] $end
$var integer 32 > test_num [31:0] $end
$scope module dut $end
$var wire 3 ? M_AXI_ARPROT [2:0] $end
$var wire 1 / M_AXI_ARREADY $end
$var wire 3 @ M_AXI_AWPROT [2:0] $end
$var wire 1 0 M_AXI_AWREADY $end
$var wire 2 A M_AXI_BRESP [1:0] $end
$var wire 1 2 M_AXI_BVALID $end
$var wire 32 B M_AXI_RDATA [31:0] $end
$var wire 2 C M_AXI_RRESP [1:0] $end
$var wire 1 5 M_AXI_RVALID $end
$var wire 1 6 M_AXI_WREADY $end
$var wire 1 7 clk $end
$var wire 32 D if_addr [31:0] $end
$var wire 1 9 if_req $end
$var wire 1 : rst_n $end
$var wire 1 E axi_cpu_ready $end
$var wire 32 F axi_cpu_rdata [31:0] $end
$var wire 1 G axi_cpu_error $end
$var wire 1 & M_AXI_WVALID $end
$var wire 4 H M_AXI_WSTRB [3:0] $end
$var wire 32 I M_AXI_WDATA [31:0] $end
$var wire 1 ) M_AXI_RREADY $end
$var wire 1 * M_AXI_BREADY $end
$var wire 1 + M_AXI_AWVALID $end
$var wire 32 J M_AXI_AWADDR [31:0] $end
$var wire 1 - M_AXI_ARVALID $end
$var wire 32 K M_AXI_ARADDR [31:0] $end
$var parameter 2 L ST_IDLE $end
$var parameter 2 M ST_REQUESTING $end
$var parameter 2 N ST_WAITING $end
$var reg 32 O axi_cpu_addr [31:0] $end
$var reg 1 P axi_cpu_req $end
$var reg 32 Q axi_cpu_wdata [31:0] $end
$var reg 1 R axi_cpu_wr $end
$var reg 4 S axi_cpu_wstrb [3:0] $end
$var reg 32 T if_addr_reg [31:0] $end
$var reg 32 U if_data [31:0] $end
$var reg 1 $ if_error $end
$var reg 1 # if_ready $end
$var reg 1 V if_req_pending $end
$var reg 1 W if_req_served $end
$var reg 2 X next_state [1:0] $end
$var reg 2 Y state [1:0] $end
$scope module axi_master $end
$var wire 3 Z M_AXI_ARPROT [2:0] $end
$var wire 1 / M_AXI_ARREADY $end
$var wire 3 [ M_AXI_AWPROT [2:0] $end
$var wire 1 0 M_AXI_AWREADY $end
$var wire 2 \ M_AXI_BRESP [1:0] $end
$var wire 1 2 M_AXI_BVALID $end
$var wire 32 ] M_AXI_RDATA [31:0] $end
$var wire 2 ^ M_AXI_RRESP [1:0] $end
$var wire 1 5 M_AXI_RVALID $end
$var wire 1 6 M_AXI_WREADY $end
$var wire 1 7 clk $end
$var wire 32 _ cpu_addr [31:0] $end
$var wire 1 P cpu_req $end
$var wire 32 ` cpu_wdata [31:0] $end
$var wire 1 R cpu_wr $end
$var wire 4 a cpu_wstrb [3:0] $end
$var wire 1 : rst_n $end
$var parameter 3 b IDLE $end
$var parameter 3 c PROT_DEFAULT $end
$var parameter 3 d READ_ADDR $end
$var parameter 3 e READ_DATA $end
$var parameter 2 f RESP_DECERR $end
$var parameter 2 g RESP_EXOKAY $end
$var parameter 2 h RESP_OKAY $end
$var parameter 2 i RESP_SLVERR $end
$var parameter 3 j WRITE_ADDR $end
$var parameter 3 k WRITE_DATA $end
$var parameter 3 l WRITE_RESP $end
$var reg 32 m M_AXI_ARADDR [31:0] $end
$var reg 1 - M_AXI_ARVALID $end
$var reg 32 n M_AXI_AWADDR [31:0] $end
$var reg 1 + M_AXI_AWVALID $end
$var reg 1 * M_AXI_BREADY $end
$var reg 1 ) M_AXI_RREADY $end
$var reg 32 o M_AXI_WDATA [31:0] $end
$var reg 4 p M_AXI_WSTRB [3:0] $end
$var reg 1 & M_AXI_WVALID $end
$var reg 32 q addr_reg [31:0] $end
$var reg 1 G cpu_error $end
$var reg 32 r cpu_rdata [31:0] $end
$var reg 1 E cpu_ready $end
$var reg 3 s next_state [2:0] $end
$var reg 1 t req_pending $end
$var reg 3 u state [2:0] $end
$var reg 32 v wdata_reg [31:0] $end
$var reg 1 w wr_reg $end
$var reg 4 x wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope begin consecutive_reads $end
$var integer 32 y errors [31:0] $end
$var integer 32 z i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 l
b10 k
b1 j
b10 i
b0 h
b1 g
b11 f
b101 e
b100 d
b0 c
b0 b
b10 N
b1 M
b0 L
$end
#0
$dumpvars
bx z
bx y
b0 x
0w
b0 v
b0 u
0t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b1111 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
0W
0V
b0 U
b0 T
b1111 S
0R
b0 Q
0P
b0 O
b0 K
b0 J
b0 I
b0 H
0G
b0 F
0E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b100000000 <
b0 ;
0:
09
b0 8
07
06
05
b0 4
b0 3
02
b0 1
00
0/
b0 .
0-
b0 ,
0+
0*
0)
b0 (
b0 '
0&
b0 %
0$
0#
b0 "
b0 !
$end
#5000
17
#10000
07
#15000
17
#20000
07
1:
#25000
17
#30000
07
#35000
17
#40000
07
b1 >
#45000
b1 X
1W
1V
19
17
#50000
07
#55000
1P
b10 X
b1 Y
0W
09
17
#60000
07
#65000
0P
b100 s
b10 Y
1t
b1111 x
17
#70000
07
#75000
b100 u
1-
17
#80000
07
#85000
b101 s
1/
17
#90000
07
#95000
b101 u
0-
0/
17
#96000
b0 s
15
b11011110101011010000000000000000 3
b11011110101011010000000000000000 B
b11011110101011010000000000000000 ]
#100000
07
#105000
b0 X
b11011110101011010000000000000000 F
b11011110101011010000000000000000 r
1E
1)
0t
b0 u
17
#110000
07
#115000
0)
0E
b0 Y
0V
b11011110101011010000000000000000 %
b11011110101011010000000000000000 U
1#
05
17
#120000
07
#125000
0#
b1 =
17
#130000
07
#135000
17
#140000
07
#145000
17
#150000
07
#155000
17
#160000
07
#165000
17
#170000
07
#175000
b1 X
b100000000 O
b100000000 _
1W
1V
b100000000 T
19
b100000000 8
b100000000 D
17
b10 >
#180000
07
#185000
1P
b10 X
0W
b1 Y
09
17
#190000
07
#195000
b100 s
0P
1t
b100000000 q
b10 Y
17
#200000
07
#205000
1-
b100000000 .
b100000000 K
b100000000 m
b100 u
17
#210000
07
#215000
b101 s
1/
17
#220000
07
#225000
0-
b101 u
0/
17
#226000
b0 s
15
b11011110101011010000000001000000 3
b11011110101011010000000001000000 B
b11011110101011010000000001000000 ]
#230000
07
#235000
b0 X
b0 u
0t
1)
1E
b11011110101011010000000001000000 F
b11011110101011010000000001000000 r
17
#240000
07
#245000
b11011110101011010000000001000000 %
b11011110101011010000000001000000 U
1#
0V
b0 Y
0E
0)
05
17
#250000
07
#255000
0#
b10 =
17
#260000
07
#265000
17
#270000
07
#275000
17
#280000
07
#285000
17
#290000
07
#295000
17
#300000
07
#305000
b1 X
b0 O
b0 _
1W
1V
b0 T
19
b0 8
b0 D
17
b0 z
b0 y
b11 >
#310000
07
#315000
1P
b10 X
b1 Y
0W
09
17
#320000
07
#325000
0P
b100 s
b10 Y
1t
b0 q
17
#330000
07
#335000
b100 u
1-
b0 .
b0 K
b0 m
17
#340000
07
#345000
b101 s
1/
17
#350000
07
#355000
b101 u
0-
0/
17
#356000
b0 s
15
b11011110101011010000000000000000 3
b11011110101011010000000000000000 B
b11011110101011010000000000000000 ]
#360000
07
#365000
b0 X
b11011110101011010000000000000000 F
b11011110101011010000000000000000 r
1E
1)
0t
b0 u
17
#370000
07
#375000
0)
0E
b0 Y
0V
b11011110101011010000000000000000 %
b11011110101011010000000000000000 U
1#
05
17
#380000
07
#385000
0#
17
#390000
07
#395000
17
#400000
07
#405000
b1 X
b100 O
b100 _
1W
1V
b100 T
19
b100 8
b100 D
17
b1 z
#410000
07
#415000
1P
b10 X
b1 Y
0W
09
17
#420000
07
#425000
0P
b100 s
b10 Y
1t
b100 q
17
#430000
07
#435000
b100 u
1-
b100 .
b100 K
b100 m
17
#440000
07
#445000
b101 s
1/
17
#450000
07
#455000
b101 u
0-
0/
17
#456000
b0 s
15
b11011110101011010000000000000001 3
b11011110101011010000000000000001 B
b11011110101011010000000000000001 ]
#460000
07
#465000
b0 X
b11011110101011010000000000000001 F
b11011110101011010000000000000001 r
1E
1)
0t
b0 u
17
#470000
07
#475000
0)
0E
b0 Y
0V
b11011110101011010000000000000001 %
b11011110101011010000000000000001 U
1#
05
17
#480000
07
#485000
0#
17
#490000
07
#495000
17
#500000
07
#505000
b1 X
b1000 O
b1000 _
1W
1V
b1000 T
19
b1000 8
b1000 D
17
b10 z
#510000
07
#515000
1P
b10 X
b1 Y
0W
09
17
#520000
07
#525000
0P
b100 s
b10 Y
1t
b1000 q
17
#530000
07
#535000
b100 u
1-
b1000 .
b1000 K
b1000 m
17
#540000
07
#545000
b101 s
1/
17
#550000
07
#555000
b101 u
0-
0/
17
#556000
b0 s
15
b11011110101011010000000000000010 3
b11011110101011010000000000000010 B
b11011110101011010000000000000010 ]
#560000
07
#565000
b0 X
b11011110101011010000000000000010 F
b11011110101011010000000000000010 r
1E
1)
0t
b0 u
17
#570000
07
#575000
0)
0E
b0 Y
0V
b11011110101011010000000000000010 %
b11011110101011010000000000000010 U
1#
05
17
#580000
07
#585000
0#
17
#590000
07
#595000
17
#600000
07
#605000
b1 X
b1100 O
b1100 _
1W
1V
b1100 T
19
b1100 8
b1100 D
17
b11 z
#610000
07
#615000
1P
b10 X
b1 Y
0W
09
17
#620000
07
#625000
0P
b100 s
b10 Y
1t
b1100 q
17
#630000
07
#635000
b100 u
1-
b1100 .
b1100 K
b1100 m
17
#640000
07
#645000
b101 s
1/
17
#650000
07
#655000
b101 u
0-
0/
17
#656000
b0 s
15
b11011110101011010000000000000011 3
b11011110101011010000000000000011 B
b11011110101011010000000000000011 ]
#660000
07
#665000
b0 X
b11011110101011010000000000000011 F
b11011110101011010000000000000011 r
1E
1)
0t
b0 u
17
#670000
07
#675000
0)
0E
b0 Y
0V
b11011110101011010000000000000011 %
b11011110101011010000000000000011 U
1#
05
17
#680000
07
#685000
0#
17
#690000
07
#695000
17
#700000
07
#705000
b1 X
b10000 O
b10000 _
1W
1V
b10000 T
19
b10000 8
b10000 D
17
b100 z
#710000
07
#715000
1P
b10 X
b1 Y
0W
09
17
#720000
07
#725000
0P
b100 s
b10 Y
1t
b10000 q
17
#730000
07
#735000
b100 u
1-
b10000 .
b10000 K
b10000 m
17
#740000
07
#745000
b101 s
1/
17
#750000
07
#755000
b101 u
0-
0/
17
#756000
b0 s
15
b11011110101011010000000000000100 3
b11011110101011010000000000000100 B
b11011110101011010000000000000100 ]
#760000
07
#765000
b0 X
b11011110101011010000000000000100 F
b11011110101011010000000000000100 r
1E
1)
0t
b0 u
17
#770000
07
#775000
0)
0E
b0 Y
0V
b11011110101011010000000000000100 %
b11011110101011010000000000000100 U
1#
05
17
#780000
07
#785000
0#
17
#790000
07
#795000
17
#800000
07
#805000
17
b11 =
b101 z
#810000
07
#815000
17
#820000
07
#825000
17
#830000
07
#835000
17
#840000
07
#845000
17
#850000
07
#855000
b1 X
1W
1V
19
17
b100 >
#860000
07
#865000
1P
b10 X
b1 Y
b10100 8
b10100 D
17
#870000
07
#875000
b100 s
0P
1t
b10 Y
0W
09
17
#880000
07
#885000
1-
b100 u
17
#890000
07
#895000
b101 s
1/
17
#900000
07
#905000
0-
b101 u
0/
17
#906000
b0 s
15
#910000
07
#915000
b0 X
b0 u
0t
1)
1E
17
#920000
07
#925000
1#
0V
b0 Y
0E
0)
05
17
#930000
07
#935000
0#
b100 =
17
#940000
07
#945000
17
#950000
07
#955000
17
#960000
07
#965000
17
#970000
07
#975000
17
#980000
07
#985000
b0 O
b0 _
b0 %
b0 U
b0 T
b0 F
b0 r
b0 .
b0 K
b0 m
b0 x
b0 q
17
0:
b101 >
#990000
07
#995000
19
b100000 8
b100000 D
17
#1000000
07
#1005000
09
17
#1010000
07
#1015000
17
#1020000
07
#1025000
17
#1030000
07
#1035000
17
1:
#1040000
07
#1045000
17
#1050000
07
#1055000
17
#1060000
07
#1065000
17
#1070000
07
#1075000
17
#1080000
07
#1085000
17
b101 =
#1090000
07
#1095000
17
#1100000
07
#1105000
17
#1110000
07
#1115000
17
#1120000
07
#1125000
17
#1130000
07
#1135000
17
#1140000
07
#1145000
17
#1150000
07
#1155000
17
#1160000
07
#1165000
17
#1170000
07
#1175000
17
#1180000
07
#1185000
17
#1190000
07
#1195000
17
#1200000
07
#1205000
17
#1210000
07
#1215000
17
#1220000
07
#1225000
17
#1230000
07
#1235000
17
