Efinity Synthesis report for project uart
Version: 2023.2.307
Generated at: Jun 11, 2024 09:59:15
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : uart

### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 102
Total number of FFs with enable signals: 987
CE signal <la0_probe8[2]>, number of controlling flip flops: 8
CE signal <ceg_net97>, number of controlling flip flops: 1
CE signal <ceg_net87>, number of controlling flip flops: 3
CE signal <ceg_net85>, number of controlling flip flops: 1
CE signal <UART_TX_INST/n424>, number of controlling flip flops: 8
CE signal <ceg_net65>, number of controlling flip flops: 8
CE signal <ceg_net99>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n460>, number of controlling flip flops: 1
CE signal <ceg_net95>, number of controlling flip flops: 3
CE signal <UART_RX_INST/n443>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n445>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n447>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n449>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n451>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n453>, number of controlling flip flops: 1
CE signal <UART_RX_INST/n455>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/n47851>, number of controlling flip flops: 64
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n1160>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n46868>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n46932>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n46996>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2019>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/n4016>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net14>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2872>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3705>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4538>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5371>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6204>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7037>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7926>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7941>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n8139>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n8767>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9621>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9636>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9834>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10513>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10528>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n10726>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n11375>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11390>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11588>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12211>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n13044>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n13877>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n14710>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n15599>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n15614>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n15812>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n16440>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n17329>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n17344>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n17542>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n18170>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n19003>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n19836>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n20669>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21558>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21573>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n21771>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n22399>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n23232>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24086>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24101>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24299>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24922>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n25755>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n26588>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n27477>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n27492>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n27690>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n28374>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n28389>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n28587>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n29236>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n29251>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n29449>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n30072>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n30905>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n31794>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n31809>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n32007>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n32635>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n33468>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n34301>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/ceg_net221>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n442>, number of controlling flip flops: 12
CE signal <edb_top_inst/la0/la_biu_inst/n1588>, number of controlling flip flops: 65
CE signal <edb_top_inst/ceg_net345>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/n2366>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/~ceg_net450>, number of controlling flip flops: 22
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 11
Total number of FFs with set/reset signals: 974
SR signal <la0_probe8[2]>, number of controlling flip flops: 2
SR signal <UART_TX_INST/n406>, number of controlling flip flops: 1
SR signal <o_Rx_DV>, number of controlling flip flops: 1
SR signal <la0_probe25[2]>, number of controlling flip flops: 2
SR signal <UART_RX_INST/n441>, number of controlling flip flops: 1
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 835
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 77
SR signal <edb_top_inst/la0/n48177>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n1045>, number of controlling flip flops: 31
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
uart:uart                                                        1561(0)       90(0)     1609(0)     21(0)      0(0)
 +UART_TX_INST:uart_tx                                            24(24)        0(0)      34(34)      0(0)      0(0)
 +UART_RX_INST:uart_rx                                            26(26)        0(0)      51(51)      0(0)      0(0)
 +edb_top_inst:edb_top                                        1511(1511)      90(90)  1524(1524)    21(21)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
        i_Clock            726             42              0
 jtag_inst1_TCK            835              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : uart
root : uart
I,include : /home/tejas/Documents/Vicharak/FPGA_Implementation/UART
output-dir : /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow
work-dir : /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg
write-efx-verilog : /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/UART.dbg.map.v
binary-db : /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/UART.dbg.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	12
OUTPUT PORTS    : 	4

EFX_ADD         : 	90
EFX_LUT4        : 	1609
   1-2  Inputs  : 	376
   3    Inputs  : 	380
   4    Inputs  : 	853
EFX_FF          : 	1561
EFX_RAM_5K      : 	21
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 14s
Elapsed synthesis time : 14s
