{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602759851722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602759851723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 08:04:11 2020 " "Processing started: Thu Oct 15 08:04:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602759851723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759851723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759851723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602759852259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacedisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacedisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceDISPLAYS-arch_name " "Found design unit 1: interfaceDISPLAYS-arch_name" {  } { { "interfaceDISPLAYS.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceDISPLAYS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864441 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceDISPLAYS " "Found entity 1: interfaceDISPLAYS" {  } { { "interfaceDISPLAYS.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceDISPLAYS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864443 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864445 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864447 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864449 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/somaConstante.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864450 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864452 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arch_name " "Found design unit 1: Relogio-arch_name" {  } { { "Relogio.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-arch_name " "Found design unit 1: fluxoDados-arch_name" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864458 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/flipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864460 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864461 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Unidade_Controle.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Unidade_Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/processador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864465 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/conversorHex7Seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864466 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/bancoRegistradoresArqRegMem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864468 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/decodificador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864471 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCHAVES-comportamento " "Found design unit 1: interfaceCHAVES-comportamento" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceCHAVES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864473 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCHAVES " "Found entity 1: interfaceCHAVES" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceCHAVES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBOTOES-comportamento " "Found design unit 1: interfaceBOTOES-comportamento" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceBOTOES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864476 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBOTOES " "Found entity 1: interfaceBOTOES" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceBOTOES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1bit-Arc " "Found design unit 1: mux1bit-Arc" {  } { { "mux1bit.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/mux1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864477 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1bit " "Found entity 1: mux1bit" {  } { { "mux1bit.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/mux1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602759864477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759864477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602759864546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:Processador " "Elaborating entity \"processador\" for hierarchy \"processador:Processador\"" {  } { { "Relogio.vhd" "Processador" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados processador:Processador\|fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"processador:Processador\|fluxoDados:FD\"" {  } { { "processador.vhd" "FD" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/processador.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:Processador\|fluxoDados:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:Processador\|fluxoDados:FD\|registradorGenerico:PC\"" {  } { { "fluxoDados.vhd" "PC" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:Processador\|fluxoDados:FD\|muxGenerico2x1:MuxProxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:Processador\|fluxoDados:FD\|muxGenerico2x1:MuxProxPC\"" {  } { { "fluxoDados.vhd" "MuxProxPC" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:Processador\|fluxoDados:FD\|somaConstante:somaUm " "Elaborating entity \"somaConstante\" for hierarchy \"processador:Processador\|fluxoDados:FD\|somaConstante:somaUm\"" {  } { { "fluxoDados.vhd" "somaUm" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:Processador\|fluxoDados:FD\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:Processador\|fluxoDados:FD\|memoriaROM:ROM\"" {  } { { "fluxoDados.vhd" "ROM" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:Processador\|fluxoDados:FD\|muxGenerico2x1:muxIO_Imediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:Processador\|fluxoDados:FD\|muxGenerico2x1:muxIO_Imediato\"" {  } { { "fluxoDados.vhd" "muxIO_Imediato" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:Processador\|fluxoDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:Processador\|fluxoDados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop processador:Processador\|fluxoDados:FD\|flipFlop:guardaFlagEq " "Elaborating entity \"flipFlop\" for hierarchy \"processador:Processador\|fluxoDados:FD\|flipFlop:guardaFlagEq\"" {  } { { "fluxoDados.vhd" "guardaFlagEq" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:Processador\|fluxoDados:FD\|bancoRegistradoresArqRegMem:BancoRegistradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:Processador\|fluxoDados:FD\|bancoRegistradoresArqRegMem:BancoRegistradores\"" {  } { { "fluxoDados.vhd" "BancoRegistradores" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/fluxoDados.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle processador:Processador\|Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"processador:Processador\|Unidade_Controle:UC\"" {  } { { "processador.vhd" "UC" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/processador.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:Decodificador " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:Decodificador\"" {  } { { "Relogio.vhd" "Decodificador" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceCHAVES interfaceCHAVES:entradaChaves " "Elaborating entity \"interfaceCHAVES\" for hierarchy \"interfaceCHAVES:entradaChaves\"" {  } { { "Relogio.vhd" "entradaChaves" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceBOTOES interfaceBOTOES:entradaBotoes " "Elaborating entity \"interfaceBOTOES\" for hierarchy \"interfaceBOTOES:entradaBotoes\"" {  } { { "Relogio.vhd" "entradaBotoes" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Relogio.vhd" "interfaceBaseTempo" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo1Seg " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo1Seg\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo1Seg" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico_e_Interface.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempoRapida " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempoRapida\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempoRapida" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico_e_Interface.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit divisorGenerico_e_Interface:interfaceBaseTempo\|mux1bit:muxBaseTempo " "Elaborating entity \"mux1bit\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|mux1bit:muxBaseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "muxBaseTempo" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/divisorGenerico_e_Interface.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceDISPLAYS interfaceDISPLAYS:Displays " "Elaborating entity \"interfaceDISPLAYS\" for hierarchy \"interfaceDISPLAYS:Displays\"" {  } { { "Relogio.vhd" "Displays" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/Relogio.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg interfaceDISPLAYS:Displays\|conversorHex7Seg:DISPLAY0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"interfaceDISPLAYS:Displays\|conversorHex7Seg:DISPLAY0\"" {  } { { "interfaceDISPLAYS.vhd" "DISPLAY0" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/interfaceDISPLAYS.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759864761 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|mux1bit:muxBaseTempo\|o " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|mux1bit:muxBaseTempo\|o" {  } { { "mux1bit.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/mux1bit.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1602759865113 "|Relogio|divisorGenerico_e_Interface:interfaceBaseTempo|mux1bit:muxBaseTempo|o"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1602759865113 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:Processador\|fluxoDados:FD\|bancoRegistradoresArqRegMem:BancoRegistradores\|registrador " "RAM logic \"processador:Processador\|fluxoDados:FD\|bancoRegistradoresArqRegMem:BancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/bancoRegistradoresArqRegMem.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1602759865237 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1602759865237 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[7\]\" " "Converted tri-state node \"barramento_entradaProcessador\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[6\]\" " "Converted tri-state node \"barramento_entradaProcessador\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[5\]\" " "Converted tri-state node \"barramento_entradaProcessador\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[4\]\" " "Converted tri-state node \"barramento_entradaProcessador\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[3\]\" " "Converted tri-state node \"barramento_entradaProcessador\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[2\]\" " "Converted tri-state node \"barramento_entradaProcessador\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[1\]\" " "Converted tri-state node \"barramento_entradaProcessador\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_entradaProcessador\[0\]\" " "Converted tri-state node \"barramento_entradaProcessador\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1602759865252 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1602759865252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602759866228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602759867170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602759867170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "750 " "Implemented 750 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602759867313 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602759867313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "695 " "Implemented 695 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602759867313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602759867313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602759867375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 08:04:27 2020 " "Processing ended: Thu Oct 15 08:04:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602759867375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602759867375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602759867375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602759867375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602759868981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602759868981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 08:04:28 2020 " "Processing started: Thu Oct 15 08:04:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602759868981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602759868981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602759868981 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602759869092 ""}
{ "Info" "0" "" "Project  = Relogio" {  } {  } 0 0 "Project  = Relogio" 0 0 "Fitter" 0 0 1602759869093 ""}
{ "Info" "0" "" "Revision = Relogio" {  } {  } 0 0 "Revision = Relogio" 0 0 "Fitter" 0 0 1602759869093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602759869321 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Relogio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Relogio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602759869333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602759869383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602759869383 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602759869700 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602759869725 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602759869883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602759874832 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 351 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 351 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602759874974 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602759874974 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602759874975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602759874982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602759874983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602759874986 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602759874987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602759874987 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602759874988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602759876186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602759876186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout " "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602759876193 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602759876193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602759876197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602759876199 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602759876199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602759876257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602759876258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602759876258 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602759876333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602759879804 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602759880120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602759908749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602759926653 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602759928236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602759928236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602759929795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602759934383 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602759934383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602759943268 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602759943268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602759943271 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.68 " "Total time spent on timing analysis during the Fitter is 2.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602759945801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602759945819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602759947178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602759947178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602759948444 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602759953215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/output_files/Relogio.fit.smsg " "Generated suppressed messages file C:/Users/mathe/OneDrive/햞ea de Trabalho/Projeto1-DesignComp/Relogio/output_files/Relogio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602759953581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5933 " "Peak virtual memory: 5933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602759954750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 08:05:54 2020 " "Processing ended: Thu Oct 15 08:05:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602759954750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602759954750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602759954750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602759954750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602759956567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602759956567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 08:05:56 2020 " "Processing started: Thu Oct 15 08:05:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602759956567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602759956567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602759956568 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602759960651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602759960991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 08:06:00 2020 " "Processing ended: Thu Oct 15 08:06:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602759960991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602759960991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602759960991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602759960991 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602759961798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602759962650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602759962651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 08:06:02 2020 " "Processing started: Thu Oct 15 08:06:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602759962651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1602759962651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Relogio -c Relogio " "Command: quartus_sta Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1602759962651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1602759962769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1602759963540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759963584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759963584 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1602759964146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759964147 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602759964151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602759964151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602759964151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout " "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602759964155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602759964155 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1602759964157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602759964157 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1602759964158 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1602759964171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602759964338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602759964338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.338 " "Worst-case setup slack is -9.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.338           -2804.395 CLOCK_50  " "   -9.338           -2804.395 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759964370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759964385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.051 " "Worst-case recovery slack is -4.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.051              -4.051 SW\[0\]  " "   -4.051              -4.051 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759964472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.862 " "Worst-case removal slack is 0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 SW\[0\]  " "    0.862               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759964499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.872 " "Worst-case minimum pulse width slack is -0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -1.537 SW\[0\]  " "   -0.872              -1.537 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -327.140 CLOCK_50  " "   -0.538            -327.140 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759964525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759964525 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1602759964592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1602759964633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1602759966468 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout " "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602759966719 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602759966719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602759966719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602759966744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602759966744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.377 " "Worst-case setup slack is -9.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.377           -2819.494 CLOCK_50  " "   -9.377           -2819.494 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759966760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50  " "    0.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759966837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.192 " "Worst-case recovery slack is -4.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.192              -4.192 SW\[0\]  " "   -4.192              -4.192 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759966878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 SW\[0\]  " "    0.889               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759966885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.877 " "Worst-case minimum pulse width slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -1.599 SW\[0\]  " "   -0.877              -1.599 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -292.299 CLOCK_50  " "   -0.538            -292.299 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759966922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759966922 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1602759966991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1602759967208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1602759969312 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout " "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602759969406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602759969406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602759969406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602759969414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602759969414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.329 " "Worst-case setup slack is -4.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.329           -1246.067 CLOCK_50  " "   -4.329           -1246.067 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.811 " "Worst-case recovery slack is -1.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811              -1.811 SW\[0\]  " "   -1.811              -1.811 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.430 " "Worst-case removal slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 SW\[0\]  " "    0.430               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.900 " "Worst-case minimum pulse width slack is -0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900              -2.313 SW\[0\]  " "   -0.900              -2.313 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406            -167.473 CLOCK_50  " "   -0.406            -167.473 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969542 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1602759969578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout " "Cell: interfaceBaseTempo\|muxBaseTempo\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602759969770 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602759969770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602759969770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602759969777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602759969777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.813 " "Worst-case setup slack is -3.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.813           -1094.214 CLOCK_50  " "   -3.813           -1094.214 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 CLOCK_50  " "    0.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.636 " "Worst-case recovery slack is -1.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636              -1.636 SW\[0\]  " "   -1.636              -1.636 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.403 " "Worst-case removal slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 SW\[0\]  " "    0.403               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.874 " "Worst-case minimum pulse width slack is -0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874              -2.360 SW\[0\]  " "   -0.874              -2.360 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445            -201.373 CLOCK_50  " "   -0.445            -201.373 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602759969871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602759969871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1602759972541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1602759972544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5056 " "Peak virtual memory: 5056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602759972938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 08:06:12 2020 " "Processing ended: Thu Oct 15 08:06:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602759972938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602759972938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602759972938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1602759972938 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1602759973716 ""}
