Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul  9 16:44:37 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7s15ftgb196-1IL
| Speed File   : -1IL
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                          | 40         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[10] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[11] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[12] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[13] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[14] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[15] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[8] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sram_data_io[9] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on spi_miso_o relative to clock(s) clk_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[10] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[11] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[12] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[13] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[14] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[15] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[16] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[8] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on sram_address_o[9] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on sram_oe_n_o relative to clock(s) clk_i
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on sram_we_n_o relative to clock(s) clk_i
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_i [get_ports clk_i] (Source: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc (Line: 10))
Previous: create_clock -period 10.000 [get_ports clk_i] (Source: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_i [get_ports clk_i] (Source: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc (Line: 10))
Previous: create_clock -period 10.000 [get_ports clk_i] (Source: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


