<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cordiccart2pol</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.238</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>30</Best-caseLatency>
            <Average-caseLatency>30</Average-caseLatency>
            <Worst-caseLatency>30</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
            <Interval-min>31</Interval-min>
            <Interval-max>31</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_27_1>
                <TripCount>16</TripCount>
                <Latency>16</Latency>
                <AbsoluteTimeLatency>160</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_27_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>1</DSP>
            <FF>1201</FF>
            <LUT>3812</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>cordiccart2pol</ModuleName>
            <BindInstances>man_V_1_fu_342_p2 F2_fu_355_p2 add_ln590_fu_367_p2 sub_ln590_fu_373_p2 man_V_4_fu_516_p2 F2_1_fu_529_p2 add_ln590_1_fu_541_p2 sub_ln590_1_fu_547_p2 x_i_V_1_fu_780_p2 y_i_V_7_fu_786_p2 add_ln870_fu_846_p2 x_i_V_3_fu_886_p2 y_i_V_9_fu_892_p2 theta_i_V_1_fu_935_p2 x_i_V_4_fu_898_p2 y_i_V_10_fu_904_p2 theta_i_V_2_fu_941_p2 mul_mul_17s_13ns_31_4_1_U3 tmp_V_fu_986_p2 sub_ln997_fu_1033_p2 lsb_index_fu_1039_p2 sub_ln1000_fu_1148_p2 sub_ln1008_fu_1324_p2 add_ln1007_fu_1338_p2 m_1_fu_1366_p2 sub_ln1017_fu_1467_p2 add_ln1017_fu_1472_p2 tmp_V_2_fu_1085_p2 sub_ln997_1_fu_1125_p2 lsb_index_1_fu_1227_p2 sub_ln1000_1_fu_1248_p2 add_ln1002_fu_1294_p2 add_ln1011_fu_1393_p2 sub_ln1012_fu_1408_p2 m_5_fu_1433_p2 sub_ln1017_1_fu_1519_p2 add_ln1017_1_fu_1524_p2 angles_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cordiccart2pol</Name>
            <Loops>
                <VITIS_LOOP_27_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.238</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1>
                        <Name>VITIS_LOOP_27_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_27_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3812</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_342_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:494" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_355_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:681" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_367_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:681" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_373_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:681" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_4_fu_516_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:494" URAM="0" VARIABLE="man_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_1_fu_529_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:681" URAM="0" VARIABLE="F2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_1_fu_541_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:681" URAM="0" VARIABLE="add_ln590_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_1_fu_547_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:681" URAM="0" VARIABLE="sub_ln590_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_i_V_1_fu_780_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="x_i_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_i_V_7_fu_786_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="y_i_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_846_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_i_V_3_fu_886_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="x_i_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_i_V_9_fu_892_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="y_i_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="theta_i_V_1_fu_935_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="theta_i_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_i_V_4_fu_898_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="x_i_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_i_V_10_fu_904_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="y_i_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="theta_i_V_2_fu_941_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="theta_i_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_13ns_31_4_1_U3" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_986_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:992" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln997_fu_1033_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:997" URAM="0" VARIABLE="sub_ln997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_1039_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:997" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1000_fu_1148_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1000" URAM="0" VARIABLE="sub_ln1000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1008_fu_1324_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1008" URAM="0" VARIABLE="sub_ln1008"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1007_fu_1338_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1007" URAM="0" VARIABLE="add_ln1007"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_1_fu_1366_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1014" URAM="0" VARIABLE="m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln1017_fu_1467_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1017" URAM="0" VARIABLE="sub_ln1017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1017_fu_1472_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1017" URAM="0" VARIABLE="add_ln1017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_2_fu_1085_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:992" URAM="0" VARIABLE="tmp_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln997_1_fu_1125_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:997" URAM="0" VARIABLE="sub_ln997_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_1_fu_1227_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:997" URAM="0" VARIABLE="lsb_index_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1000_1_fu_1248_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1000" URAM="0" VARIABLE="sub_ln1000_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1002_fu_1294_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1002" URAM="0" VARIABLE="add_ln1002"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1011_fu_1393_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1011" URAM="0" VARIABLE="add_ln1011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1012_fu_1408_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1012" URAM="0" VARIABLE="sub_ln1012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_5_fu_1433_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1014" URAM="0" VARIABLE="m_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln1017_1_fu_1519_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1017" URAM="0" VARIABLE="sub_ln1017_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1017_1_fu_1524_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1017" URAM="0" VARIABLE="add_ln1017_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="angles_V_U" SOURCE="" URAM="0" VARIABLE="angles_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized2/cordiccart2pol.zip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="y" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="r" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="r_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="theta" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="theta" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="theta_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="x" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x18" name="y" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x20" name="r" access="R" description="Data signal of r" range="32">
                    <fields>
                        <field offset="0" width="32" name="r" access="R" description="Bit 31 to 0 of r"/>
                    </fields>
                </register>
                <register offset="0x24" name="r_ctrl" access="R" description="Control signal of r" range="32">
                    <fields>
                        <field offset="0" width="1" name="r_ap_vld" access="R" description="Control signal r_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="theta" access="R" description="Data signal of theta" range="32">
                    <fields>
                        <field offset="0" width="32" name="theta" access="R" description="Bit 31 to 0 of theta"/>
                    </fields>
                </register>
                <register offset="0x34" name="theta_ctrl" access="R" description="Control signal of theta" range="32">
                    <fields>
                        <field offset="0" width="1" name="theta_ap_vld" access="R" description="Control signal theta_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="r"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="theta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">in, float</column>
                    <column name="y">in, float</column>
                    <column name="r">out, float*</column>
                    <column name="theta">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Info</keys>
                    <column name="x">s_axi_control x, register, offset=0x10 range=32</column>
                    <column name="y">s_axi_control y, register, offset=0x18 range=32</column>
                    <column name="r">s_axi_control r, register, offset=0x20 range=32</column>
                    <column name="r">s_axi_control r_ctrl, register, offset=0x24 range=32</column>
                    <column name="theta">s_axi_control theta, register, offset=0x30 range=32</column>
                    <column name="theta">s_axi_control theta_ctrl, register, offset=0x34 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

