// Seed: 2865849047
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    input  tri  id_2,
    output tri0 id_3
);
  wire [-1 'b0 : 'd0] id_5;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4#(
        .id_13(-1'd0),
        .id_14(1),
        .id_15(-1)
    ),
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    input wor id_9,
    output wire id_10,
    output supply0 id_11
);
  assign id_15 = -1;
  and primCall (id_11, id_5, id_1, id_15, id_2, id_13, id_9, id_7);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
