# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.5

# compile CXX with /usr/bin/arm-linux-gnueabihf-g++-5
CXX_FLAGS =  -std=c++11 -g -g  

CXX_DEFINES = -DROSCONSOLE_BACKEND_LOG4CXX -DROS_BUILD_SHARED_LIBS=1 -DROS_PACKAGE_NAME=\"triangulation\" -Dsoc_cv_av

CXX_INCLUDES = -I/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/catkin/src/triangulation/arm/usr/include -I/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/catkin/src/triangulation/arm/usr/include/arm-linux-gnueabihf -I/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/catkin/src/triangulation/include -I/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/catkin/src/triangulation/lib -I/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/catkin/devel/include -I/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/catkin/src/triang_communication/triangulation_msg/include -I/opt/ros/kinetic/include -I/opt/ros/kinetic/share/xmlrpcpp/cmake/../../../include/xmlrpcpp -I/home/roboy/intelFPGA/18.0/embedded/ip/altera/hps/altera_hps/hwlib/soc_cv_av -I/home/roboy/intelFPGA/18.0/embedded/ip/altera/hps/altera_hps/hwlib/include -I/home/roboy/intelFPGA/18.0/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av 

