
mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d618  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  0800d8e8  0800d8e8  0001d8e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800dc58  0800dc58  0001dc58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800dc60  0800dc60  0001dc60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800dc64  0800dc64  0001dc64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000004c0  24000000  0800dc68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002eac  240004c0  0800e128  000204c0  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  2400336c  0800e128  0002336c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000204c0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00031e81  00000000  00000000  000204ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000402e  00000000  00000000  0005236f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001c00  00000000  00000000  000563a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001b00  00000000  00000000  00057fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00006c06  00000000  00000000  00059aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f9b2  00000000  00000000  000606a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159c95  00000000  00000000  00080058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000d1  00000000  00000000  001d9ced  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000078bc  00000000  00000000  001d9dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240004c0 	.word	0x240004c0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800d8d0 	.word	0x0800d8d0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240004c4 	.word	0x240004c4
 800030c:	0800d8d0 	.word	0x0800d8d0

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <WM8994_Init>:
  * @param pObj pointer to component object
  * @param pInit pointer de component init structure
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8994_Init(WM8994_Object_t *pObj, WM8994_Init_t *pInit)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
  int32_t ret;
  static uint8_t ColdStartup = 1;
  uint16_t tmp;
  
  /* wm8994 Errata Work-Arounds */
  tmp = 0x0003;
 8000612:	2303      	movs	r3, #3
 8000614:	817b      	strh	r3, [r7, #10]
  ret = wm8994_write_reg(&pObj->Ctx, 0x102, &tmp, 2);
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	f103 0018 	add.w	r0, r3, #24
 800061c:	f107 020a 	add.w	r2, r7, #10
 8000620:	2302      	movs	r3, #2
 8000622:	f44f 7181 	mov.w	r1, #258	; 0x102
 8000626:	f001 fdb9 	bl	800219c <wm8994_write_reg>
 800062a:	60f8      	str	r0, [r7, #12]
  tmp = 0x0000;
 800062c:	2300      	movs	r3, #0
 800062e:	817b      	strh	r3, [r7, #10]
  ret += wm8994_write_reg(&pObj->Ctx, 0x817, &tmp, 2);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f103 0018 	add.w	r0, r3, #24
 8000636:	f107 020a 	add.w	r2, r7, #10
 800063a:	2302      	movs	r3, #2
 800063c:	f640 0117 	movw	r1, #2071	; 0x817
 8000640:	f001 fdac 	bl	800219c <wm8994_write_reg>
 8000644:	4602      	mov	r2, r0
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	4413      	add	r3, r2
 800064a:	60fb      	str	r3, [r7, #12]
  ret += wm8994_write_reg(&pObj->Ctx, 0x102, &tmp, 2);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f103 0018 	add.w	r0, r3, #24
 8000652:	f107 020a 	add.w	r2, r7, #10
 8000656:	2302      	movs	r3, #2
 8000658:	f44f 7181 	mov.w	r1, #258	; 0x102
 800065c:	f001 fd9e 	bl	800219c <wm8994_write_reg>
 8000660:	4602      	mov	r2, r0
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	4413      	add	r3, r2
 8000666:	60fb      	str	r3, [r7, #12]
  
  /* Enable VMID soft start (fast), Start-up Bias Current Enabled: 0x006C at reg 0x39 */
  /* Bias Enable */
  tmp = 0x006C;
 8000668:	236c      	movs	r3, #108	; 0x6c
 800066a:	817b      	strh	r3, [r7, #10]
  ret += wm8994_write_reg(&pObj->Ctx, WM8994_ANTIPOP2, &tmp, 2);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f103 0018 	add.w	r0, r3, #24
 8000672:	f107 020a 	add.w	r2, r7, #10
 8000676:	2302      	movs	r3, #2
 8000678:	2139      	movs	r1, #57	; 0x39
 800067a:	f001 fd8f 	bl	800219c <wm8994_write_reg>
 800067e:	4602      	mov	r2, r0
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	4413      	add	r3, r2
 8000684:	60fb      	str	r3, [r7, #12]
  
  /* Enable bias generator, Enable VMID */
  if (pInit->InputDevice != WM8994_IN_NONE)
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d00f      	beq.n	80006ae <WM8994_Init+0xa6>
  {
    tmp = 0x0013;
 800068e:	2313      	movs	r3, #19
 8000690:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);  
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f103 0018 	add.w	r0, r3, #24
 8000698:	f107 020a 	add.w	r2, r7, #10
 800069c:	2302      	movs	r3, #2
 800069e:	2101      	movs	r1, #1
 80006a0:	f001 fd7c 	bl	800219c <wm8994_write_reg>
 80006a4:	4602      	mov	r2, r0
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	4413      	add	r3, r2
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	e00e      	b.n	80006cc <WM8994_Init+0xc4>
  }
  else
  { 
    tmp = 0x0003;
 80006ae:	2303      	movs	r3, #3
 80006b0:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	f103 0018 	add.w	r0, r3, #24
 80006b8:	f107 020a 	add.w	r2, r7, #10
 80006bc:	2302      	movs	r3, #2
 80006be:	2101      	movs	r1, #1
 80006c0:	f001 fd6c 	bl	800219c <wm8994_write_reg>
 80006c4:	4602      	mov	r2, r0
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4413      	add	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
  }
  
  /* Add Delay */
  (void)WM8994_Delay(pObj, 50);
 80006cc:	2132      	movs	r1, #50	; 0x32
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f001 fcec 	bl	80020ac <WM8994_Delay>
  
  /* Path Configurations for output */
  switch (pInit->OutputDevice)
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	2b03      	cmp	r3, #3
 80006da:	f200 8141 	bhi.w	8000960 <WM8994_Init+0x358>
 80006de:	a201      	add	r2, pc, #4	; (adr r2, 80006e4 <WM8994_Init+0xdc>)
 80006e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e4:	080009fb 	.word	0x080009fb
 80006e8:	080006f5 	.word	0x080006f5
 80006ec:	0800078f 	.word	0x0800078f
 80006f0:	08000829 	.word	0x08000829
  {
  case WM8994_OUT_SPEAKER: 
    /* Enable DAC1 (Left), Enable DAC1 (Right),
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    tmp = 0x0C0C;
 80006f4:	f640 430c 	movw	r3, #3084	; 0xc0c
 80006f8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	f103 0018 	add.w	r0, r3, #24
 8000700:	f107 020a 	add.w	r2, r7, #10
 8000704:	2302      	movs	r3, #2
 8000706:	2105      	movs	r1, #5
 8000708:	f001 fd48 	bl	800219c <wm8994_write_reg>
 800070c:	4602      	mov	r2, r0
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	4413      	add	r3, r2
 8000712:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    tmp = 0x0000;
 8000714:	2300      	movs	r3, #0
 8000716:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f103 0018 	add.w	r0, r3, #24
 800071e:	f107 020a 	add.w	r2, r7, #10
 8000722:	2302      	movs	r3, #2
 8000724:	f240 6101 	movw	r1, #1537	; 0x601
 8000728:	f001 fd38 	bl	800219c <wm8994_write_reg>
 800072c:	4602      	mov	r2, r0
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	4413      	add	r3, r2
 8000732:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f103 0018 	add.w	r0, r3, #24
 800073a:	f107 020a 	add.w	r2, r7, #10
 800073e:	2302      	movs	r3, #2
 8000740:	f240 6102 	movw	r1, #1538	; 0x602
 8000744:	f001 fd2a 	bl	800219c <wm8994_write_reg>
 8000748:	4602      	mov	r2, r0
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	4413      	add	r3, r2
 800074e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    tmp = 0x0002;
 8000750:	2302      	movs	r3, #2
 8000752:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f103 0018 	add.w	r0, r3, #24
 800075a:	f107 020a 	add.w	r2, r7, #10
 800075e:	2302      	movs	r3, #2
 8000760:	f240 6104 	movw	r1, #1540	; 0x604
 8000764:	f001 fd1a 	bl	800219c <wm8994_write_reg>
 8000768:	4602      	mov	r2, r0
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f103 0018 	add.w	r0, r3, #24
 8000776:	f107 020a 	add.w	r2, r7, #10
 800077a:	2302      	movs	r3, #2
 800077c:	f240 6105 	movw	r1, #1541	; 0x605
 8000780:	f001 fd0c 	bl	800219c <wm8994_write_reg>
 8000784:	4602      	mov	r2, r0
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	4413      	add	r3, r2
 800078a:	60fb      	str	r3, [r7, #12]
    break;
 800078c:	e136      	b.n	80009fc <WM8994_Init+0x3f4>
    
  case WM8994_OUT_HEADPHONE:    
    /* Disable DAC1 (Left), Disable DAC1 (Right),
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    tmp = 0x0303;
 800078e:	f240 3303 	movw	r3, #771	; 0x303
 8000792:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	f103 0018 	add.w	r0, r3, #24
 800079a:	f107 020a 	add.w	r2, r7, #10
 800079e:	2302      	movs	r3, #2
 80007a0:	2105      	movs	r1, #5
 80007a2:	f001 fcfb 	bl	800219c <wm8994_write_reg>
 80007a6:	4602      	mov	r2, r0
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	4413      	add	r3, r2
 80007ac:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    tmp = 0x0001;
 80007ae:	2301      	movs	r3, #1
 80007b0:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	f103 0018 	add.w	r0, r3, #24
 80007b8:	f107 020a 	add.w	r2, r7, #10
 80007bc:	2302      	movs	r3, #2
 80007be:	f240 6101 	movw	r1, #1537	; 0x601
 80007c2:	f001 fceb 	bl	800219c <wm8994_write_reg>
 80007c6:	4602      	mov	r2, r0
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	4413      	add	r3, r2
 80007cc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	f103 0018 	add.w	r0, r3, #24
 80007d4:	f107 020a 	add.w	r2, r7, #10
 80007d8:	2302      	movs	r3, #2
 80007da:	f240 6102 	movw	r1, #1538	; 0x602
 80007de:	f001 fcdd 	bl	800219c <wm8994_write_reg>
 80007e2:	4602      	mov	r2, r0
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	4413      	add	r3, r2
 80007e8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    tmp = 0x0000;
 80007ea:	2300      	movs	r3, #0
 80007ec:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	f103 0018 	add.w	r0, r3, #24
 80007f4:	f107 020a 	add.w	r2, r7, #10
 80007f8:	2302      	movs	r3, #2
 80007fa:	f240 6104 	movw	r1, #1540	; 0x604
 80007fe:	f001 fccd 	bl	800219c <wm8994_write_reg>
 8000802:	4602      	mov	r2, r0
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	4413      	add	r3, r2
 8000808:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f103 0018 	add.w	r0, r3, #24
 8000810:	f107 020a 	add.w	r2, r7, #10
 8000814:	2302      	movs	r3, #2
 8000816:	f240 6105 	movw	r1, #1541	; 0x605
 800081a:	f001 fcbf 	bl	800219c <wm8994_write_reg>
 800081e:	4602      	mov	r2, r0
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	4413      	add	r3, r2
 8000824:	60fb      	str	r3, [r7, #12]
    break;
 8000826:	e0e9      	b.n	80009fc <WM8994_Init+0x3f4>
    
  case WM8994_OUT_BOTH:
    if (pInit->InputDevice == WM8994_IN_MIC1_MIC2)
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b05      	cmp	r3, #5
 800082e:	d14a      	bne.n	80008c6 <WM8994_Init+0x2be>
    {
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      also Enable DAC2 (Left), Enable DAC2 (Right)*/
      tmp = 0x0F0F;
 8000830:	f640 730f 	movw	r3, #3855	; 0xf0f
 8000834:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	f103 0018 	add.w	r0, r3, #24
 800083c:	f107 020a 	add.w	r2, r7, #10
 8000840:	2302      	movs	r3, #2
 8000842:	2105      	movs	r1, #5
 8000844:	f001 fcaa 	bl	800219c <wm8994_write_reg>
 8000848:	4602      	mov	r2, r0
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	4413      	add	r3, r2
 800084e:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
      Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
      tmp = 0x0003;
 8000850:	2303      	movs	r3, #3
 8000852:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f103 0018 	add.w	r0, r3, #24
 800085a:	f107 020a 	add.w	r2, r7, #10
 800085e:	2302      	movs	r3, #2
 8000860:	f240 6101 	movw	r1, #1537	; 0x601
 8000864:	f001 fc9a 	bl	800219c <wm8994_write_reg>
 8000868:	4602      	mov	r2, r0
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	4413      	add	r3, r2
 800086e:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
      Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	f103 0018 	add.w	r0, r3, #24
 8000876:	f107 020a 	add.w	r2, r7, #10
 800087a:	2302      	movs	r3, #2
 800087c:	f240 6102 	movw	r1, #1538	; 0x602
 8000880:	f001 fc8c 	bl	800219c <wm8994_write_reg>
 8000884:	4602      	mov	r2, r0
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	4413      	add	r3, r2
 800088a:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
      Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	f103 0018 	add.w	r0, r3, #24
 8000892:	f107 020a 	add.w	r2, r7, #10
 8000896:	2302      	movs	r3, #2
 8000898:	f240 6104 	movw	r1, #1540	; 0x604
 800089c:	f001 fc7e 	bl	800219c <wm8994_write_reg>
 80008a0:	4602      	mov	r2, r0
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	4413      	add	r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
      Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */       
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f103 0018 	add.w	r0, r3, #24
 80008ae:	f107 020a 	add.w	r2, r7, #10
 80008b2:	2302      	movs	r3, #2
 80008b4:	f240 6105 	movw	r1, #1541	; 0x605
 80008b8:	f001 fc70 	bl	800219c <wm8994_write_reg>
 80008bc:	4602      	mov	r2, r0
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	4413      	add	r3, r2
 80008c2:	60fb      	str	r3, [r7, #12]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
      
      /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
    }
    break;
 80008c4:	e09a      	b.n	80009fc <WM8994_Init+0x3f4>
      tmp = 0x0F0F;
 80008c6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80008ca:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	f103 0018 	add.w	r0, r3, #24
 80008d2:	f107 020a 	add.w	r2, r7, #10
 80008d6:	2302      	movs	r3, #2
 80008d8:	2105      	movs	r1, #5
 80008da:	f001 fc5f 	bl	800219c <wm8994_write_reg>
 80008de:	4602      	mov	r2, r0
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	4413      	add	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]
      tmp = 0x0001;
 80008e6:	2301      	movs	r3, #1
 80008e8:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	f103 0018 	add.w	r0, r3, #24
 80008f0:	f107 020a 	add.w	r2, r7, #10
 80008f4:	2302      	movs	r3, #2
 80008f6:	f240 6101 	movw	r1, #1537	; 0x601
 80008fa:	f001 fc4f 	bl	800219c <wm8994_write_reg>
 80008fe:	4602      	mov	r2, r0
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	4413      	add	r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f103 0018 	add.w	r0, r3, #24
 800090c:	f107 020a 	add.w	r2, r7, #10
 8000910:	2302      	movs	r3, #2
 8000912:	f240 6102 	movw	r1, #1538	; 0x602
 8000916:	f001 fc41 	bl	800219c <wm8994_write_reg>
 800091a:	4602      	mov	r2, r0
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	4413      	add	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
      tmp = 0x0002;
 8000922:	2302      	movs	r3, #2
 8000924:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f103 0018 	add.w	r0, r3, #24
 800092c:	f107 020a 	add.w	r2, r7, #10
 8000930:	2302      	movs	r3, #2
 8000932:	f240 6104 	movw	r1, #1540	; 0x604
 8000936:	f001 fc31 	bl	800219c <wm8994_write_reg>
 800093a:	4602      	mov	r2, r0
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	4413      	add	r3, r2
 8000940:	60fb      	str	r3, [r7, #12]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f103 0018 	add.w	r0, r3, #24
 8000948:	f107 020a 	add.w	r2, r7, #10
 800094c:	2302      	movs	r3, #2
 800094e:	f240 6105 	movw	r1, #1541	; 0x605
 8000952:	f001 fc23 	bl	800219c <wm8994_write_reg>
 8000956:	4602      	mov	r2, r0
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	4413      	add	r3, r2
 800095c:	60fb      	str	r3, [r7, #12]
    break;
 800095e:	e04d      	b.n	80009fc <WM8994_Init+0x3f4>
    break;
  case WM8994_OUT_AUTO :
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right),
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    tmp = 0x0303;
 8000960:	f240 3303 	movw	r3, #771	; 0x303
 8000964:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f103 0018 	add.w	r0, r3, #24
 800096c:	f107 020a 	add.w	r2, r7, #10
 8000970:	2302      	movs	r3, #2
 8000972:	2105      	movs	r1, #5
 8000974:	f001 fc12 	bl	800219c <wm8994_write_reg>
 8000978:	4602      	mov	r2, r0
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	4413      	add	r3, r2
 800097e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    tmp = 0x0001;
 8000980:	2301      	movs	r3, #1
 8000982:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	f103 0018 	add.w	r0, r3, #24
 800098a:	f107 020a 	add.w	r2, r7, #10
 800098e:	2302      	movs	r3, #2
 8000990:	f240 6101 	movw	r1, #1537	; 0x601
 8000994:	f001 fc02 	bl	800219c <wm8994_write_reg>
 8000998:	4602      	mov	r2, r0
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	4413      	add	r3, r2
 800099e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f103 0018 	add.w	r0, r3, #24
 80009a6:	f107 020a 	add.w	r2, r7, #10
 80009aa:	2302      	movs	r3, #2
 80009ac:	f240 6102 	movw	r1, #1538	; 0x602
 80009b0:	f001 fbf4 	bl	800219c <wm8994_write_reg>
 80009b4:	4602      	mov	r2, r0
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	4413      	add	r3, r2
 80009ba:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    tmp = 0x0000;
 80009bc:	2300      	movs	r3, #0
 80009be:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f103 0018 	add.w	r0, r3, #24
 80009c6:	f107 020a 	add.w	r2, r7, #10
 80009ca:	2302      	movs	r3, #2
 80009cc:	f240 6104 	movw	r1, #1540	; 0x604
 80009d0:	f001 fbe4 	bl	800219c <wm8994_write_reg>
 80009d4:	4602      	mov	r2, r0
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	4413      	add	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f103 0018 	add.w	r0, r3, #24
 80009e2:	f107 020a 	add.w	r2, r7, #10
 80009e6:	2302      	movs	r3, #2
 80009e8:	f240 6105 	movw	r1, #1541	; 0x605
 80009ec:	f001 fbd6 	bl	800219c <wm8994_write_reg>
 80009f0:	4602      	mov	r2, r0
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	4413      	add	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
    break;
 80009f8:	e000      	b.n	80009fc <WM8994_Init+0x3f4>
    break;
 80009fa:	bf00      	nop
  }
  
  /* Path Configurations for input */
  switch (pInit->InputDevice)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3b01      	subs	r3, #1
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	f200 81e0 	bhi.w	8000dc8 <WM8994_Init+0x7c0>
 8000a08:	a201      	add	r2, pc, #4	; (adr r2, 8000a10 <WM8994_Init+0x408>)
 8000a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0e:	bf00      	nop
 8000a10:	08000bf9 	.word	0x08000bf9
 8000a14:	08000a25 	.word	0x08000a25
 8000a18:	08000ae3 	.word	0x08000ae3
 8000a1c:	08000dc9 	.word	0x08000dc9
 8000a20:	08000cb7 	.word	0x08000cb7
  {
  case WM8994_IN_MIC2 :
    /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
    * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
    * Enable Left ADC, Enable Right ADC */
    tmp = 0x0C30;
 8000a24:	f44f 6343 	mov.w	r3, #3120	; 0xc30
 8000a28:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_4, &tmp, 2);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	f103 0018 	add.w	r0, r3, #24
 8000a30:	f107 020a 	add.w	r2, r7, #10
 8000a34:	2302      	movs	r3, #2
 8000a36:	2104      	movs	r1, #4
 8000a38:	f001 fbb0 	bl	800219c <wm8994_write_reg>
 8000a3c:	4602      	mov	r2, r0
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	4413      	add	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]
    
    /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
    tmp = 0x00DB;
 8000a44:	23db      	movs	r3, #219	; 0xdb
 8000a46:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DRC2, &tmp, 2);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f103 0018 	add.w	r0, r3, #24
 8000a4e:	f107 020a 	add.w	r2, r7, #10
 8000a52:	2302      	movs	r3, #2
 8000a54:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8000a58:	f001 fba0 	bl	800219c <wm8994_write_reg>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	4413      	add	r3, r2
 8000a62:	60fb      	str	r3, [r7, #12]
    
    /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
    tmp = 0x6000;
 8000a64:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000a68:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_2, &tmp, 2);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f103 0018 	add.w	r0, r3, #24
 8000a70:	f107 020a 	add.w	r2, r7, #10
 8000a74:	2302      	movs	r3, #2
 8000a76:	2102      	movs	r1, #2
 8000a78:	f001 fb90 	bl	800219c <wm8994_write_reg>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	4413      	add	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]
    
    /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
    tmp = 0x0002;
 8000a84:	2302      	movs	r3, #2
 8000a86:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_LMR, &tmp, 2);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f103 0018 	add.w	r0, r3, #24
 8000a8e:	f107 020a 	add.w	r2, r7, #10
 8000a92:	2302      	movs	r3, #2
 8000a94:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8000a98:	f001 fb80 	bl	800219c <wm8994_write_reg>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_RMR, &tmp, 2);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f103 0018 	add.w	r0, r3, #24
 8000aaa:	f107 020a 	add.w	r2, r7, #10
 8000aae:	2302      	movs	r3, #2
 8000ab0:	f240 6109 	movw	r1, #1545	; 0x609
 8000ab4:	f001 fb72 	bl	800219c <wm8994_write_reg>
 8000ab8:	4602      	mov	r2, r0
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	4413      	add	r3, r2
 8000abe:	60fb      	str	r3, [r7, #12]
    
    /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
    tmp = 0x000E;
 8000ac0:	230e      	movs	r3, #14
 8000ac2:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_GPIO1, &tmp, 2);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f103 0018 	add.w	r0, r3, #24
 8000aca:	f107 020a 	add.w	r2, r7, #10
 8000ace:	2302      	movs	r3, #2
 8000ad0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000ad4:	f001 fb62 	bl	800219c <wm8994_write_reg>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	4413      	add	r3, r2
 8000ade:	60fb      	str	r3, [r7, #12]
    break;
 8000ae0:	e173      	b.n	8000dca <WM8994_Init+0x7c2>
    
  case WM8994_IN_LINE1 :
    /* IN1LN_TO_IN1L, IN1RN_TO_IN1R */
    tmp = 0x0011;
 8000ae2:	2311      	movs	r3, #17
 8000ae4:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_INPUT_MIXER_2, &tmp, 2);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f103 0018 	add.w	r0, r3, #24
 8000aec:	f107 020a 	add.w	r2, r7, #10
 8000af0:	2302      	movs	r3, #2
 8000af2:	2128      	movs	r1, #40	; 0x28
 8000af4:	f001 fb52 	bl	800219c <wm8994_write_reg>
 8000af8:	4602      	mov	r2, r0
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	4413      	add	r3, r2
 8000afe:	60fb      	str	r3, [r7, #12]
    
    /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
    tmp = 0x0035;
 8000b00:	2335      	movs	r3, #53	; 0x35
 8000b02:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_INPUT_MIXER_3, &tmp, 2);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f103 0018 	add.w	r0, r3, #24
 8000b0a:	f107 020a 	add.w	r2, r7, #10
 8000b0e:	2302      	movs	r3, #2
 8000b10:	2129      	movs	r1, #41	; 0x29
 8000b12:	f001 fb43 	bl	800219c <wm8994_write_reg>
 8000b16:	4602      	mov	r2, r0
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
    
    /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_INPUT_MIXER_4, &tmp, 2);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f103 0018 	add.w	r0, r3, #24
 8000b24:	f107 020a 	add.w	r2, r7, #10
 8000b28:	2302      	movs	r3, #2
 8000b2a:	212a      	movs	r1, #42	; 0x2a
 8000b2c:	f001 fb36 	bl	800219c <wm8994_write_reg>
 8000b30:	4602      	mov	r2, r0
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4413      	add	r3, r2
 8000b36:	60fb      	str	r3, [r7, #12]
    
    /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
    * Enable Left ADC, Enable Right ADC */
    tmp = 0x0303;
 8000b38:	f240 3303 	movw	r3, #771	; 0x303
 8000b3c:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_4, &tmp, 2);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f103 0018 	add.w	r0, r3, #24
 8000b44:	f107 020a 	add.w	r2, r7, #10
 8000b48:	2302      	movs	r3, #2
 8000b4a:	2104      	movs	r1, #4
 8000b4c:	f001 fb26 	bl	800219c <wm8994_write_reg>
 8000b50:	4602      	mov	r2, r0
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	4413      	add	r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]
    
    /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
    tmp = 0x00DB;
 8000b58:	23db      	movs	r3, #219	; 0xdb
 8000b5a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DRC1, &tmp, 2);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	f103 0018 	add.w	r0, r3, #24
 8000b62:	f107 020a 	add.w	r2, r7, #10
 8000b66:	2302      	movs	r3, #2
 8000b68:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000b6c:	f001 fb16 	bl	800219c <wm8994_write_reg>
 8000b70:	4602      	mov	r2, r0
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	4413      	add	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
    
    /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
    tmp = 0x6350;
 8000b78:	f246 3350 	movw	r3, #25424	; 0x6350
 8000b7c:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_2, &tmp, 2);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f103 0018 	add.w	r0, r3, #24
 8000b84:	f107 020a 	add.w	r2, r7, #10
 8000b88:	2302      	movs	r3, #2
 8000b8a:	2102      	movs	r1, #2
 8000b8c:	f001 fb06 	bl	800219c <wm8994_write_reg>
 8000b90:	4602      	mov	r2, r0
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	4413      	add	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]
    
    /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
    tmp = 0x0002;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_LMR, &tmp, 2);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f103 0018 	add.w	r0, r3, #24
 8000ba2:	f107 020a 	add.w	r2, r7, #10
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	f240 6106 	movw	r1, #1542	; 0x606
 8000bac:	f001 faf6 	bl	800219c <wm8994_write_reg>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_RMR, &tmp, 2);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f103 0018 	add.w	r0, r3, #24
 8000bbe:	f107 020a 	add.w	r2, r7, #10
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	f240 6107 	movw	r1, #1543	; 0x607
 8000bc8:	f001 fae8 	bl	800219c <wm8994_write_reg>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
    
    /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
    tmp = 0x800D;
 8000bd4:	f248 030d 	movw	r3, #32781	; 0x800d
 8000bd8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_GPIO1, &tmp, 2);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f103 0018 	add.w	r0, r3, #24
 8000be0:	f107 020a 	add.w	r2, r7, #10
 8000be4:	2302      	movs	r3, #2
 8000be6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000bea:	f001 fad7 	bl	800219c <wm8994_write_reg>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
    break;
 8000bf6:	e0e8      	b.n	8000dca <WM8994_Init+0x7c2>
    
  case WM8994_IN_MIC1 :
    /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
    * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
    * Enable Left ADC, Enable Right ADC */
    tmp = 0x030C;
 8000bf8:	f44f 7343 	mov.w	r3, #780	; 0x30c
 8000bfc:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_4, &tmp, 2);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	f103 0018 	add.w	r0, r3, #24
 8000c04:	f107 020a 	add.w	r2, r7, #10
 8000c08:	2302      	movs	r3, #2
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	f001 fac6 	bl	800219c <wm8994_write_reg>
 8000c10:	4602      	mov	r2, r0
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	4413      	add	r3, r2
 8000c16:	60fb      	str	r3, [r7, #12]
    
    /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
    tmp = 0x00DB;
 8000c18:	23db      	movs	r3, #219	; 0xdb
 8000c1a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DRC1, &tmp, 2);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	f103 0018 	add.w	r0, r3, #24
 8000c22:	f107 020a 	add.w	r2, r7, #10
 8000c26:	2302      	movs	r3, #2
 8000c28:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000c2c:	f001 fab6 	bl	800219c <wm8994_write_reg>
 8000c30:	4602      	mov	r2, r0
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	4413      	add	r3, r2
 8000c36:	60fb      	str	r3, [r7, #12]
    
    /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
    tmp = 0x6350;
 8000c38:	f246 3350 	movw	r3, #25424	; 0x6350
 8000c3c:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_2, &tmp, 2);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f103 0018 	add.w	r0, r3, #24
 8000c44:	f107 020a 	add.w	r2, r7, #10
 8000c48:	2302      	movs	r3, #2
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	f001 faa6 	bl	800219c <wm8994_write_reg>
 8000c50:	4602      	mov	r2, r0
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	4413      	add	r3, r2
 8000c56:	60fb      	str	r3, [r7, #12]
    
    /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
    tmp = 0x0002;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_LMR, &tmp, 2);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f103 0018 	add.w	r0, r3, #24
 8000c62:	f107 020a 	add.w	r2, r7, #10
 8000c66:	2302      	movs	r3, #2
 8000c68:	f240 6106 	movw	r1, #1542	; 0x606
 8000c6c:	f001 fa96 	bl	800219c <wm8994_write_reg>
 8000c70:	4602      	mov	r2, r0
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	4413      	add	r3, r2
 8000c76:	60fb      	str	r3, [r7, #12]
    
    /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_RMR, &tmp, 2);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f103 0018 	add.w	r0, r3, #24
 8000c7e:	f107 020a 	add.w	r2, r7, #10
 8000c82:	2302      	movs	r3, #2
 8000c84:	f240 6107 	movw	r1, #1543	; 0x607
 8000c88:	f001 fa88 	bl	800219c <wm8994_write_reg>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4413      	add	r3, r2
 8000c92:	60fb      	str	r3, [r7, #12]
    
    /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
    tmp = 0x000D;
 8000c94:	230d      	movs	r3, #13
 8000c96:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_GPIO1, &tmp, 2);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f103 0018 	add.w	r0, r3, #24
 8000c9e:	f107 020a 	add.w	r2, r7, #10
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000ca8:	f001 fa78 	bl	800219c <wm8994_write_reg>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
    break;
 8000cb4:	e089      	b.n	8000dca <WM8994_Init+0x7c2>
    
  case WM8994_IN_MIC1_MIC2 :
    /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
    * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
    * Enable Left ADC, Enable Right ADC */
    tmp = 0x0F3C;
 8000cb6:	f640 733c 	movw	r3, #3900	; 0xf3c
 8000cba:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_4, &tmp, 2);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f103 0018 	add.w	r0, r3, #24
 8000cc2:	f107 020a 	add.w	r2, r7, #10
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	2104      	movs	r1, #4
 8000cca:	f001 fa67 	bl	800219c <wm8994_write_reg>
 8000cce:	4602      	mov	r2, r0
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]
    
    /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
    tmp = 0x00DB;
 8000cd6:	23db      	movs	r3, #219	; 0xdb
 8000cd8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DRC2, &tmp, 2);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f103 0018 	add.w	r0, r3, #24
 8000ce0:	f107 020a 	add.w	r2, r7, #10
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8000cea:	f001 fa57 	bl	800219c <wm8994_write_reg>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	60fb      	str	r3, [r7, #12]
    
    /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DRC1, &tmp, 2);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f103 0018 	add.w	r0, r3, #24
 8000cfc:	f107 020a 	add.w	r2, r7, #10
 8000d00:	2302      	movs	r3, #2
 8000d02:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000d06:	f001 fa49 	bl	800219c <wm8994_write_reg>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4413      	add	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]
    
    /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
    tmp = 0x63A0;
 8000d12:	f246 33a0 	movw	r3, #25504	; 0x63a0
 8000d16:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_2, &tmp, 2);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f103 0018 	add.w	r0, r3, #24
 8000d1e:	f107 020a 	add.w	r2, r7, #10
 8000d22:	2302      	movs	r3, #2
 8000d24:	2102      	movs	r1, #2
 8000d26:	f001 fa39 	bl	800219c <wm8994_write_reg>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	4413      	add	r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
    
    /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
    tmp = 0x0002;
 8000d32:	2302      	movs	r3, #2
 8000d34:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_LMR, &tmp, 2);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f103 0018 	add.w	r0, r3, #24
 8000d3c:	f107 020a 	add.w	r2, r7, #10
 8000d40:	2302      	movs	r3, #2
 8000d42:	f240 6106 	movw	r1, #1542	; 0x606
 8000d46:	f001 fa29 	bl	800219c <wm8994_write_reg>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
    
    /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_RMR, &tmp, 2);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f103 0018 	add.w	r0, r3, #24
 8000d58:	f107 020a 	add.w	r2, r7, #10
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	f240 6107 	movw	r1, #1543	; 0x607
 8000d62:	f001 fa1b 	bl	800219c <wm8994_write_reg>
 8000d66:	4602      	mov	r2, r0
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_LMR, &tmp, 2);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f103 0018 	add.w	r0, r3, #24
 8000d74:	f107 020a 	add.w	r2, r7, #10
 8000d78:	2302      	movs	r3, #2
 8000d7a:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8000d7e:	f001 fa0d 	bl	800219c <wm8994_write_reg>
 8000d82:	4602      	mov	r2, r0
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	4413      	add	r3, r2
 8000d88:	60fb      	str	r3, [r7, #12]
    
    /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_RMR, &tmp, 2);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f103 0018 	add.w	r0, r3, #24
 8000d90:	f107 020a 	add.w	r2, r7, #10
 8000d94:	2302      	movs	r3, #2
 8000d96:	f240 6109 	movw	r1, #1545	; 0x609
 8000d9a:	f001 f9ff 	bl	800219c <wm8994_write_reg>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	4413      	add	r3, r2
 8000da4:	60fb      	str	r3, [r7, #12]
    
    /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
    tmp = 0x000D;
 8000da6:	230d      	movs	r3, #13
 8000da8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_GPIO1, &tmp, 2);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	f103 0018 	add.w	r0, r3, #24
 8000db0:	f107 020a 	add.w	r2, r7, #10
 8000db4:	2302      	movs	r3, #2
 8000db6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000dba:	f001 f9ef 	bl	800219c <wm8994_write_reg>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
    
    break;    
 8000dc6:	e000      	b.n	8000dca <WM8994_Init+0x7c2>
  case WM8994_IN_LINE2 :
  case WM8994_IN_NONE:      
  default:
    /* Actually, no other input devices supported */
    break;
 8000dc8:	bf00      	nop
  }
  
  /*  Clock Configurations */
  ret += WM8994_SetFrequency(pObj, pInit->Frequency);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	4619      	mov	r1, r3
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f000 fff9 	bl	8001dc8 <WM8994_SetFrequency>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
  
  if(pInit->InputDevice == WM8994_IN_MIC1_MIC2)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2b05      	cmp	r3, #5
 8000de4:	d11a      	bne.n	8000e1c <WM8994_Init+0x814>
  {
    /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
    ret += WM8994_SetResolution(pObj, WM8994_RESOLUTION_16b);
 8000de6:	2100      	movs	r1, #0
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f000 ff59 	bl	8001ca0 <WM8994_SetResolution>
 8000dee:	4602      	mov	r2, r0
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	4413      	add	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]
    ret += WM8994_SetProtocol(pObj, WM8994_PROTOCOL_DSP);
 8000df6:	2103      	movs	r1, #3
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f000 ffab 	bl	8001d54 <WM8994_SetProtocol>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4413      	add	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
    ret += wm8994_aif1_control1_adcr_src(&pObj->Ctx, 1);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	3318      	adds	r3, #24
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f001 faf3 	bl	80023f8 <wm8994_aif1_control1_adcr_src>
 8000e12:	4602      	mov	r2, r0
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4413      	add	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	e01b      	b.n	8000e54 <WM8994_Init+0x84c>
  }
  else
  {
    /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
    ret += WM8994_SetResolution(pObj, pInit->Resolution);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	4619      	mov	r1, r3
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 ff3c 	bl	8001ca0 <WM8994_SetResolution>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	60fb      	str	r3, [r7, #12]
    ret += WM8994_SetProtocol(pObj, WM8994_PROTOCOL_I2S);
 8000e30:	2102      	movs	r1, #2
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 ff8e 	bl	8001d54 <WM8994_SetProtocol>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]
    ret += wm8994_aif1_control1_adcr_src(&pObj->Ctx, 1);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3318      	adds	r3, #24
 8000e44:	2101      	movs	r1, #1
 8000e46:	4618      	mov	r0, r3
 8000e48:	f001 fad6 	bl	80023f8 <wm8994_aif1_control1_adcr_src>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	4413      	add	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]
  }
  
  /* slave mode */
  tmp = 0x0000;
 8000e54:	2300      	movs	r3, #0
 8000e56:	817b      	strh	r3, [r7, #10]
  ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_MASTER_SLAVE, &tmp, 2);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f103 0018 	add.w	r0, r3, #24
 8000e5e:	f107 020a 	add.w	r2, r7, #10
 8000e62:	2302      	movs	r3, #2
 8000e64:	f240 3102 	movw	r1, #770	; 0x302
 8000e68:	f001 f998 	bl	800219c <wm8994_write_reg>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	4413      	add	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  tmp = 0x000A;
 8000e74:	230a      	movs	r3, #10
 8000e76:	817b      	strh	r3, [r7, #10]
  ret += wm8994_write_reg(&pObj->Ctx, WM8994_CLOCKING1, &tmp, 2);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f103 0018 	add.w	r0, r3, #24
 8000e7e:	f107 020a 	add.w	r2, r7, #10
 8000e82:	2302      	movs	r3, #2
 8000e84:	f44f 7102 	mov.w	r1, #520	; 0x208
 8000e88:	f001 f988 	bl	800219c <wm8994_write_reg>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	4413      	add	r3, r2
 8000e92:	60fb      	str	r3, [r7, #12]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  tmp = 0x0001;
 8000e94:	2301      	movs	r3, #1
 8000e96:	817b      	strh	r3, [r7, #10]
  ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_CLOCKING1, &tmp, 2);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f103 0018 	add.w	r0, r3, #24
 8000e9e:	f107 020a 	add.w	r2, r7, #10
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ea8:	f001 f978 	bl	800219c <wm8994_write_reg>
 8000eac:	4602      	mov	r2, r0
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]
  
  if (pInit->OutputDevice != WM8994_OUT_NONE)  /* Audio output selected */  
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	f000 81c6 	beq.w	800124a <WM8994_Init+0xc42>
  {  
    if ((pInit->OutputDevice == WM8994_OUT_HEADPHONE) && (pInit->InputDevice == WM8994_IN_NONE))
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d164      	bne.n	8000f90 <WM8994_Init+0x988>
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d160      	bne.n	8000f90 <WM8994_Init+0x988>
    {    
      tmp = 0x0100;
 8000ece:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ed2:	817b      	strh	r3, [r7, #10]
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_1, &tmp, 2);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f103 0018 	add.w	r0, r3, #24
 8000eda:	f107 020a 	add.w	r2, r7, #10
 8000ede:	2302      	movs	r3, #2
 8000ee0:	212d      	movs	r1, #45	; 0x2d
 8000ee2:	f001 f95b 	bl	800219c <wm8994_write_reg>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	4413      	add	r3, r2
 8000eec:	60fb      	str	r3, [r7, #12]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_2, &tmp, 2);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f103 0018 	add.w	r0, r3, #24
 8000ef4:	f107 020a 	add.w	r2, r7, #10
 8000ef8:	2302      	movs	r3, #2
 8000efa:	212e      	movs	r1, #46	; 0x2e
 8000efc:	f001 f94e 	bl	800219c <wm8994_write_reg>
 8000f00:	4602      	mov	r2, r0
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	4413      	add	r3, r2
 8000f06:	60fb      	str	r3, [r7, #12]
      
      /* Startup sequence for Headphone */
      if(ColdStartup == 1U)
 8000f08:	4b52      	ldr	r3, [pc, #328]	; (8001054 <WM8994_Init+0xa4c>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d119      	bne.n	8000f44 <WM8994_Init+0x93c>
      {
        /* Enable/Start the write sequencer */
        tmp = 0x8100;
 8000f10:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8000f14:	817b      	strh	r3, [r7, #10]
        ret += wm8994_write_reg(&pObj->Ctx, WM8994_WRITE_SEQ_CTRL1, &tmp, 2);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f103 0018 	add.w	r0, r3, #24
 8000f1c:	f107 020a 	add.w	r2, r7, #10
 8000f20:	2302      	movs	r3, #2
 8000f22:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000f26:	f001 f939 	bl	800219c <wm8994_write_reg>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4413      	add	r3, r2
 8000f30:	60fb      	str	r3, [r7, #12]
        
        ColdStartup=0;
 8000f32:	4b48      	ldr	r3, [pc, #288]	; (8001054 <WM8994_Init+0xa4c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        (void)WM8994_Delay(pObj, 325);
 8000f38:	f240 1145 	movw	r1, #325	; 0x145
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f001 f8b5 	bl	80020ac <WM8994_Delay>
 8000f42:	e014      	b.n	8000f6e <WM8994_Init+0x966>
      }
      else 
      { 
        /* Headphone Warm Start-Up */
        tmp = 0x8108;
 8000f44:	f248 1308 	movw	r3, #33032	; 0x8108
 8000f48:	817b      	strh	r3, [r7, #10]
        ret += wm8994_write_reg(&pObj->Ctx, WM8994_WRITE_SEQ_CTRL1, &tmp, 2);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f103 0018 	add.w	r0, r3, #24
 8000f50:	f107 020a 	add.w	r2, r7, #10
 8000f54:	2302      	movs	r3, #2
 8000f56:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000f5a:	f001 f91f 	bl	800219c <wm8994_write_reg>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4413      	add	r3, r2
 8000f64:	60fb      	str	r3, [r7, #12]
        
        /* Add Delay */
        (void)WM8994_Delay(pObj, 50);
 8000f66:	2132      	movs	r1, #50	; 0x32
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f001 f89f 	bl	80020ac <WM8994_Delay>
      }
      
      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      tmp = 0x0000;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_FILTER1, &tmp, 2);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f103 0018 	add.w	r0, r3, #24
 8000f78:	f107 020a 	add.w	r2, r7, #10
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8000f82:	f001 f90b 	bl	800219c <wm8994_write_reg>
 8000f86:	4602      	mov	r2, r0
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	e0f4      	b.n	800117a <WM8994_Init+0xb72>
    else
    {
      /* Analog Output Configuration */
      
      /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
      tmp = 0x0300;
 8000f90:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f94:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_3, &tmp, 2);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f103 0018 	add.w	r0, r3, #24
 8000f9c:	f107 020a 	add.w	r2, r7, #10
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	2103      	movs	r1, #3
 8000fa4:	f001 f8fa 	bl	800219c <wm8994_write_reg>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
      
      /* Left Speaker Mixer Volume = 0dB */
      tmp = 0x0000;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPKMIXL_ATT, &tmp, 2);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f103 0018 	add.w	r0, r3, #24
 8000fba:	f107 020a 	add.w	r2, r7, #10
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	2122      	movs	r1, #34	; 0x22
 8000fc2:	f001 f8eb 	bl	800219c <wm8994_write_reg>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
      
      /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPKMIXR_ATT, &tmp, 2);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f103 0018 	add.w	r0, r3, #24
 8000fd4:	f107 020a 	add.w	r2, r7, #10
 8000fd8:	2302      	movs	r3, #2
 8000fda:	2123      	movs	r1, #35	; 0x23
 8000fdc:	f001 f8de 	bl	800219c <wm8994_write_reg>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	60fb      	str	r3, [r7, #12]
      
      /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
      Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
      tmp = 0x0300;
 8000fe8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fec:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPEAKER_MIXER, &tmp, 2);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f103 0018 	add.w	r0, r3, #24
 8000ff4:	f107 020a 	add.w	r2, r7, #10
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	2136      	movs	r1, #54	; 0x36
 8000ffc:	f001 f8ce 	bl	800219c <wm8994_write_reg>
 8001000:	4602      	mov	r2, r0
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	4413      	add	r3, r2
 8001006:	60fb      	str	r3, [r7, #12]
      
      /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
      tmp = 0x3003;
 8001008:	f243 0303 	movw	r3, #12291	; 0x3003
 800100c:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	f103 0018 	add.w	r0, r3, #24
 8001014:	f107 020a 	add.w	r2, r7, #10
 8001018:	2302      	movs	r3, #2
 800101a:	2101      	movs	r1, #1
 800101c:	f001 f8be 	bl	800219c <wm8994_write_reg>
 8001020:	4602      	mov	r2, r0
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4413      	add	r3, r2
 8001026:	60fb      	str	r3, [r7, #12]
      /* Headphone/Speaker Enable */
      
      if (pInit->InputDevice == WM8994_IN_MIC1_MIC2)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b05      	cmp	r3, #5
 800102e:	d113      	bne.n	8001058 <WM8994_Init+0xa50>
      {
        /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
        tmp = 0x0205;
 8001030:	f240 2305 	movw	r3, #517	; 0x205
 8001034:	817b      	strh	r3, [r7, #10]
        ret += wm8994_write_reg(&pObj->Ctx, WM8994_CLASS_W, &tmp, 2); 
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f103 0018 	add.w	r0, r3, #24
 800103c:	f107 020a 	add.w	r2, r7, #10
 8001040:	2302      	movs	r3, #2
 8001042:	2151      	movs	r1, #81	; 0x51
 8001044:	f001 f8aa 	bl	800219c <wm8994_write_reg>
 8001048:	4602      	mov	r2, r0
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	4413      	add	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	e011      	b.n	8001076 <WM8994_Init+0xa6e>
 8001052:	bf00      	nop
 8001054:	24000448 	.word	0x24000448
      }
      else
      {
        /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
        tmp = 0x0005;
 8001058:	2305      	movs	r3, #5
 800105a:	817b      	strh	r3, [r7, #10]
        ret += wm8994_write_reg(&pObj->Ctx, WM8994_CLASS_W, &tmp, 2);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f103 0018 	add.w	r0, r3, #24
 8001062:	f107 020a 	add.w	r2, r7, #10
 8001066:	2302      	movs	r3, #2
 8001068:	2151      	movs	r1, #81	; 0x51
 800106a:	f001 f897 	bl	800219c <wm8994_write_reg>
 800106e:	4602      	mov	r2, r0
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	4413      	add	r3, r2
 8001074:	60fb      	str	r3, [r7, #12]
      }
      
      /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
      /* idem for Speaker */
      tmp = 0x3303;
 8001076:	f243 3303 	movw	r3, #13059	; 0x3303
 800107a:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f103 0018 	add.w	r0, r3, #24
 8001082:	f107 020a 	add.w	r2, r7, #10
 8001086:	2302      	movs	r3, #2
 8001088:	2101      	movs	r1, #1
 800108a:	f001 f887 	bl	800219c <wm8994_write_reg>
 800108e:	4602      	mov	r2, r0
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	60fb      	str	r3, [r7, #12]
      
      /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
      tmp = 0x0022;
 8001096:	2322      	movs	r3, #34	; 0x22
 8001098:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_ANALOG_HP, &tmp, 2);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f103 0018 	add.w	r0, r3, #24
 80010a0:	f107 020a 	add.w	r2, r7, #10
 80010a4:	2302      	movs	r3, #2
 80010a6:	2160      	movs	r1, #96	; 0x60
 80010a8:	f001 f878 	bl	800219c <wm8994_write_reg>
 80010ac:	4602      	mov	r2, r0
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4413      	add	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]
      
      /* Enable Charge Pump */
      tmp = 0x9F25;
 80010b4:	f649 7325 	movw	r3, #40741	; 0x9f25
 80010b8:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_CHARGE_PUMP1, &tmp, 2);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f103 0018 	add.w	r0, r3, #24
 80010c0:	f107 020a 	add.w	r2, r7, #10
 80010c4:	2302      	movs	r3, #2
 80010c6:	214c      	movs	r1, #76	; 0x4c
 80010c8:	f001 f868 	bl	800219c <wm8994_write_reg>
 80010cc:	4602      	mov	r2, r0
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	4413      	add	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
      
      /* Add Delay */
      (void)WM8994_Delay(pObj, 15);
 80010d4:	210f      	movs	r1, #15
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 ffe8 	bl	80020ac <WM8994_Delay>
      
      tmp = 0x0001;
 80010dc:	2301      	movs	r3, #1
 80010de:	817b      	strh	r3, [r7, #10]
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_1, &tmp, 2);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f103 0018 	add.w	r0, r3, #24
 80010e6:	f107 020a 	add.w	r2, r7, #10
 80010ea:	2302      	movs	r3, #2
 80010ec:	212d      	movs	r1, #45	; 0x2d
 80010ee:	f001 f855 	bl	800219c <wm8994_write_reg>
 80010f2:	4602      	mov	r2, r0
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4413      	add	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_2, &tmp, 2);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f103 0018 	add.w	r0, r3, #24
 8001100:	f107 020a 	add.w	r2, r7, #10
 8001104:	2302      	movs	r3, #2
 8001106:	212e      	movs	r1, #46	; 0x2e
 8001108:	f001 f848 	bl	800219c <wm8994_write_reg>
 800110c:	4602      	mov	r2, r0
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	4413      	add	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
      
      /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
      /* idem for SPKOUTL and SPKOUTR */
      tmp = 0x0330;
 8001114:	f44f 734c 	mov.w	r3, #816	; 0x330
 8001118:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_3, &tmp, 2);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f103 0018 	add.w	r0, r3, #24
 8001120:	f107 020a 	add.w	r2, r7, #10
 8001124:	2302      	movs	r3, #2
 8001126:	2103      	movs	r1, #3
 8001128:	f001 f838 	bl	800219c <wm8994_write_reg>
 800112c:	4602      	mov	r2, r0
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4413      	add	r3, r2
 8001132:	60fb      	str	r3, [r7, #12]
      
      /* Enable DC Servo and trigger start-up mode on left and right channels */
      tmp = 0x0033;
 8001134:	2333      	movs	r3, #51	; 0x33
 8001136:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_DC_SERVO1, &tmp, 2);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f103 0018 	add.w	r0, r3, #24
 800113e:	f107 020a 	add.w	r2, r7, #10
 8001142:	2302      	movs	r3, #2
 8001144:	2154      	movs	r1, #84	; 0x54
 8001146:	f001 f829 	bl	800219c <wm8994_write_reg>
 800114a:	4602      	mov	r2, r0
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4413      	add	r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
      
      /* Add Delay */
      (void)WM8994_Delay(pObj, 257);
 8001152:	f240 1101 	movw	r1, #257	; 0x101
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f000 ffa8 	bl	80020ac <WM8994_Delay>
      
      /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
      tmp = 0x00EE;
 800115c:	23ee      	movs	r3, #238	; 0xee
 800115e:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_ANALOG_HP, &tmp, 2);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f103 0018 	add.w	r0, r3, #24
 8001166:	f107 020a 	add.w	r2, r7, #10
 800116a:	2302      	movs	r3, #2
 800116c:	2160      	movs	r1, #96	; 0x60
 800116e:	f001 f815 	bl	800219c <wm8994_write_reg>
 8001172:	4602      	mov	r2, r0
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4413      	add	r3, r2
 8001178:	60fb      	str	r3, [r7, #12]
    }
    
    /* Unmutes */
    
    /* Unmute DAC 1 (Left) */
    tmp = 0x00C0;
 800117a:	23c0      	movs	r3, #192	; 0xc0
 800117c:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_DAC1_LEFT_VOL, &tmp, 2);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f103 0018 	add.w	r0, r3, #24
 8001184:	f107 020a 	add.w	r2, r7, #10
 8001188:	2302      	movs	r3, #2
 800118a:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 800118e:	f001 f805 	bl	800219c <wm8994_write_reg>
 8001192:	4602      	mov	r2, r0
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4413      	add	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
    
    /* Unmute DAC 1 (Right) */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_DAC1_RIGHT_VOL, &tmp, 2);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f103 0018 	add.w	r0, r3, #24
 80011a0:	f107 020a 	add.w	r2, r7, #10
 80011a4:	2302      	movs	r3, #2
 80011a6:	f240 6111 	movw	r1, #1553	; 0x611
 80011aa:	f000 fff7 	bl	800219c <wm8994_write_reg>
 80011ae:	4602      	mov	r2, r0
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
    
    /* Unmute the AIF1 Timeslot 0 DAC path */
    tmp = 0x0010;
 80011b6:	2310      	movs	r3, #16
 80011b8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_FILTER1, &tmp, 2);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f103 0018 	add.w	r0, r3, #24
 80011c0:	f107 020a 	add.w	r2, r7, #10
 80011c4:	2302      	movs	r3, #2
 80011c6:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80011ca:	f000 ffe7 	bl	800219c <wm8994_write_reg>
 80011ce:	4602      	mov	r2, r0
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4413      	add	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
    
    /* Unmute DAC 2 (Left) */
    tmp = 0x00C0;
 80011d6:	23c0      	movs	r3, #192	; 0xc0
 80011d8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_DAC2_LEFT_VOL, &tmp, 2);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f103 0018 	add.w	r0, r3, #24
 80011e0:	f107 020a 	add.w	r2, r7, #10
 80011e4:	2302      	movs	r3, #2
 80011e6:	f240 6112 	movw	r1, #1554	; 0x612
 80011ea:	f000 ffd7 	bl	800219c <wm8994_write_reg>
 80011ee:	4602      	mov	r2, r0
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4413      	add	r3, r2
 80011f4:	60fb      	str	r3, [r7, #12]
    
    /* Unmute DAC 2 (Right) */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_DAC2_RIGHT_VOL, &tmp, 2);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f103 0018 	add.w	r0, r3, #24
 80011fc:	f107 020a 	add.w	r2, r7, #10
 8001200:	2302      	movs	r3, #2
 8001202:	f240 6113 	movw	r1, #1555	; 0x613
 8001206:	f000 ffc9 	bl	800219c <wm8994_write_reg>
 800120a:	4602      	mov	r2, r0
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	4413      	add	r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
    
    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    tmp = 0x0010;
 8001212:	2310      	movs	r3, #16
 8001214:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_FILTER1, &tmp, 2);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f103 0018 	add.w	r0, r3, #24
 800121c:	f107 020a 	add.w	r2, r7, #10
 8001220:	2302      	movs	r3, #2
 8001222:	f240 4122 	movw	r1, #1058	; 0x422
 8001226:	f000 ffb9 	bl	800219c <wm8994_write_reg>
 800122a:	4602      	mov	r2, r0
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	4413      	add	r3, r2
 8001230:	60fb      	str	r3, [r7, #12]
    
    /* Volume Control */
    ret += WM8994_SetVolume(pObj, VOLUME_OUTPUT, (uint8_t)pInit->Volume); 
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	461a      	mov	r2, r3
 800123a:	2101      	movs	r1, #1
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f000 f99f 	bl	8001580 <WM8994_SetVolume>
 8001242:	4602      	mov	r2, r0
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4413      	add	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
  }
  
  if (pInit->InputDevice != WM8994_IN_NONE) /* Audio input selected */
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	f000 80b5 	beq.w	80013be <WM8994_Init+0xdb6>
  {
    if ((pInit->InputDevice == WM8994_IN_MIC1) || (pInit->InputDevice == WM8994_IN_MIC2))
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d003      	beq.n	8001264 <WM8994_Init+0xc5c>
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b02      	cmp	r3, #2
 8001262:	d130      	bne.n	80012c6 <WM8994_Init+0xcbe>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      tmp = 0x0013;
 8001264:	2313      	movs	r3, #19
 8001266:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f103 0018 	add.w	r0, r3, #24
 800126e:	f107 020a 	add.w	r2, r7, #10
 8001272:	2302      	movs	r3, #2
 8001274:	2101      	movs	r1, #1
 8001276:	f000 ff91 	bl	800219c <wm8994_write_reg>
 800127a:	4602      	mov	r2, r0
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	4413      	add	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
      
      /* ADC oversample enable */
      tmp = 0x0002;
 8001282:	2302      	movs	r3, #2
 8001284:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_OVERSAMPLING, &tmp, 2);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	f103 0018 	add.w	r0, r3, #24
 800128c:	f107 020a 	add.w	r2, r7, #10
 8001290:	2302      	movs	r3, #2
 8001292:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8001296:	f000 ff81 	bl	800219c <wm8994_write_reg>
 800129a:	4602      	mov	r2, r0
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	4413      	add	r3, r2
 80012a0:	60fb      	str	r3, [r7, #12]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      tmp = 0x3800;
 80012a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012a6:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_FILTERS, &tmp, 2);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f103 0018 	add.w	r0, r3, #24
 80012ae:	f107 020a 	add.w	r2, r7, #10
 80012b2:	2302      	movs	r3, #2
 80012b4:	f240 4111 	movw	r1, #1041	; 0x411
 80012b8:	f000 ff70 	bl	800219c <wm8994_write_reg>
 80012bc:	4602      	mov	r2, r0
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	4413      	add	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	e06f      	b.n	80013a6 <WM8994_Init+0xd9e>
    }
    else if(pInit->InputDevice == WM8994_IN_MIC1_MIC2)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b05      	cmp	r3, #5
 80012cc:	d13e      	bne.n	800134c <WM8994_Init+0xd44>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      tmp = 0x0013;
 80012ce:	2313      	movs	r3, #19
 80012d0:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f103 0018 	add.w	r0, r3, #24
 80012d8:	f107 020a 	add.w	r2, r7, #10
 80012dc:	2302      	movs	r3, #2
 80012de:	2101      	movs	r1, #1
 80012e0:	f000 ff5c 	bl	800219c <wm8994_write_reg>
 80012e4:	4602      	mov	r2, r0
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	4413      	add	r3, r2
 80012ea:	60fb      	str	r3, [r7, #12]
      
      /* ADC oversample enable */
      tmp = 0x0002;
 80012ec:	2302      	movs	r3, #2
 80012ee:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_OVERSAMPLING, &tmp, 2);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f103 0018 	add.w	r0, r3, #24
 80012f6:	f107 020a 	add.w	r2, r7, #10
 80012fa:	2302      	movs	r3, #2
 80012fc:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8001300:	f000 ff4c 	bl	800219c <wm8994_write_reg>
 8001304:	4602      	mov	r2, r0
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4413      	add	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]
      
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      tmp = 0x1800;
 800130c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001310:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_FILTERS, &tmp, 2);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f103 0018 	add.w	r0, r3, #24
 8001318:	f107 020a 	add.w	r2, r7, #10
 800131c:	2302      	movs	r3, #2
 800131e:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8001322:	f000 ff3b 	bl	800219c <wm8994_write_reg>
 8001326:	4602      	mov	r2, r0
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_FILTERS, &tmp, 2);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f103 0018 	add.w	r0, r3, #24
 8001334:	f107 020a 	add.w	r2, r7, #10
 8001338:	2302      	movs	r3, #2
 800133a:	f240 4111 	movw	r1, #1041	; 0x411
 800133e:	f000 ff2d 	bl	800219c <wm8994_write_reg>
 8001342:	4602      	mov	r2, r0
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	e02c      	b.n	80013a6 <WM8994_Init+0xd9e>
    }    
    else /* ((pInit->InputDevice == WM8994_IN_LINE1) || (pInit->InputDevice == WM8994_IN_LINE2)) */
    {      
      /* Disable mute on IN1L, IN1L Volume = +0dB */
      tmp = 0x000B;
 800134c:	230b      	movs	r3, #11
 800134e:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_LEFT_LINE_IN12_VOL, &tmp, 2);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f103 0018 	add.w	r0, r3, #24
 8001356:	f107 020a 	add.w	r2, r7, #10
 800135a:	2302      	movs	r3, #2
 800135c:	2118      	movs	r1, #24
 800135e:	f000 ff1d 	bl	800219c <wm8994_write_reg>
 8001362:	4602      	mov	r2, r0
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4413      	add	r3, r2
 8001368:	60fb      	str	r3, [r7, #12]
      
      /* Disable mute on IN1R, IN1R Volume = +0dB */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_RIGHT_LINE_IN12_VOL, &tmp, 2);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f103 0018 	add.w	r0, r3, #24
 8001370:	f107 020a 	add.w	r2, r7, #10
 8001374:	2302      	movs	r3, #2
 8001376:	211a      	movs	r1, #26
 8001378:	f000 ff10 	bl	800219c <wm8994_write_reg>
 800137c:	4602      	mov	r2, r0
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	4413      	add	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]
      
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      tmp = 0x1800;
 8001384:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001388:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_FILTERS, &tmp, 2);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f103 0018 	add.w	r0, r3, #24
 8001390:	f107 020a 	add.w	r2, r7, #10
 8001394:	2302      	movs	r3, #2
 8001396:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800139a:	f000 feff 	bl	800219c <wm8994_write_reg>
 800139e:	4602      	mov	r2, r0
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
    }
    /* Volume Control */
    ret += WM8994_SetVolume(pObj, VOLUME_INPUT, (uint8_t)pInit->Volume); 
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	461a      	mov	r2, r3
 80013ae:	2100      	movs	r1, #0
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f000 f8e5 	bl	8001580 <WM8994_SetVolume>
 80013b6:	4602      	mov	r2, r0
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4413      	add	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
  }
  
  if(ret != WM8994_OK)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <WM8994_Init+0xdc2>
  {
    ret = WM8994_ERROR;
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c8:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <WM8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t WM8994_DeInit(WM8994_Object_t *pObj)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* De-Initialize Audio Codec interface */
  return WM8994_Stop(pObj, WM8994_PDWN_HW);
 80013dc:	2100      	movs	r1, #0
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f000 f861 	bl	80014a6 <WM8994_Stop>
 80013e4:	4603      	mov	r3, r0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <WM8994_ReadID>:
  * @param  pObj pointer to component object
  * @param  Id component ID
  * @retval Component status 
  */
int32_t WM8994_ReadID(WM8994_Object_t *pObj, uint32_t *Id)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b084      	sub	sp, #16
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t wm8994_id;
  
  /* Initialize the Control interface of the Audio Codec */
  pObj->IO.Init();
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4798      	blx	r3
  /* Get ID from component */
  ret = wm8994_sw_reset_r(&pObj->Ctx, &wm8994_id);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3318      	adds	r3, #24
 8001402:	f107 020a 	add.w	r2, r7, #10
 8001406:	4611      	mov	r1, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f000 ff00 	bl	800220e <wm8994_sw_reset_r>
 800140e:	60f8      	str	r0, [r7, #12]
  
  *Id = wm8994_id;
 8001410:	897b      	ldrh	r3, [r7, #10]
 8001412:	461a      	mov	r2, r3
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	601a      	str	r2, [r3, #0]
  
  return ret;
 8001418:	68fb      	ldr	r3, [r7, #12]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <WM8994_Play>:
  * @note For this codec no Play options are required.
  * @param  pObj pointer to component object  
  * @retval Component status
  */
int32_t WM8994_Play(WM8994_Object_t *pObj)
{ 
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  return WM8994_SetMute(pObj, WM8994_MUTE_OFF);
 800142a:	2100      	movs	r1, #0
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f9d3 	bl	80017d8 <WM8994_SetMute>
 8001432:	4603      	mov	r3, r0
}
 8001434:	4618      	mov	r0, r3
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <WM8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t WM8994_Pause(WM8994_Object_t *pObj)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint16_t tmp = 0x0001;
 8001444:	2301      	movs	r3, #1
 8001446:	817b      	strh	r3, [r7, #10]
  
  /* Pause the audio file playing */
  /* Mute the output first */
  if(WM8994_SetMute(pObj, WM8994_MUTE_ON) != WM8994_OK)
 8001448:	2101      	movs	r1, #1
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f9c4 	bl	80017d8 <WM8994_SetMute>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <WM8994_Pause+0x22>
  {
    ret  = WM8994_ERROR;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	e011      	b.n	8001482 <WM8994_Pause+0x46>
  }/* Put the Codec in Power save mode */
  else if(wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_2, &tmp, 2) != WM8994_OK)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f103 0018 	add.w	r0, r3, #24
 8001464:	f107 020a 	add.w	r2, r7, #10
 8001468:	2302      	movs	r3, #2
 800146a:	2102      	movs	r1, #2
 800146c:	f000 fe96 	bl	800219c <wm8994_write_reg>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <WM8994_Pause+0x42>
  {
    ret  = WM8994_ERROR;
 8001476:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e001      	b.n	8001482 <WM8994_Pause+0x46>
  }
  else
  {
    ret = WM8994_OK;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 8001482:	68fb      	ldr	r3, [r7, #12]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <WM8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param  pObj pointer to component object 
  * @retval Component status
  */
int32_t WM8994_Resume(WM8994_Object_t *pObj)
{  
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  return WM8994_SetMute(pObj, WM8994_MUTE_OFF);
 8001494:	2100      	movs	r1, #0
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 f99e 	bl	80017d8 <WM8994_SetMute>
 800149c:	4603      	mov	r3, r0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <WM8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8994_Stop(WM8994_Object_t *pObj, uint32_t CodecPdwnMode)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b084      	sub	sp, #16
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
 80014ae:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t tmp;
  
  /* Mute the output first */
  ret = WM8994_SetMute(pObj, WM8994_MUTE_ON);
 80014b0:	2101      	movs	r1, #1
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 f990 	bl	80017d8 <WM8994_SetMute>
 80014b8:	60f8      	str	r0, [r7, #12]
  
  if (CodecPdwnMode == WM8994_PDWN_SW)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d054      	beq.n	800156a <WM8994_Stop+0xc4>
  {
    /* Only output mute required*/
  }
  else /* WM8994_PDWN_HW */
  {
    tmp = 0x0200;
 80014c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014c4:	817b      	strh	r3, [r7, #10]
    /* Mute the AIF1 Timeslot 0 DAC1 path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_FILTER1, &tmp, 2);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f103 0018 	add.w	r0, r3, #24
 80014cc:	f107 020a 	add.w	r2, r7, #10
 80014d0:	2302      	movs	r3, #2
 80014d2:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80014d6:	f000 fe61 	bl	800219c <wm8994_write_reg>
 80014da:	4602      	mov	r2, r0
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4413      	add	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]
    
    /* Mute the AIF1 Timeslot 1 DAC2 path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_FILTER1, &tmp, 2);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f103 0018 	add.w	r0, r3, #24
 80014e8:	f107 020a 	add.w	r2, r7, #10
 80014ec:	2302      	movs	r3, #2
 80014ee:	f240 4122 	movw	r1, #1058	; 0x422
 80014f2:	f000 fe53 	bl	800219c <wm8994_write_reg>
 80014f6:	4602      	mov	r2, r0
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	4413      	add	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
    
    tmp = 0x0000;
 80014fe:	2300      	movs	r3, #0
 8001500:	817b      	strh	r3, [r7, #10]
    /* Disable DAC1L_TO_HPOUT1L */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_1, &tmp, 2);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f103 0018 	add.w	r0, r3, #24
 8001508:	f107 020a 	add.w	r2, r7, #10
 800150c:	2302      	movs	r3, #2
 800150e:	212d      	movs	r1, #45	; 0x2d
 8001510:	f000 fe44 	bl	800219c <wm8994_write_reg>
 8001514:	4602      	mov	r2, r0
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]
    
    /* Disable DAC1R_TO_HPOUT1R */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_2, &tmp, 2);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f103 0018 	add.w	r0, r3, #24
 8001522:	f107 020a 	add.w	r2, r7, #10
 8001526:	2302      	movs	r3, #2
 8001528:	212e      	movs	r1, #46	; 0x2e
 800152a:	f000 fe37 	bl	800219c <wm8994_write_reg>
 800152e:	4602      	mov	r2, r0
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4413      	add	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]
    
    /* Disable DAC1 and DAC2 */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f103 0018 	add.w	r0, r3, #24
 800153c:	f107 020a 	add.w	r2, r7, #10
 8001540:	2302      	movs	r3, #2
 8001542:	2105      	movs	r1, #5
 8001544:	f000 fe2a 	bl	800219c <wm8994_write_reg>
 8001548:	4602      	mov	r2, r0
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	4413      	add	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
    
    /* Reset Codec by writing in 0x0000 address register */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_SW_RESET, &tmp, 2);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f103 0018 	add.w	r0, r3, #24
 8001556:	f107 020a 	add.w	r2, r7, #10
 800155a:	2302      	movs	r3, #2
 800155c:	2100      	movs	r1, #0
 800155e:	f000 fe1d 	bl	800219c <wm8994_write_reg>
 8001562:	4602      	mov	r2, r0
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4413      	add	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
  }
  
  if(ret != WM8994_OK)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d002      	beq.n	8001576 <WM8994_Stop+0xd0>
  {
    ret = WM8994_ERROR;
 8001570:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001574:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <WM8994_SetVolume>:
  * @param  Volume  a byte value from 0 to 63 for output and from 0 to 240 for input
  *         (refer to codec registers description for more details).
  * @retval Component status
  */
int32_t WM8994_SetVolume(WM8994_Object_t *pObj, uint32_t InputOutput, uint8_t Volume)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	4613      	mov	r3, r2
 800158c:	71fb      	strb	r3, [r7, #7]
  int32_t ret;  
  uint16_t tmp;
  
  /* Output volume */
  if (InputOutput == VOLUME_OUTPUT)
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	2b01      	cmp	r3, #1
 8001592:	f040 8089 	bne.w	80016a8 <WM8994_SetVolume+0x128>
  {    
    if(Volume > 0x3EU)
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	2b3e      	cmp	r3, #62	; 0x3e
 800159a:	d93c      	bls.n	8001616 <WM8994_SetVolume+0x96>
    {
      /* Unmute audio codec */
      ret = WM8994_SetMute(pObj, WM8994_MUTE_OFF);
 800159c:	2100      	movs	r1, #0
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f000 f91a 	bl	80017d8 <WM8994_SetMute>
 80015a4:	6178      	str	r0, [r7, #20]
      tmp = 0x3FU | 0x140U;
 80015a6:	f240 137f 	movw	r3, #383	; 0x17f
 80015aa:	827b      	strh	r3, [r7, #18]
      
      /* Left Headphone Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_LEFT_OUTPUT_VOL, &tmp, 2);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f103 0018 	add.w	r0, r3, #24
 80015b2:	f107 0212 	add.w	r2, r7, #18
 80015b6:	2302      	movs	r3, #2
 80015b8:	211c      	movs	r1, #28
 80015ba:	f000 fdef 	bl	800219c <wm8994_write_reg>
 80015be:	4602      	mov	r2, r0
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	4413      	add	r3, r2
 80015c4:	617b      	str	r3, [r7, #20]
      
      /* Right Headphone Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_RIGHT_OUTPUT_VOL, &tmp, 2);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f103 0018 	add.w	r0, r3, #24
 80015cc:	f107 0212 	add.w	r2, r7, #18
 80015d0:	2302      	movs	r3, #2
 80015d2:	211d      	movs	r1, #29
 80015d4:	f000 fde2 	bl	800219c <wm8994_write_reg>
 80015d8:	4602      	mov	r2, r0
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	4413      	add	r3, r2
 80015de:	617b      	str	r3, [r7, #20]
      
      /* Left Speaker Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPK_LEFT_VOL, &tmp, 2);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f103 0018 	add.w	r0, r3, #24
 80015e6:	f107 0212 	add.w	r2, r7, #18
 80015ea:	2302      	movs	r3, #2
 80015ec:	2126      	movs	r1, #38	; 0x26
 80015ee:	f000 fdd5 	bl	800219c <wm8994_write_reg>
 80015f2:	4602      	mov	r2, r0
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	4413      	add	r3, r2
 80015f8:	617b      	str	r3, [r7, #20]
      
      /* Right Speaker Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPK_RIGHT_VOL, &tmp, 2);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	f103 0018 	add.w	r0, r3, #24
 8001600:	f107 0212 	add.w	r2, r7, #18
 8001604:	2302      	movs	r3, #2
 8001606:	2127      	movs	r1, #39	; 0x27
 8001608:	f000 fdc8 	bl	800219c <wm8994_write_reg>
 800160c:	4602      	mov	r2, r0
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	4413      	add	r3, r2
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	e083      	b.n	800171e <WM8994_SetVolume+0x19e>
    }
    else if (Volume == 0U)
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d105      	bne.n	8001628 <WM8994_SetVolume+0xa8>
    {
      /* Mute audio codec */
      ret = WM8994_SetMute(pObj, WM8994_MUTE_ON);
 800161c:	2101      	movs	r1, #1
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f000 f8da 	bl	80017d8 <WM8994_SetMute>
 8001624:	6178      	str	r0, [r7, #20]
 8001626:	e07a      	b.n	800171e <WM8994_SetVolume+0x19e>
    }
    else
    {
      /* Unmute audio codec */
      ret = WM8994_SetMute(pObj, WM8994_MUTE_OFF);
 8001628:	2100      	movs	r1, #0
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f000 f8d4 	bl	80017d8 <WM8994_SetMute>
 8001630:	6178      	str	r0, [r7, #20]
      
      tmp = Volume | 0x140U;
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	b29b      	uxth	r3, r3
 8001636:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 800163a:	b29b      	uxth	r3, r3
 800163c:	827b      	strh	r3, [r7, #18]
      
      /* Left Headphone Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_LEFT_OUTPUT_VOL, &tmp, 2);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f103 0018 	add.w	r0, r3, #24
 8001644:	f107 0212 	add.w	r2, r7, #18
 8001648:	2302      	movs	r3, #2
 800164a:	211c      	movs	r1, #28
 800164c:	f000 fda6 	bl	800219c <wm8994_write_reg>
 8001650:	4602      	mov	r2, r0
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	4413      	add	r3, r2
 8001656:	617b      	str	r3, [r7, #20]
      
      /* Right Headphone Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_RIGHT_OUTPUT_VOL, &tmp, 2);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f103 0018 	add.w	r0, r3, #24
 800165e:	f107 0212 	add.w	r2, r7, #18
 8001662:	2302      	movs	r3, #2
 8001664:	211d      	movs	r1, #29
 8001666:	f000 fd99 	bl	800219c <wm8994_write_reg>
 800166a:	4602      	mov	r2, r0
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	4413      	add	r3, r2
 8001670:	617b      	str	r3, [r7, #20]
      
      /* Left Speaker Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPK_LEFT_VOL, &tmp, 2);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f103 0018 	add.w	r0, r3, #24
 8001678:	f107 0212 	add.w	r2, r7, #18
 800167c:	2302      	movs	r3, #2
 800167e:	2126      	movs	r1, #38	; 0x26
 8001680:	f000 fd8c 	bl	800219c <wm8994_write_reg>
 8001684:	4602      	mov	r2, r0
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	4413      	add	r3, r2
 800168a:	617b      	str	r3, [r7, #20]
      
      /* Right Speaker Volume */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPK_RIGHT_VOL, &tmp, 2);      
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f103 0018 	add.w	r0, r3, #24
 8001692:	f107 0212 	add.w	r2, r7, #18
 8001696:	2302      	movs	r3, #2
 8001698:	2127      	movs	r1, #39	; 0x27
 800169a:	f000 fd7f 	bl	800219c <wm8994_write_reg>
 800169e:	4602      	mov	r2, r0
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	4413      	add	r3, r2
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	e03a      	b.n	800171e <WM8994_SetVolume+0x19e>
    }
  }
  else /* Input volume: VOLUME_INPUT */
  {
    tmp = Volume | 0x100U;
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	827b      	strh	r3, [r7, #18]
    
    /* Left AIF1 ADC1 volume */
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_LEFT_VOL, &tmp, 2); 
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f103 0018 	add.w	r0, r3, #24
 80016ba:	f107 0212 	add.w	r2, r7, #18
 80016be:	2302      	movs	r3, #2
 80016c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016c4:	f000 fd6a 	bl	800219c <wm8994_write_reg>
 80016c8:	6178      	str	r0, [r7, #20]
    
    /* Right AIF1 ADC1 volume */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC1_RIGHT_VOL, &tmp, 2); 
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f103 0018 	add.w	r0, r3, #24
 80016d0:	f107 0212 	add.w	r2, r7, #18
 80016d4:	2302      	movs	r3, #2
 80016d6:	f240 4101 	movw	r1, #1025	; 0x401
 80016da:	f000 fd5f 	bl	800219c <wm8994_write_reg>
 80016de:	4602      	mov	r2, r0
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	4413      	add	r3, r2
 80016e4:	617b      	str	r3, [r7, #20]
    
    /* Left AIF1 ADC2 volume */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_LEFT_VOL, &tmp, 2); 
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f103 0018 	add.w	r0, r3, #24
 80016ec:	f107 0212 	add.w	r2, r7, #18
 80016f0:	2302      	movs	r3, #2
 80016f2:	f240 4104 	movw	r1, #1028	; 0x404
 80016f6:	f000 fd51 	bl	800219c <wm8994_write_reg>
 80016fa:	4602      	mov	r2, r0
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	4413      	add	r3, r2
 8001700:	617b      	str	r3, [r7, #20]
    
    /* Right AIF1 ADC2 volume */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_ADC2_RIGHT_VOL, &tmp, 2); 
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f103 0018 	add.w	r0, r3, #24
 8001708:	f107 0212 	add.w	r2, r7, #18
 800170c:	2302      	movs	r3, #2
 800170e:	f240 4105 	movw	r1, #1029	; 0x405
 8001712:	f000 fd43 	bl	800219c <wm8994_write_reg>
 8001716:	4602      	mov	r2, r0
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	4413      	add	r3, r2
 800171c:	617b      	str	r3, [r7, #20]
  }
  
  if(ret != WM8994_OK)
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <WM8994_SetVolume+0x1aa>
  {
    ret = WM8994_ERROR;
 8001724:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001728:	617b      	str	r3, [r7, #20]
  }
  
  return ret;
 800172a:	697b      	ldr	r3, [r7, #20]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <WM8994_GetVolume>:
  * @param  InputOutput Input or Output volume
  * @param  Volume audio volume 
  * @retval Component status
  */
int32_t WM8994_GetVolume(WM8994_Object_t *pObj, uint32_t InputOutput, uint8_t *Volume)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
  int32_t ret = WM8994_OK;  
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  uint16_t invertedvol;
  
  /* Output volume */
  if (InputOutput == VOLUME_OUTPUT)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d11e      	bne.n	8001788 <WM8994_GetVolume+0x54>
  {
    if(wm8994_lo_hpout1l_vol_r(&pObj->Ctx, &invertedvol) != WM8994_OK)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	3318      	adds	r3, #24
 800174e:	f107 0212 	add.w	r2, r7, #18
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f000 fd6a 	bl	800222e <wm8994_lo_hpout1l_vol_r>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <WM8994_GetVolume+0x34>
    {
      ret = WM8994_ERROR;
 8001760:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	e02d      	b.n	80017c4 <WM8994_GetVolume+0x90>
    }
    else
    {
      *Volume = VOLUME_OUT_INVERT(invertedvol);
 8001768:	8a7b      	ldrh	r3, [r7, #18]
 800176a:	461a      	mov	r2, r3
 800176c:	2364      	movs	r3, #100	; 0x64
 800176e:	fb03 f302 	mul.w	r3, r3, r2
 8001772:	4a17      	ldr	r2, [pc, #92]	; (80017d0 <WM8994_GetVolume+0x9c>)
 8001774:	fb82 1203 	smull	r1, r2, r2, r3
 8001778:	441a      	add	r2, r3
 800177a:	1152      	asrs	r2, r2, #5
 800177c:	17db      	asrs	r3, r3, #31
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	701a      	strb	r2, [r3, #0]
 8001786:	e01d      	b.n	80017c4 <WM8994_GetVolume+0x90>
    }
  }
  else /* Input volume: VOLUME_INPUT */
  {
    if(wm8994_aif1_adc1_left_vol_adc1l_r(&pObj->Ctx, &invertedvol) != WM8994_OK)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3318      	adds	r3, #24
 800178c:	f107 0212 	add.w	r2, r7, #18
 8001790:	4611      	mov	r1, r2
 8001792:	4618      	mov	r0, r3
 8001794:	f000 fe60 	bl	8002458 <wm8994_aif1_adc1_left_vol_adc1l_r>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <WM8994_GetVolume+0x72>
    {
      ret = WM8994_ERROR;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e00e      	b.n	80017c4 <WM8994_GetVolume+0x90>
    }
    else
    {
      *Volume = VOLUME_IN_INVERT(invertedvol);
 80017a6:	8a7b      	ldrh	r3, [r7, #18]
 80017a8:	461a      	mov	r2, r3
 80017aa:	2364      	movs	r3, #100	; 0x64
 80017ac:	fb03 f302 	mul.w	r3, r3, r2
 80017b0:	4a08      	ldr	r2, [pc, #32]	; (80017d4 <WM8994_GetVolume+0xa0>)
 80017b2:	fb82 1203 	smull	r1, r2, r2, r3
 80017b6:	441a      	add	r2, r3
 80017b8:	11d2      	asrs	r2, r2, #7
 80017ba:	17db      	asrs	r3, r3, #31
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	701a      	strb	r2, [r3, #0]
    }
  }
  
  return ret;
 80017c4:	697b      	ldr	r3, [r7, #20]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	82082083 	.word	0x82082083
 80017d4:	891ac73b 	.word	0x891ac73b

080017d8 <WM8994_SetMute>:
  * @param Cmd  WM8994_MUTE_ON to enable the mute or WM8994_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8994_SetMute(WM8994_Object_t *pObj, uint32_t Cmd)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t tmp;
  
  /* Set the Mute mode */
  if(Cmd == WM8994_MUTE_ON)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d11c      	bne.n	8001822 <WM8994_SetMute+0x4a>
  { 
    tmp = 0x0200;
 80017e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017ec:	817b      	strh	r3, [r7, #10]
    /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_FILTER1, &tmp, 2);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f103 0018 	add.w	r0, r3, #24
 80017f4:	f107 020a 	add.w	r2, r7, #10
 80017f8:	2302      	movs	r3, #2
 80017fa:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80017fe:	f000 fccd 	bl	800219c <wm8994_write_reg>
 8001802:	60f8      	str	r0, [r7, #12]
    
    /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_FILTER1, &tmp, 2);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f103 0018 	add.w	r0, r3, #24
 800180a:	f107 020a 	add.w	r2, r7, #10
 800180e:	2302      	movs	r3, #2
 8001810:	f240 4122 	movw	r1, #1058	; 0x422
 8001814:	f000 fcc2 	bl	800219c <wm8994_write_reg>
 8001818:	4602      	mov	r2, r0
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	4413      	add	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	e01a      	b.n	8001858 <WM8994_SetMute+0x80>
  }
  else /* WM8994_MUTE_OFF Disable the Mute */
  {
    tmp = 0x0010;
 8001822:	2310      	movs	r3, #16
 8001824:	817b      	strh	r3, [r7, #10]
    /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_FILTER1, &tmp, 2);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f103 0018 	add.w	r0, r3, #24
 800182c:	f107 020a 	add.w	r2, r7, #10
 8001830:	2302      	movs	r3, #2
 8001832:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001836:	f000 fcb1 	bl	800219c <wm8994_write_reg>
 800183a:	60f8      	str	r0, [r7, #12]
    
    /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_FILTER1, &tmp, 2);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f103 0018 	add.w	r0, r3, #24
 8001842:	f107 020a 	add.w	r2, r7, #10
 8001846:	2302      	movs	r3, #2
 8001848:	f240 4122 	movw	r1, #1058	; 0x422
 800184c:	f000 fca6 	bl	800219c <wm8994_write_reg>
 8001850:	4602      	mov	r2, r0
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4413      	add	r3, r2
 8001856:	60fb      	str	r3, [r7, #12]
  }
  
  if(ret != WM8994_OK)
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d002      	beq.n	8001864 <WM8994_SetMute+0x8c>
  {
    ret = WM8994_ERROR;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001862:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 8001864:	68fb      	ldr	r3, [r7, #12]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <WM8994_SetOutputMode>:
  * @param Output  specifies the audio output target: WM8994_OUT_SPEAKER,
  *         WM8994_OUT_HEADPHONE, WM8994_OUT_BOTH or WM8994_OUT_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8994_SetOutputMode(WM8994_Object_t *pObj, uint32_t Output)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t tmp;
  
  if((Output == WM8994_OUT_HEADPHONE) || (Output == WM8994_OUT_AUTO))
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	2b02      	cmp	r3, #2
 800187c:	d003      	beq.n	8001886 <WM8994_SetOutputMode+0x18>
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	2b04      	cmp	r3, #4
 8001882:	f040 809c 	bne.w	80019be <WM8994_SetOutputMode+0x150>
  {
    /* Disable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    tmp = 0x0000;
 8001886:	2300      	movs	r3, #0
 8001888:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f103 0018 	add.w	r0, r3, #24
 8001890:	f107 020a 	add.w	r2, r7, #10
 8001894:	2302      	movs	r3, #2
 8001896:	2101      	movs	r1, #1
 8001898:	f000 fc80 	bl	800219c <wm8994_write_reg>
 800189c:	60f8      	str	r0, [r7, #12]
    
    /* Disable DAC1 (Left), Disable DAC1 (Right),
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    tmp = 0x0303;
 800189e:	f240 3303 	movw	r3, #771	; 0x303
 80018a2:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f103 0018 	add.w	r0, r3, #24
 80018aa:	f107 020a 	add.w	r2, r7, #10
 80018ae:	2302      	movs	r3, #2
 80018b0:	2105      	movs	r1, #5
 80018b2:	f000 fc73 	bl	800219c <wm8994_write_reg>
 80018b6:	4602      	mov	r2, r0
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4413      	add	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    tmp = 0x0001;
 80018be:	2301      	movs	r3, #1
 80018c0:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f103 0018 	add.w	r0, r3, #24
 80018c8:	f107 020a 	add.w	r2, r7, #10
 80018cc:	2302      	movs	r3, #2
 80018ce:	f240 6101 	movw	r1, #1537	; 0x601
 80018d2:	f000 fc63 	bl	800219c <wm8994_write_reg>
 80018d6:	4602      	mov	r2, r0
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	4413      	add	r3, r2
 80018dc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f103 0018 	add.w	r0, r3, #24
 80018e4:	f107 020a 	add.w	r2, r7, #10
 80018e8:	2302      	movs	r3, #2
 80018ea:	f240 6102 	movw	r1, #1538	; 0x602
 80018ee:	f000 fc55 	bl	800219c <wm8994_write_reg>
 80018f2:	4602      	mov	r2, r0
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4413      	add	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    tmp = 0x0000;
 80018fa:	2300      	movs	r3, #0
 80018fc:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f103 0018 	add.w	r0, r3, #24
 8001904:	f107 020a 	add.w	r2, r7, #10
 8001908:	2302      	movs	r3, #2
 800190a:	f240 6104 	movw	r1, #1540	; 0x604
 800190e:	f000 fc45 	bl	800219c <wm8994_write_reg>
 8001912:	4602      	mov	r2, r0
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4413      	add	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f103 0018 	add.w	r0, r3, #24
 8001920:	f107 020a 	add.w	r2, r7, #10
 8001924:	2302      	movs	r3, #2
 8001926:	f240 6105 	movw	r1, #1541	; 0x605
 800192a:	f000 fc37 	bl	800219c <wm8994_write_reg>
 800192e:	4602      	mov	r2, r0
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
    
    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    tmp = 0x0100;
 8001936:	f44f 7380 	mov.w	r3, #256	; 0x100
 800193a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_1, &tmp, 2);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f103 0018 	add.w	r0, r3, #24
 8001942:	f107 020a 	add.w	r2, r7, #10
 8001946:	2302      	movs	r3, #2
 8001948:	212d      	movs	r1, #45	; 0x2d
 800194a:	f000 fc27 	bl	800219c <wm8994_write_reg>
 800194e:	4602      	mov	r2, r0
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	4413      	add	r3, r2
 8001954:	60fb      	str	r3, [r7, #12]
    
    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_2, &tmp, 2);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f103 0018 	add.w	r0, r3, #24
 800195c:	f107 020a 	add.w	r2, r7, #10
 8001960:	2302      	movs	r3, #2
 8001962:	212e      	movs	r1, #46	; 0x2e
 8001964:	f000 fc1a 	bl	800219c <wm8994_write_reg>
 8001968:	4602      	mov	r2, r0
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4413      	add	r3, r2
 800196e:	60fb      	str	r3, [r7, #12]
    
    /* Startup sequence for Headphone */
    /* Enable/Start the write sequencer */
    tmp = 0x8100;
 8001970:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001974:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_WRITE_SEQ_CTRL1, &tmp, 2);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f103 0018 	add.w	r0, r3, #24
 800197c:	f107 020a 	add.w	r2, r7, #10
 8001980:	2302      	movs	r3, #2
 8001982:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001986:	f000 fc09 	bl	800219c <wm8994_write_reg>
 800198a:	4602      	mov	r2, r0
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4413      	add	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
    
    /* Add Delay */
    (void)WM8994_Delay(pObj, 300);
 8001992:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 fb88 	bl	80020ac <WM8994_Delay>
    
    /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
    tmp = 0x0000;
 800199c:	2300      	movs	r3, #0
 800199e:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_FILTER1, &tmp, 2);    
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f103 0018 	add.w	r0, r3, #24
 80019a6:	f107 020a 	add.w	r2, r7, #10
 80019aa:	2302      	movs	r3, #2
 80019ac:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80019b0:	f000 fbf4 	bl	800219c <wm8994_write_reg>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4413      	add	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	e165      	b.n	8001c8a <WM8994_SetOutputMode+0x41c>
  }
  else
  {    
    switch (Output) 
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d149      	bne.n	8001a58 <WM8994_SetOutputMode+0x1ea>
    {    
    case WM8994_OUT_SPEAKER: 
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      tmp = 0x0C0C;
 80019c4:	f640 430c 	movw	r3, #3084	; 0xc0c
 80019c8:	817b      	strh	r3, [r7, #10]
      ret = wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f103 0018 	add.w	r0, r3, #24
 80019d0:	f107 020a 	add.w	r2, r7, #10
 80019d4:	2302      	movs	r3, #2
 80019d6:	2105      	movs	r1, #5
 80019d8:	f000 fbe0 	bl	800219c <wm8994_write_reg>
 80019dc:	60f8      	str	r0, [r7, #12]
      
      /* Disable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      tmp = 0x0000;
 80019de:	2300      	movs	r3, #0
 80019e0:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f103 0018 	add.w	r0, r3, #24
 80019e8:	f107 020a 	add.w	r2, r7, #10
 80019ec:	2302      	movs	r3, #2
 80019ee:	f240 6101 	movw	r1, #1537	; 0x601
 80019f2:	f000 fbd3 	bl	800219c <wm8994_write_reg>
 80019f6:	4602      	mov	r2, r0
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	4413      	add	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
      
      /* Disable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f103 0018 	add.w	r0, r3, #24
 8001a04:	f107 020a 	add.w	r2, r7, #10
 8001a08:	2302      	movs	r3, #2
 8001a0a:	f240 6102 	movw	r1, #1538	; 0x602
 8001a0e:	f000 fbc5 	bl	800219c <wm8994_write_reg>
 8001a12:	4602      	mov	r2, r0
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4413      	add	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      tmp = 0x0002;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f103 0018 	add.w	r0, r3, #24
 8001a24:	f107 020a 	add.w	r2, r7, #10
 8001a28:	2302      	movs	r3, #2
 8001a2a:	f240 6104 	movw	r1, #1540	; 0x604
 8001a2e:	f000 fbb5 	bl	800219c <wm8994_write_reg>
 8001a32:	4602      	mov	r2, r0
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4413      	add	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]
      
      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_RMR, &tmp, 2);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f103 0018 	add.w	r0, r3, #24
 8001a40:	f107 020a 	add.w	r2, r7, #10
 8001a44:	2302      	movs	r3, #2
 8001a46:	f240 6105 	movw	r1, #1541	; 0x605
 8001a4a:	f000 fba7 	bl	800219c <wm8994_write_reg>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]
      break;
 8001a56:	e03b      	b.n	8001ad0 <WM8994_SetOutputMode+0x262>
      
    case WM8994_OUT_BOTH:
    default:  
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      also Enable DAC2 (Left), Enable DAC2 (Right)*/
      tmp = 0x0F0F;
 8001a58:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001a5c:	817b      	strh	r3, [r7, #10]
      ret = wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_5, &tmp, 2);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f103 0018 	add.w	r0, r3, #24
 8001a64:	f107 020a 	add.w	r2, r7, #10
 8001a68:	2302      	movs	r3, #2
 8001a6a:	2105      	movs	r1, #5
 8001a6c:	f000 fb96 	bl	800219c <wm8994_write_reg>
 8001a70:	60f8      	str	r0, [r7, #12]
      
      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      tmp = 0x0001;
 8001a72:	2301      	movs	r3, #1
 8001a74:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_LMR, &tmp, 2);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f103 0018 	add.w	r0, r3, #24
 8001a7c:	f107 020a 	add.w	r2, r7, #10
 8001a80:	2302      	movs	r3, #2
 8001a82:	f240 6101 	movw	r1, #1537	; 0x601
 8001a86:	f000 fb89 	bl	800219c <wm8994_write_reg>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4413      	add	r3, r2
 8001a90:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC1_RMR, &tmp, 2);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f103 0018 	add.w	r0, r3, #24
 8001a98:	f107 020a 	add.w	r2, r7, #10
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	f240 6102 	movw	r1, #1538	; 0x602
 8001aa2:	f000 fb7b 	bl	800219c <wm8994_write_reg>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
      
      /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      tmp = 0x0002;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	817b      	strh	r3, [r7, #10]
      ret += wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_DAC2_LMR, &tmp, 2);      
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f103 0018 	add.w	r0, r3, #24
 8001ab8:	f107 020a 	add.w	r2, r7, #10
 8001abc:	2302      	movs	r3, #2
 8001abe:	f240 6104 	movw	r1, #1540	; 0x604
 8001ac2:	f000 fb6b 	bl	800219c <wm8994_write_reg>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4413      	add	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]
      break;
 8001ace:	bf00      	nop
    }
    
    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    tmp = 0x0300;
 8001ad0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ad4:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_3, &tmp, 2);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f103 0018 	add.w	r0, r3, #24
 8001adc:	f107 020a 	add.w	r2, r7, #10
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	f000 fb5a 	bl	800219c <wm8994_write_reg>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4413      	add	r3, r2
 8001aee:	60fb      	str	r3, [r7, #12]
    
    /* Left Speaker Mixer Volume = 0dB */
    tmp = 0x0000;
 8001af0:	2300      	movs	r3, #0
 8001af2:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPKMIXL_ATT, &tmp, 2);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f103 0018 	add.w	r0, r3, #24
 8001afa:	f107 020a 	add.w	r2, r7, #10
 8001afe:	2302      	movs	r3, #2
 8001b00:	2122      	movs	r1, #34	; 0x22
 8001b02:	f000 fb4b 	bl	800219c <wm8994_write_reg>
 8001b06:	4602      	mov	r2, r0
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	60fb      	str	r3, [r7, #12]
    
    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPKMIXR_ATT, &tmp, 2);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f103 0018 	add.w	r0, r3, #24
 8001b14:	f107 020a 	add.w	r2, r7, #10
 8001b18:	2302      	movs	r3, #2
 8001b1a:	2123      	movs	r1, #35	; 0x23
 8001b1c:	f000 fb3e 	bl	800219c <wm8994_write_reg>
 8001b20:	4602      	mov	r2, r0
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4413      	add	r3, r2
 8001b26:	60fb      	str	r3, [r7, #12]
    
    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    tmp = 0x0300;
 8001b28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b2c:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_SPEAKER_MIXER, &tmp, 2);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f103 0018 	add.w	r0, r3, #24
 8001b34:	f107 020a 	add.w	r2, r7, #10
 8001b38:	2302      	movs	r3, #2
 8001b3a:	2136      	movs	r1, #54	; 0x36
 8001b3c:	f000 fb2e 	bl	800219c <wm8994_write_reg>
 8001b40:	4602      	mov	r2, r0
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4413      	add	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
    
    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    tmp = 0x3003;
 8001b48:	f243 0303 	movw	r3, #12291	; 0x3003
 8001b4c:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f103 0018 	add.w	r0, r3, #24
 8001b54:	f107 020a 	add.w	r2, r7, #10
 8001b58:	2302      	movs	r3, #2
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	f000 fb1e 	bl	800219c <wm8994_write_reg>
 8001b60:	4602      	mov	r2, r0
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4413      	add	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]
    /* Headphone/Speaker Enable */
    
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    tmp = 0x0005;
 8001b68:	2305      	movs	r3, #5
 8001b6a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_CLASS_W, &tmp, 2);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f103 0018 	add.w	r0, r3, #24
 8001b72:	f107 020a 	add.w	r2, r7, #10
 8001b76:	2302      	movs	r3, #2
 8001b78:	2151      	movs	r1, #81	; 0x51
 8001b7a:	f000 fb0f 	bl	800219c <wm8994_write_reg>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4413      	add	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
    
    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    tmp = 0x3303;
 8001b86:	f243 3303 	movw	r3, #13059	; 0x3303
 8001b8a:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_1, &tmp, 2);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f103 0018 	add.w	r0, r3, #24
 8001b92:	f107 020a 	add.w	r2, r7, #10
 8001b96:	2302      	movs	r3, #2
 8001b98:	2101      	movs	r1, #1
 8001b9a:	f000 faff 	bl	800219c <wm8994_write_reg>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]
    
    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    tmp = 0x0022;
 8001ba6:	2322      	movs	r3, #34	; 0x22
 8001ba8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_ANALOG_HP, &tmp, 2);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f103 0018 	add.w	r0, r3, #24
 8001bb0:	f107 020a 	add.w	r2, r7, #10
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	2160      	movs	r1, #96	; 0x60
 8001bb8:	f000 faf0 	bl	800219c <wm8994_write_reg>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	60fb      	str	r3, [r7, #12]
    
    /* Enable Charge Pump */
    tmp = 0x9F25;
 8001bc4:	f649 7325 	movw	r3, #40741	; 0x9f25
 8001bc8:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_CHARGE_PUMP1, &tmp, 2);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f103 0018 	add.w	r0, r3, #24
 8001bd0:	f107 020a 	add.w	r2, r7, #10
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	214c      	movs	r1, #76	; 0x4c
 8001bd8:	f000 fae0 	bl	800219c <wm8994_write_reg>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4413      	add	r3, r2
 8001be2:	60fb      	str	r3, [r7, #12]
    
    /* Add Delay */
    (void)WM8994_Delay(pObj, 15);
 8001be4:	210f      	movs	r1, #15
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 fa60 	bl	80020ac <WM8994_Delay>
    
    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    tmp = 0x0001;
 8001bec:	2301      	movs	r3, #1
 8001bee:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_1, &tmp, 2);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f103 0018 	add.w	r0, r3, #24
 8001bf6:	f107 020a 	add.w	r2, r7, #10
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	212d      	movs	r1, #45	; 0x2d
 8001bfe:	f000 facd 	bl	800219c <wm8994_write_reg>
 8001c02:	4602      	mov	r2, r0
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
    
    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_OUTPUT_MIXER_2, &tmp, 2);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f103 0018 	add.w	r0, r3, #24
 8001c10:	f107 020a 	add.w	r2, r7, #10
 8001c14:	2302      	movs	r3, #2
 8001c16:	212e      	movs	r1, #46	; 0x2e
 8001c18:	f000 fac0 	bl	800219c <wm8994_write_reg>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	4413      	add	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
    
    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    tmp = 0x0330;
 8001c24:	f44f 734c 	mov.w	r3, #816	; 0x330
 8001c28:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_PWR_MANAGEMENT_3, &tmp, 2);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f103 0018 	add.w	r0, r3, #24
 8001c30:	f107 020a 	add.w	r2, r7, #10
 8001c34:	2302      	movs	r3, #2
 8001c36:	2103      	movs	r1, #3
 8001c38:	f000 fab0 	bl	800219c <wm8994_write_reg>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4413      	add	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]
    
    /* Enable DC Servo and trigger start-up mode on left and right channels */
    tmp = 0x0033;
 8001c44:	2333      	movs	r3, #51	; 0x33
 8001c46:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_DC_SERVO1, &tmp, 2);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f103 0018 	add.w	r0, r3, #24
 8001c4e:	f107 020a 	add.w	r2, r7, #10
 8001c52:	2302      	movs	r3, #2
 8001c54:	2154      	movs	r1, #84	; 0x54
 8001c56:	f000 faa1 	bl	800219c <wm8994_write_reg>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
    
    /* Add Delay */
    (void)WM8994_Delay(pObj, 257);
 8001c62:	f240 1101 	movw	r1, #257	; 0x101
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 fa20 	bl	80020ac <WM8994_Delay>
    
    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    tmp = 0x00EE;
 8001c6c:	23ee      	movs	r3, #238	; 0xee
 8001c6e:	817b      	strh	r3, [r7, #10]
    ret += wm8994_write_reg(&pObj->Ctx, WM8994_ANALOG_HP, &tmp, 2);    
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f103 0018 	add.w	r0, r3, #24
 8001c76:	f107 020a 	add.w	r2, r7, #10
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	2160      	movs	r1, #96	; 0x60
 8001c7e:	f000 fa8d 	bl	800219c <wm8994_write_reg>
 8001c82:	4602      	mov	r2, r0
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4413      	add	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
  }
  
  if(ret != WM8994_OK)
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d002      	beq.n	8001c96 <WM8994_SetOutputMode+0x428>
  {
    ret = WM8994_ERROR;
 8001c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c94:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <WM8994_SetResolution>:
  *                    WM8994_RESOLUTION_16b, WM8994_RESOLUTION_20b, 
  *                    WM8994_RESOLUTION_24b or WM8994_RESOLUTION_32b
  * @retval Component status
  */
int32_t WM8994_SetResolution(WM8994_Object_t *pObj, uint32_t Resolution)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8994_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  
  if(wm8994_aif1_control1_wl(&pObj->Ctx, (uint16_t)Resolution) != WM8994_OK)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3318      	adds	r3, #24
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	b292      	uxth	r2, r2
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 fb4b 	bl	8002354 <wm8994_aif1_control1_wl>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d002      	beq.n	8001cca <WM8994_SetResolution+0x2a>
  {
    ret = WM8994_ERROR;
 8001cc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cc8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001cca:	68fb      	ldr	r3, [r7, #12]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <WM8994_GetResolution>:
  * @brief Get Audio resolution.
  * @param pObj pointer to component object
  * @retval Audio resolution
  */
int32_t WM8994_GetResolution(WM8994_Object_t *pObj, uint32_t *Resolution)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8994_OK;  
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
  uint16_t resolution = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	817b      	strh	r3, [r7, #10]
  
  if(wm8994_aif1_control1_wl_r(&pObj->Ctx, &resolution) != WM8994_OK)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3318      	adds	r3, #24
 8001cea:	f107 020a 	add.w	r2, r7, #10
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 fb5f 	bl	80023b4 <wm8994_aif1_control1_wl_r>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <WM8994_GetResolution+0x30>
  {
    ret = WM8994_ERROR;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	e021      	b.n	8001d48 <WM8994_GetResolution+0x74>
  }
  else
  {
    switch(resolution)
 8001d04:	897b      	ldrh	r3, [r7, #10]
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d81a      	bhi.n	8001d40 <WM8994_GetResolution+0x6c>
 8001d0a:	a201      	add	r2, pc, #4	; (adr r2, 8001d10 <WM8994_GetResolution+0x3c>)
 8001d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d10:	08001d21 	.word	0x08001d21
 8001d14:	08001d29 	.word	0x08001d29
 8001d18:	08001d31 	.word	0x08001d31
 8001d1c:	08001d39 	.word	0x08001d39
    {
    case 0:
      *Resolution = WM8994_RESOLUTION_16b;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
      break;
 8001d26:	e00f      	b.n	8001d48 <WM8994_GetResolution+0x74>
    case 1:
      *Resolution = WM8994_RESOLUTION_20b;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
      break;
 8001d2e:	e00b      	b.n	8001d48 <WM8994_GetResolution+0x74>
    case 2:
      *Resolution = WM8994_RESOLUTION_24b;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2202      	movs	r2, #2
 8001d34:	601a      	str	r2, [r3, #0]
      break;
 8001d36:	e007      	b.n	8001d48 <WM8994_GetResolution+0x74>
    case 3:
      *Resolution = WM8994_RESOLUTION_32b;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	601a      	str	r2, [r3, #0]
      break; 
 8001d3e:	e003      	b.n	8001d48 <WM8994_GetResolution+0x74>
    default:
      *Resolution = WM8994_RESOLUTION_16b;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
      break;
 8001d46:	bf00      	nop
    }
  }
  
  return ret;
 8001d48:	68fb      	ldr	r3, [r7, #12]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop

08001d54 <WM8994_SetProtocol>:
  *                  WM8994_PROTOCOL_R_JUSTIFIED, WM8994_PROTOCOL_L_JUSTIFIED, 
  *                  WM8994_PROTOCOL_I2S or WM8994_PROTOCOL_DSP
  * @retval Component status
  */
int32_t WM8994_SetProtocol(WM8994_Object_t *pObj, uint32_t Protocol)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8994_OK; 
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
  
  if(wm8994_aif1_control1_fmt(&pObj->Ctx, (uint16_t)Protocol) != WM8994_OK)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3318      	adds	r3, #24
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	b292      	uxth	r2, r2
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 fa9f 	bl	80022b0 <wm8994_aif1_control1_fmt>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <WM8994_SetProtocol+0x2a>
  {
    ret = WM8994_ERROR;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d7c:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;  
 8001d7e:	68fb      	ldr	r3, [r7, #12]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <WM8994_GetProtocol>:
  * @brief Get Audio Protocol.
  * @param pObj pointer to component object
  * @retval Component status
  */
int32_t WM8994_GetProtocol(WM8994_Object_t *pObj, uint32_t *Protocol)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8994_OK;  
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
  uint16_t protocol;
  
  if(wm8994_aif1_control1_fmt_r(&pObj->Ctx, &protocol) != WM8994_OK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3318      	adds	r3, #24
 8001d9a:	f107 020a 	add.w	r2, r7, #10
 8001d9e:	4611      	mov	r1, r2
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 fab5 	bl	8002310 <wm8994_aif1_control1_fmt_r>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <WM8994_GetProtocol+0x2c>
  {
    ret = WM8994_ERROR;
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	e003      	b.n	8001dbc <WM8994_GetProtocol+0x34>
  }
  else
  {
    *Protocol = protocol;
 8001db4:	897b      	ldrh	r3, [r7, #10]
 8001db6:	461a      	mov	r2, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <WM8994_SetFrequency>:
  * @param pObj pointer to component object
  * @param AudioFreq Audio frequency
  * @retval Component status
  */
int32_t WM8994_SetFrequency(WM8994_Object_t *pObj, uint32_t AudioFreq)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t tmp;
  
  switch (AudioFreq)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	4a55      	ldr	r2, [pc, #340]	; (8001f2c <WM8994_SetFrequency+0x164>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d05d      	beq.n	8001e96 <WM8994_SetFrequency+0xce>
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	4a53      	ldr	r2, [pc, #332]	; (8001f2c <WM8994_SetFrequency+0x164>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	f200 8091 	bhi.w	8001f06 <WM8994_SetFrequency+0x13e>
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d07d      	beq.n	8001eea <WM8994_SetFrequency+0x122>
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001df4:	4293      	cmp	r3, r2
 8001df6:	f200 8086 	bhi.w	8001f06 <WM8994_SetFrequency+0x13e>
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001e00:	d03b      	beq.n	8001e7a <WM8994_SetFrequency+0xb2>
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001e08:	d87d      	bhi.n	8001f06 <WM8994_SetFrequency+0x13e>
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	f245 6222 	movw	r2, #22050	; 0x5622
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d05c      	beq.n	8001ece <WM8994_SetFrequency+0x106>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	f245 6222 	movw	r2, #22050	; 0x5622
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d873      	bhi.n	8001f06 <WM8994_SetFrequency+0x13e>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001e24:	d01b      	beq.n	8001e5e <WM8994_SetFrequency+0x96>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001e2c:	d86b      	bhi.n	8001f06 <WM8994_SetFrequency+0x13e>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001e34:	d005      	beq.n	8001e42 <WM8994_SetFrequency+0x7a>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d038      	beq.n	8001eb2 <WM8994_SetFrequency+0xea>
 8001e40:	e061      	b.n	8001f06 <WM8994_SetFrequency+0x13e>
  {
  case  WM8994_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */
    tmp = 0x0003;
 8001e42:	2303      	movs	r3, #3
 8001e44:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f103 0018 	add.w	r0, r3, #24
 8001e4c:	f107 020a 	add.w	r2, r7, #10
 8001e50:	2302      	movs	r3, #2
 8001e52:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001e56:	f000 f9a1 	bl	800219c <wm8994_write_reg>
 8001e5a:	60f8      	str	r0, [r7, #12]
    break;
 8001e5c:	e061      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    tmp = 0x0033;
 8001e5e:	2333      	movs	r3, #51	; 0x33
 8001e60:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f103 0018 	add.w	r0, r3, #24
 8001e68:	f107 020a 	add.w	r2, r7, #10
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001e72:	f000 f993 	bl	800219c <wm8994_write_reg>
 8001e76:	60f8      	str	r0, [r7, #12]
    break;
 8001e78:	e053      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */
    tmp = 0x0063;
 8001e7a:	2363      	movs	r3, #99	; 0x63
 8001e7c:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f103 0018 	add.w	r0, r3, #24
 8001e84:	f107 020a 	add.w	r2, r7, #10
 8001e88:	2302      	movs	r3, #2
 8001e8a:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001e8e:	f000 f985 	bl	800219c <wm8994_write_reg>
 8001e92:	60f8      	str	r0, [r7, #12]
    break;
 8001e94:	e045      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */
    tmp = 0x00A3;
 8001e96:	23a3      	movs	r3, #163	; 0xa3
 8001e98:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f103 0018 	add.w	r0, r3, #24
 8001ea0:	f107 020a 	add.w	r2, r7, #10
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001eaa:	f000 f977 	bl	800219c <wm8994_write_reg>
 8001eae:	60f8      	str	r0, [r7, #12]
    break;
 8001eb0:	e037      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    tmp = 0x0013;
 8001eb2:	2313      	movs	r3, #19
 8001eb4:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f103 0018 	add.w	r0, r3, #24
 8001ebc:	f107 020a 	add.w	r2, r7, #10
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001ec6:	f000 f969 	bl	800219c <wm8994_write_reg>
 8001eca:	60f8      	str	r0, [r7, #12]
    break;
 8001ecc:	e029      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    tmp = 0x0043;
 8001ece:	2343      	movs	r3, #67	; 0x43
 8001ed0:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f103 0018 	add.w	r0, r3, #24
 8001ed8:	f107 020a 	add.w	r2, r7, #10
 8001edc:	2302      	movs	r3, #2
 8001ede:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001ee2:	f000 f95b 	bl	800219c <wm8994_write_reg>
 8001ee6:	60f8      	str	r0, [r7, #12]
    break;
 8001ee8:	e01b      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    tmp = 0x0073;
 8001eea:	2373      	movs	r3, #115	; 0x73
 8001eec:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f103 0018 	add.w	r0, r3, #24
 8001ef4:	f107 020a 	add.w	r2, r7, #10
 8001ef8:	2302      	movs	r3, #2
 8001efa:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001efe:	f000 f94d 	bl	800219c <wm8994_write_reg>
 8001f02:	60f8      	str	r0, [r7, #12]
    break; 
 8001f04:	e00d      	b.n	8001f22 <WM8994_SetFrequency+0x15a>
    
  case  WM8994_FREQUENCY_48K:    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */
    tmp = 0x0083;
 8001f06:	2383      	movs	r3, #131	; 0x83
 8001f08:	817b      	strh	r3, [r7, #10]
    ret = wm8994_write_reg(&pObj->Ctx, WM8994_AIF1_RATE, &tmp, 2);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f103 0018 	add.w	r0, r3, #24
 8001f10:	f107 020a 	add.w	r2, r7, #10
 8001f14:	2302      	movs	r3, #2
 8001f16:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001f1a:	f000 f93f 	bl	800219c <wm8994_write_reg>
 8001f1e:	60f8      	str	r0, [r7, #12]
    break; 
 8001f20:	bf00      	nop
  }
  
  return ret;
 8001f22:	68fb      	ldr	r3, [r7, #12]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	00017700 	.word	0x00017700

08001f30 <WM8994_GetFrequency>:
  * @param pObj pointer to component object
  * @param AudioFreq Audio frequency
  * @retval Component status
  */
int32_t WM8994_GetFrequency(WM8994_Object_t *pObj, uint32_t *AudioFreq)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8994_OK;   
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
  uint16_t freq = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	817b      	strh	r3, [r7, #10]
  
  if(wm8994_aif1_sr_r(&pObj->Ctx, &freq) != WM8994_OK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3318      	adds	r3, #24
 8001f46:	f107 020a 	add.w	r2, r7, #10
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 f98d 	bl	800226c <wm8994_aif1_sr_r>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <WM8994_GetFrequency+0x30>
  {
    ret = WM8994_ERROR;
 8001f58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	e043      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
  }
  else
  {
    switch(freq)
 8001f60:	897b      	ldrh	r3, [r7, #10]
 8001f62:	2b0a      	cmp	r3, #10
 8001f64:	d83f      	bhi.n	8001fe6 <WM8994_GetFrequency+0xb6>
 8001f66:	a201      	add	r2, pc, #4	; (adr r2, 8001f6c <WM8994_GetFrequency+0x3c>)
 8001f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6c:	08001f99 	.word	0x08001f99
 8001f70:	08001fa3 	.word	0x08001fa3
 8001f74:	08001fe7 	.word	0x08001fe7
 8001f78:	08001fad 	.word	0x08001fad
 8001f7c:	08001fb7 	.word	0x08001fb7
 8001f80:	08001fe7 	.word	0x08001fe7
 8001f84:	08001fc1 	.word	0x08001fc1
 8001f88:	08001fcb 	.word	0x08001fcb
 8001f8c:	08001fd5 	.word	0x08001fd5
 8001f90:	08001fe7 	.word	0x08001fe7
 8001f94:	08001fdf 	.word	0x08001fdf
    {
    case 0:
      *AudioFreq = WM8994_FREQUENCY_8K;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001f9e:	601a      	str	r2, [r3, #0]
      break;
 8001fa0:	e022      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 1:
      *AudioFreq = WM8994_FREQUENCY_11K;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001fa8:	601a      	str	r2, [r3, #0]
      break;    
 8001faa:	e01d      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 3:
      *AudioFreq = WM8994_FREQUENCY_16K;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001fb2:	601a      	str	r2, [r3, #0]
      break;
 8001fb4:	e018      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 4:
      *AudioFreq = WM8994_FREQUENCY_22K;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	f245 6222 	movw	r2, #22050	; 0x5622
 8001fbc:	601a      	str	r2, [r3, #0]
      break; 
 8001fbe:	e013      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 6:
      *AudioFreq = WM8994_FREQUENCY_32K;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001fc6:	601a      	str	r2, [r3, #0]
      break; 
 8001fc8:	e00e      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 7:
      *AudioFreq = WM8994_FREQUENCY_44K;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001fd0:	601a      	str	r2, [r3, #0]
      break;    
 8001fd2:	e009      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 8:
      *AudioFreq = WM8994_FREQUENCY_48K;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001fda:	601a      	str	r2, [r3, #0]
      break;
 8001fdc:	e004      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    case 10:
      *AudioFreq = WM8994_FREQUENCY_96K;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	4a04      	ldr	r2, [pc, #16]	; (8001ff4 <WM8994_GetFrequency+0xc4>)
 8001fe2:	601a      	str	r2, [r3, #0]
      break;    
 8001fe4:	e000      	b.n	8001fe8 <WM8994_GetFrequency+0xb8>
    default:
      break;    
 8001fe6:	bf00      	nop
    }
  }
  
  return ret;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	00017700 	.word	0x00017700

08001ff8 <WM8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param pObj pointer to component object 
  * @retval Component status if correct communication, else wrong communication
  */
int32_t WM8994_Reset(WM8994_Object_t *pObj)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  int32_t ret = WM8994_OK;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  if(wm8994_sw_reset_w(&pObj->Ctx, 0x0000) != WM8994_OK)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3318      	adds	r3, #24
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f000 f8ee 	bl	80021ec <wm8994_sw_reset_w>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d002      	beq.n	800201c <WM8994_Reset+0x24>
  {
    ret = WM8994_ERROR;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800201a:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 800201c:	68fb      	ldr	r3, [r7, #12]
}
 800201e:	4618      	mov	r0, r3
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <WM8994_RegisterBusIO>:
  * @brief  Function
  * @param  Component object pointer
  * @retval error status
  */
int32_t WM8994_RegisterBusIO (WM8994_Object_t *pObj, WM8994_IO_t *pIO)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  if (pObj == NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d103      	bne.n	8002040 <WM8994_RegisterBusIO+0x18>
  {
    ret = WM8994_ERROR;
 8002038:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	e02c      	b.n	800209a <WM8994_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	891a      	ldrh	r2, [r3, #8]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	695a      	ldr	r2, [r3, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	615a      	str	r2, [r3, #20]
    
    pObj->Ctx.ReadReg  = WM8994_ReadRegWrap;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a0c      	ldr	r2, [pc, #48]	; (80020a4 <WM8994_RegisterBusIO+0x7c>)
 8002074:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WM8994_WriteRegWrap;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a0b      	ldr	r2, [pc, #44]	; (80020a8 <WM8994_RegisterBusIO+0x80>)
 800207a:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	621a      	str	r2, [r3, #32]
    
    if(pObj->IO.Init != NULL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d004      	beq.n	8002094 <WM8994_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4798      	blx	r3
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	e002      	b.n	800209a <WM8994_RegisterBusIO+0x72>
    }
    else
    {
      ret = WM8994_ERROR;
 8002094:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002098:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return ret;
 800209a:	68fb      	ldr	r3, [r7, #12]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	080020e1 	.word	0x080020e1
 80020a8:	08002113 	.word	0x08002113

080020ac <WM8994_Delay>:
  * @param pObj pointer to component object
  * @param Delay: specifies the delay time length, in milliseconds
  * @retval Component status
  */
static int32_t WM8994_Delay(WM8994_Object_t *pObj, uint32_t Delay)
{  
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = pObj->IO.GetTick();
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	4798      	blx	r3
 80020bc:	4603      	mov	r3, r0
 80020be:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80020c0:	bf00      	nop
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	4798      	blx	r3
 80020c8:	4603      	mov	r3, r0
 80020ca:	461a      	mov	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d8f5      	bhi.n	80020c2 <WM8994_Delay+0x16>
  {
  }
  return WM8994_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <WM8994_ReadRegWrap>:
  * @param  pData   The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t WM8994_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 80020e0:	b590      	push	{r4, r7, lr}
 80020e2:	b087      	sub	sp, #28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	607a      	str	r2, [r7, #4]
 80020ea:	461a      	mov	r2, r3
 80020ec:	460b      	mov	r3, r1
 80020ee:	817b      	strh	r3, [r7, #10]
 80020f0:	4613      	mov	r3, r2
 80020f2:	813b      	strh	r3, [r7, #8]
  WM8994_Object_t *pObj = (WM8994_Object_t *)handle;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	691c      	ldr	r4, [r3, #16]
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	8918      	ldrh	r0, [r3, #8]
 8002100:	893b      	ldrh	r3, [r7, #8]
 8002102:	8979      	ldrh	r1, [r7, #10]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	47a0      	blx	r4
 8002108:	4603      	mov	r3, r0
}
 800210a:	4618      	mov	r0, r3
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	bd90      	pop	{r4, r7, pc}

08002112 <WM8994_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t WM8994_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8002112:	b590      	push	{r4, r7, lr}
 8002114:	b087      	sub	sp, #28
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	607a      	str	r2, [r7, #4]
 800211c:	461a      	mov	r2, r3
 800211e:	460b      	mov	r3, r1
 8002120:	817b      	strh	r3, [r7, #10]
 8002122:	4613      	mov	r3, r2
 8002124:	813b      	strh	r3, [r7, #8]
  WM8994_Object_t *pObj = (WM8994_Object_t *)handle;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	68dc      	ldr	r4, [r3, #12]
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	8918      	ldrh	r0, [r3, #8]
 8002132:	893b      	ldrh	r3, [r7, #8]
 8002134:	8979      	ldrh	r1, [r7, #10]
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	47a0      	blx	r4
 800213a:	4603      	mov	r3, r0
}
 800213c:	4618      	mov	r0, r3
 800213e:	371c      	adds	r7, #28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd90      	pop	{r4, r7, pc}

08002144 <wm8994_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : data Read
*******************************************************************************/
int32_t wm8994_read_reg(wm8994_ctx_t *ctx, uint16_t reg, uint16_t* data, uint16_t length)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b087      	sub	sp, #28
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	607a      	str	r2, [r7, #4]
 800214e:	461a      	mov	r2, r3
 8002150:	460b      	mov	r3, r1
 8002152:	817b      	strh	r3, [r7, #10]
 8002154:	4613      	mov	r3, r2
 8002156:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  uint16_t tmp;
  
  ret = ctx->ReadReg(ctx->handle, reg, (uint8_t *)data, length);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	685c      	ldr	r4, [r3, #4]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6898      	ldr	r0, [r3, #8]
 8002160:	893b      	ldrh	r3, [r7, #8]
 8002162:	8979      	ldrh	r1, [r7, #10]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	47a0      	blx	r4
 8002168:	6178      	str	r0, [r7, #20]
  
  if(ret >= 0)
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	db10      	blt.n	8002192 <wm8994_read_reg+0x4e>
  {
    tmp = ((uint16_t)(*data >> 8) & 0x00FF);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	0a1b      	lsrs	r3, r3, #8
 8002176:	827b      	strh	r3, [r7, #18]
    tmp |= ((uint16_t)(*data << 8) & 0xFF00);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	021b      	lsls	r3, r3, #8
 800217e:	b29b      	uxth	r3, r3
 8002180:	b21a      	sxth	r2, r3
 8002182:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002186:	4313      	orrs	r3, r2
 8002188:	b21b      	sxth	r3, r3
 800218a:	827b      	strh	r3, [r7, #18]
    *data = tmp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	8a7a      	ldrh	r2, [r7, #18]
 8002190:	801a      	strh	r2, [r3, #0]
  }
  return ret;
 8002192:	697b      	ldr	r3, [r7, #20]
}
 8002194:	4618      	mov	r0, r3
 8002196:	371c      	adds	r7, #28
 8002198:	46bd      	mov	sp, r7
 800219a:	bd90      	pop	{r4, r7, pc}

0800219c <wm8994_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t wm8994_write_reg(wm8994_ctx_t *ctx, uint16_t reg, uint16_t *data, uint16_t length)
{
 800219c:	b590      	push	{r4, r7, lr}
 800219e:	b087      	sub	sp, #28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	607a      	str	r2, [r7, #4]
 80021a6:	461a      	mov	r2, r3
 80021a8:	460b      	mov	r3, r1
 80021aa:	817b      	strh	r3, [r7, #10]
 80021ac:	4613      	mov	r3, r2
 80021ae:	813b      	strh	r3, [r7, #8]
  uint16_t tmp;
  tmp = ((uint16_t)(*data >> 8) & 0x00FF);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	82fb      	strh	r3, [r7, #22]
  tmp |= ((uint16_t)(*data << 8) & 0xFF00);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	021b      	lsls	r3, r3, #8
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	8afb      	ldrh	r3, [r7, #22]
 80021c6:	b21b      	sxth	r3, r3
 80021c8:	4313      	orrs	r3, r2
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	82fb      	strh	r3, [r7, #22]
  
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)&tmp, length);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681c      	ldr	r4, [r3, #0]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6898      	ldr	r0, [r3, #8]
 80021d8:	893b      	ldrh	r3, [r7, #8]
 80021da:	f107 0216 	add.w	r2, r7, #22
 80021de:	8979      	ldrh	r1, [r7, #10]
 80021e0:	47a0      	blx	r4
 80021e2:	4603      	mov	r3, r0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd90      	pop	{r4, r7, pc}

080021ec <wm8994_sw_reset_w>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_sw_reset_w(wm8994_ctx_t *ctx, uint16_t value)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	807b      	strh	r3, [r7, #2]
  return wm8994_write_reg(ctx, WM8994_SW_RESET, &value, 2);
 80021f8:	1cba      	adds	r2, r7, #2
 80021fa:	2302      	movs	r3, #2
 80021fc:	2100      	movs	r1, #0
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff ffcc 	bl	800219c <wm8994_write_reg>
 8002204:	4603      	mov	r3, r0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <wm8994_sw_reset_r>:
* Input          : Pointer to uint8_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_sw_reset_r(wm8994_ctx_t *ctx, uint16_t *value)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	6039      	str	r1, [r7, #0]
  return wm8994_read_reg(ctx, WM8994_SW_RESET, value, 2);
 8002218:	2302      	movs	r3, #2
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	2100      	movs	r1, #0
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ff90 	bl	8002144 <wm8994_read_reg>
 8002224:	4603      	mov	r3, r0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <wm8994_lo_hpout1l_vol_r>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_lo_hpout1l_vol_r(wm8994_ctx_t *ctx, uint16_t *value)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
 8002236:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = wm8994_read_reg(ctx, WM8994_LEFT_OUTPUT_VOL, value, 2);
 8002238:	2302      	movs	r3, #2
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	211c      	movs	r1, #28
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff ff80 	bl	8002144 <wm8994_read_reg>
 8002244:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10a      	bne.n	8002262 <wm8994_lo_hpout1l_vol_r+0x34>
  {  
  *value &= WM8994_LO_HPOUT1L_VOL_MASK;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002254:	b29a      	uxth	r2, r3
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	801a      	strh	r2, [r3, #0]
  *value = *value >> WM8994_LO_HPOUT1L_VOL_POSITION;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	881a      	ldrh	r2, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	801a      	strh	r2, [r3, #0]
  }
  
  return ret;
 8002262:	68fb      	ldr	r3, [r7, #12]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <wm8994_aif1_sr_r>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_sr_r(wm8994_ctx_t *ctx, uint16_t *value)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_RATE, value, 2);
 8002276:	2302      	movs	r3, #2
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	f44f 7104 	mov.w	r1, #528	; 0x210
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff ff60 	bl	8002144 <wm8994_read_reg>
 8002284:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10c      	bne.n	80022a6 <wm8994_aif1_sr_r+0x3a>
  {  
  *value &= WM8994_AIF1_SR_MASK;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002294:	b29a      	uxth	r2, r3
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	801a      	strh	r2, [r3, #0]
  *value = *value >> WM8994_AIF1_SR_POSITION;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	091b      	lsrs	r3, r3, #4
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	801a      	strh	r2, [r3, #0]
  }
  
  return ret;
 80022a6:	68fb      	ldr	r3, [r7, #12]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <wm8994_aif1_control1_fmt>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_control1_fmt(wm8994_ctx_t *ctx, uint16_t value)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	807b      	strh	r3, [r7, #2]
  int32_t ret;
  uint16_t tmp = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	817b      	strh	r3, [r7, #10]
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_CONTROL1, &tmp, 2);
 80022c0:	f107 020a 	add.w	r2, r7, #10
 80022c4:	2302      	movs	r3, #2
 80022c6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ff3a 	bl	8002144 <wm8994_read_reg>
 80022d0:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d116      	bne.n	8002306 <wm8994_aif1_control1_fmt+0x56>
  {
    tmp &= ~WM8994_AIF1_CONTROL1_FMT_MASK;
 80022d8:	897b      	ldrh	r3, [r7, #10]
 80022da:	f023 0318 	bic.w	r3, r3, #24
 80022de:	b29b      	uxth	r3, r3
 80022e0:	817b      	strh	r3, [r7, #10]
    tmp |= value << WM8994_AIF1_CONTROL1_FMT_POSITION;
 80022e2:	887b      	ldrh	r3, [r7, #2]
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	b21a      	sxth	r2, r3
 80022e8:	897b      	ldrh	r3, [r7, #10]
 80022ea:	b21b      	sxth	r3, r3
 80022ec:	4313      	orrs	r3, r2
 80022ee:	b21b      	sxth	r3, r3
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	817b      	strh	r3, [r7, #10]
    
    ret = wm8994_write_reg(ctx, WM8994_AIF1_CONTROL1, &tmp, 2);
 80022f4:	f107 020a 	add.w	r2, r7, #10
 80022f8:	2302      	movs	r3, #2
 80022fa:	f44f 7140 	mov.w	r1, #768	; 0x300
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7ff ff4c 	bl	800219c <wm8994_write_reg>
 8002304:	60f8      	str	r0, [r7, #12]
  }
  
  return ret;
 8002306:	68fb      	ldr	r3, [r7, #12]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <wm8994_aif1_control1_fmt_r>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_control1_fmt_r(wm8994_ctx_t *ctx, uint16_t *value)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_CONTROL1, value, 2);
 800231a:	2302      	movs	r3, #2
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ff0e 	bl	8002144 <wm8994_read_reg>
 8002328:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10c      	bne.n	800234a <wm8994_aif1_control1_fmt_r+0x3a>
  {  
  *value &= WM8994_AIF1_CONTROL1_FMT_MASK;
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	f003 0318 	and.w	r3, r3, #24
 8002338:	b29a      	uxth	r2, r3
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	801a      	strh	r2, [r3, #0]
  *value = *value >> WM8994_AIF1_CONTROL1_FMT_POSITION;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	881b      	ldrh	r3, [r3, #0]
 8002342:	08db      	lsrs	r3, r3, #3
 8002344:	b29a      	uxth	r2, r3
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	801a      	strh	r2, [r3, #0]
  }
  
  return ret;
 800234a:	68fb      	ldr	r3, [r7, #12]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <wm8994_aif1_control1_wl>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_control1_wl(wm8994_ctx_t *ctx, uint16_t value)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	807b      	strh	r3, [r7, #2]
  int32_t ret;
  uint16_t tmp = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	817b      	strh	r3, [r7, #10]
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_CONTROL1, &tmp, 2);
 8002364:	f107 020a 	add.w	r2, r7, #10
 8002368:	2302      	movs	r3, #2
 800236a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff fee8 	bl	8002144 <wm8994_read_reg>
 8002374:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d116      	bne.n	80023aa <wm8994_aif1_control1_wl+0x56>
  {
    tmp &= ~WM8994_AIF1_CONTROL1_WL_MASK;
 800237c:	897b      	ldrh	r3, [r7, #10]
 800237e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002382:	b29b      	uxth	r3, r3
 8002384:	817b      	strh	r3, [r7, #10]
    tmp |= value << WM8994_AIF1_CONTROL1_WL_POSITION;
 8002386:	887b      	ldrh	r3, [r7, #2]
 8002388:	015b      	lsls	r3, r3, #5
 800238a:	b21a      	sxth	r2, r3
 800238c:	897b      	ldrh	r3, [r7, #10]
 800238e:	b21b      	sxth	r3, r3
 8002390:	4313      	orrs	r3, r2
 8002392:	b21b      	sxth	r3, r3
 8002394:	b29b      	uxth	r3, r3
 8002396:	817b      	strh	r3, [r7, #10]
    
    ret = wm8994_write_reg(ctx, WM8994_AIF1_CONTROL1, &tmp, 2);
 8002398:	f107 020a 	add.w	r2, r7, #10
 800239c:	2302      	movs	r3, #2
 800239e:	f44f 7140 	mov.w	r1, #768	; 0x300
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7ff fefa 	bl	800219c <wm8994_write_reg>
 80023a8:	60f8      	str	r0, [r7, #12]
  }
  
  return ret;
 80023aa:	68fb      	ldr	r3, [r7, #12]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <wm8994_aif1_control1_wl_r>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_control1_wl_r(wm8994_ctx_t *ctx, uint16_t *value)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_CONTROL1, value, 2);
 80023be:	2302      	movs	r3, #2
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff febc 	bl	8002144 <wm8994_read_reg>
 80023cc:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10c      	bne.n	80023ee <wm8994_aif1_control1_wl_r+0x3a>
  {  
  *value &= WM8994_AIF1_CONTROL1_WL_MASK;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80023dc:	b29a      	uxth	r2, r3
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	801a      	strh	r2, [r3, #0]
  *value = *value >> WM8994_AIF1_CONTROL1_WL_POSITION;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	801a      	strh	r2, [r3, #0]
  }
  
  return ret;
 80023ee:	68fb      	ldr	r3, [r7, #12]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <wm8994_aif1_control1_adcr_src>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_control1_adcr_src(wm8994_ctx_t *ctx, uint16_t value)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	807b      	strh	r3, [r7, #2]
  int32_t ret;
  uint16_t tmp = 0;
 8002404:	2300      	movs	r3, #0
 8002406:	817b      	strh	r3, [r7, #10]
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_CONTROL1, &tmp, 2);
 8002408:	f107 020a 	add.w	r2, r7, #10
 800240c:	2302      	movs	r3, #2
 800240e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff fe96 	bl	8002144 <wm8994_read_reg>
 8002418:	60f8      	str	r0, [r7, #12]

  if(ret == 0)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d116      	bne.n	800244e <wm8994_aif1_control1_adcr_src+0x56>
  {
    tmp &= ~WM8994_AIF1_CONTROL1_ADCR_SRC_MASK;
 8002420:	897b      	ldrh	r3, [r7, #10]
 8002422:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002426:	b29b      	uxth	r3, r3
 8002428:	817b      	strh	r3, [r7, #10]
    tmp |= value << WM8994_AIF1_CONTROL1_ADCR_SRC_POSITION;
 800242a:	887b      	ldrh	r3, [r7, #2]
 800242c:	039b      	lsls	r3, r3, #14
 800242e:	b21a      	sxth	r2, r3
 8002430:	897b      	ldrh	r3, [r7, #10]
 8002432:	b21b      	sxth	r3, r3
 8002434:	4313      	orrs	r3, r2
 8002436:	b21b      	sxth	r3, r3
 8002438:	b29b      	uxth	r3, r3
 800243a:	817b      	strh	r3, [r7, #10]
    
    ret = wm8994_write_reg(ctx, WM8994_AIF1_CONTROL1, &tmp, 2);
 800243c:	f107 020a 	add.w	r2, r7, #10
 8002440:	2302      	movs	r3, #2
 8002442:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff fea8 	bl	800219c <wm8994_write_reg>
 800244c:	60f8      	str	r0, [r7, #12]
  }
  
  return ret;
 800244e:	68fb      	ldr	r3, [r7, #12]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <wm8994_aif1_adc1_left_vol_adc1l_r>:
* Input          : uint16_t
* Output         : None
* Return         : Status [WM8994_ERROR, WM8994_OK]
*******************************************************************************/
int32_t  wm8994_aif1_adc1_left_vol_adc1l_r(wm8994_ctx_t *ctx, uint16_t *value)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = wm8994_read_reg(ctx, WM8994_AIF1_ADC1_LEFT_VOL, value, 2);
 8002462:	2302      	movs	r3, #2
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff fe6a 	bl	8002144 <wm8994_read_reg>
 8002470:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d109      	bne.n	800248c <wm8994_aif1_adc1_left_vol_adc1l_r+0x34>
  {  
  *value &= WM8994_AIF1_ADC1_LEFT_VOL_ADC1L_MASK;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	b2db      	uxtb	r3, r3
 800247e:	b29a      	uxth	r2, r3
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	801a      	strh	r2, [r3, #0]
  *value = *value >> WM8994_AIF1_ADC1_LEFT_VOL_ADC1L_POSITION;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	881a      	ldrh	r2, [r3, #0]
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	801a      	strh	r2, [r3, #0]
  }
  
  return ret;
 800248c:	68fb      	ldr	r3, [r7, #12]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800249e:	2300      	movs	r3, #0
 80024a0:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 80024a2:	4b16      	ldr	r3, [pc, #88]	; (80024fc <BSP_I2C4_Init+0x64>)
 80024a4:	4a16      	ldr	r2, [pc, #88]	; (8002500 <BSP_I2C4_Init+0x68>)
 80024a6:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter++ == 0U)
 80024a8:	4b16      	ldr	r3, [pc, #88]	; (8002504 <BSP_I2C4_Init+0x6c>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	1c5a      	adds	r2, r3, #1
 80024ae:	4915      	ldr	r1, [pc, #84]	; (8002504 <BSP_I2C4_Init+0x6c>)
 80024b0:	600a      	str	r2, [r1, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d11d      	bne.n	80024f2 <BSP_I2C4_Init+0x5a>
  {
    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 80024b6:	4811      	ldr	r0, [pc, #68]	; (80024fc <BSP_I2C4_Init+0x64>)
 80024b8:	f003 fa52 	bl	8005960 <HAL_I2C_GetState>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d117      	bne.n	80024f2 <BSP_I2C4_Init+0x5a>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 80024c2:	480e      	ldr	r0, [pc, #56]	; (80024fc <BSP_I2C4_Init+0x64>)
 80024c4:	f000 fb66 	bl	8002b94 <I2C4_MspInit>
        {
          ret = BSP_ERROR_MSP_FAILURE;
        }
      }
#endif
      if (ret == BSP_ERROR_NONE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d111      	bne.n	80024f2 <BSP_I2C4_Init+0x5a>
      {
        if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK2Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 80024ce:	f004 fd1b 	bl	8006f08 <HAL_RCC_GetPCLK2Freq>
 80024d2:	4603      	mov	r3, r0
 80024d4:	490c      	ldr	r1, [pc, #48]	; (8002508 <BSP_I2C4_Init+0x70>)
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f8e6 	bl	80026a8 <I2C_GetTiming>
 80024dc:	4603      	mov	r3, r0
 80024de:	4619      	mov	r1, r3
 80024e0:	4806      	ldr	r0, [pc, #24]	; (80024fc <BSP_I2C4_Init+0x64>)
 80024e2:	f000 f83b 	bl	800255c <MX_I2C4_Init>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d002      	beq.n	80024f2 <BSP_I2C4_Init+0x5a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80024ec:	f06f 0307 	mvn.w	r3, #7
 80024f0:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }

  return ret;
 80024f2:	687b      	ldr	r3, [r7, #4]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	24000f1c 	.word	0x24000f1c
 8002500:	58001c00 	.word	0x58001c00
 8002504:	240004e0 	.word	0x240004e0
 8002508:	000186a0 	.word	0x000186a0

0800250c <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval None
  */
int32_t BSP_I2C4_DeInit(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 8002512:	2300      	movs	r3, #0
 8002514:	607b      	str	r3, [r7, #4]

  if (I2c4InitCounter > 0U)
 8002516:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <BSP_I2C4_DeInit+0x48>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d014      	beq.n	8002548 <BSP_I2C4_DeInit+0x3c>
  {
    if (--I2c4InitCounter == 0U)
 800251e:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <BSP_I2C4_DeInit+0x48>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3b01      	subs	r3, #1
 8002524:	4a0b      	ldr	r2, [pc, #44]	; (8002554 <BSP_I2C4_DeInit+0x48>)
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	4b0a      	ldr	r3, [pc, #40]	; (8002554 <BSP_I2C4_DeInit+0x48>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10b      	bne.n	8002548 <BSP_I2C4_DeInit+0x3c>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      I2C4_MspDeInit(&hbus_i2c4);
 8002530:	4809      	ldr	r0, [pc, #36]	; (8002558 <BSP_I2C4_DeInit+0x4c>)
 8002532:	f000 fb95 	bl	8002c60 <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

      /* Init the I2C */
      if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 8002536:	4808      	ldr	r0, [pc, #32]	; (8002558 <BSP_I2C4_DeInit+0x4c>)
 8002538:	f002 ffa0 	bl	800547c <HAL_I2C_DeInit>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <BSP_I2C4_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002542:	f06f 0307 	mvn.w	r3, #7
 8002546:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return ret;
 8002548:	687b      	ldr	r3, [r7, #4]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	240004e0 	.word	0x240004e0
 8002558:	24000f1c 	.word	0x24000f1c

0800255c <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f002 fede 	bl	800535c <HAL_I2C_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
 80025aa:	e014      	b.n	80025d6 <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOGFILTER_ENABLE : I2C_ANALOGFILTER_DISABLE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 80025b0:	68b9      	ldr	r1, [r7, #8]
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f003 fc94 	bl	8005ee0 <HAL_I2CEx_ConfigAnalogFilter>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
 80025c2:	e008      	b.n	80025d6 <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 80025c4:	2100      	movs	r1, #0
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f003 fcd5 	bl	8005f76 <HAL_I2CEx_ConfigDigitalFilter>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <BSP_I2C4_WriteReg16>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b088      	sub	sp, #32
 80025e4:	af02      	add	r7, sp, #8
 80025e6:	60ba      	str	r2, [r7, #8]
 80025e8:	461a      	mov	r2, r3
 80025ea:	4603      	mov	r3, r0
 80025ec:	81fb      	strh	r3, [r7, #14]
 80025ee:	460b      	mov	r3, r1
 80025f0:	81bb      	strh	r3, [r7, #12]
 80025f2:	4613      	mov	r3, r2
 80025f4:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
 #if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 80025f6:	89b9      	ldrh	r1, [r7, #12]
 80025f8:	89f8      	ldrh	r0, [r7, #14]
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2202      	movs	r2, #2
 8002602:	f000 fb51 	bl	8002ca8 <I2C4_WriteReg>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d102      	bne.n	8002612 <BSP_I2C4_WriteReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	e00c      	b.n	800262c <BSP_I2C4_WriteReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8002612:	4809      	ldr	r0, [pc, #36]	; (8002638 <BSP_I2C4_WriteReg16+0x58>)
 8002614:	f003 f9b2 	bl	800597c <HAL_I2C_GetError>
 8002618:	4603      	mov	r3, r0
 800261a:	2b04      	cmp	r3, #4
 800261c:	d103      	bne.n	8002626 <BSP_I2C4_WriteReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800261e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	e002      	b.n	800262c <BSP_I2C4_WriteReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002626:	f06f 0303 	mvn.w	r3, #3
 800262a:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 800262c:	697b      	ldr	r3, [r7, #20]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	24000f1c 	.word	0x24000f1c

0800263c <BSP_I2C4_ReadReg16>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af02      	add	r7, sp, #8
 8002642:	60ba      	str	r2, [r7, #8]
 8002644:	461a      	mov	r2, r3
 8002646:	4603      	mov	r3, r0
 8002648:	81fb      	strh	r3, [r7, #14]
 800264a:	460b      	mov	r3, r1
 800264c:	81bb      	strh	r3, [r7, #12]
 800264e:	4613      	mov	r3, r2
 8002650:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 8002652:	89b9      	ldrh	r1, [r7, #12]
 8002654:	89f8      	ldrh	r0, [r7, #14]
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	2202      	movs	r2, #2
 800265e:	f000 fb49 	bl	8002cf4 <I2C4_ReadReg>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d102      	bne.n	800266e <BSP_I2C4_ReadReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]
 800266c:	e00c      	b.n	8002688 <BSP_I2C4_ReadReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 800266e:	4809      	ldr	r0, [pc, #36]	; (8002694 <BSP_I2C4_ReadReg16+0x58>)
 8002670:	f003 f984 	bl	800597c <HAL_I2C_GetError>
 8002674:	4603      	mov	r3, r0
 8002676:	2b04      	cmp	r3, #4
 8002678:	d103      	bne.n	8002682 <BSP_I2C4_ReadReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800267a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	e002      	b.n	8002688 <BSP_I2C4_ReadReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002682:	f06f 0303 	mvn.w	r3, #3
 8002686:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 8002688:	697b      	ldr	r3, [r7, #20]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3718      	adds	r7, #24
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	24000f1c 	.word	0x24000f1c

08002698 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 800269c:	f000 fbd6 	bl	8002e4c <HAL_GetTick>
 80026a0:	4603      	mov	r3, r0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	bd80      	pop	{r7, pc}
	...

080026a8 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d06b      	beq.n	8002794 <I2C_GetTiming+0xec>
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d068      	beq.n	8002794 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80026c2:	2300      	movs	r3, #0
 80026c4:	613b      	str	r3, [r7, #16]
 80026c6:	e060      	b.n	800278a <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80026c8:	4a35      	ldr	r2, [pc, #212]	; (80027a0 <I2C_GetTiming+0xf8>)
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	212c      	movs	r1, #44	; 0x2c
 80026ce:	fb01 f303 	mul.w	r3, r1, r3
 80026d2:	4413      	add	r3, r2
 80026d4:	3304      	adds	r3, #4
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d352      	bcc.n	8002784 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 80026de:	4a30      	ldr	r2, [pc, #192]	; (80027a0 <I2C_GetTiming+0xf8>)
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	212c      	movs	r1, #44	; 0x2c
 80026e4:	fb01 f303 	mul.w	r3, r1, r3
 80026e8:	4413      	add	r3, r2
 80026ea:	3308      	adds	r3, #8
 80026ec:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d847      	bhi.n	8002784 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 80026f4:	6939      	ldr	r1, [r7, #16]
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f856 	bl	80027a8 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 80026fc:	6939      	ldr	r1, [r7, #16]
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f940 	bl	8002984 <I2C_Compute_SCLL_SCLH>
 8002704:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2b7f      	cmp	r3, #127	; 0x7f
 800270a:	d842      	bhi.n	8002792 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800270c:	4925      	ldr	r1, [pc, #148]	; (80027a4 <I2C_GetTiming+0xfc>)
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	4613      	mov	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 800271e:	4821      	ldr	r0, [pc, #132]	; (80027a4 <I2C_GetTiming+0xfc>)
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4403      	add	r3, r0
 800272c:	3304      	adds	r3, #4
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	051b      	lsls	r3, r3, #20
 8002732:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8002736:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8002738:	481a      	ldr	r0, [pc, #104]	; (80027a4 <I2C_GetTiming+0xfc>)
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	4613      	mov	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4403      	add	r3, r0
 8002746:	3308      	adds	r3, #8
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	041b      	lsls	r3, r3, #16
 800274c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8002750:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8002752:	4814      	ldr	r0, [pc, #80]	; (80027a4 <I2C_GetTiming+0xfc>)
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	4613      	mov	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4403      	add	r3, r0
 8002760:	330c      	adds	r3, #12
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8002768:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 800276a:	480e      	ldr	r0, [pc, #56]	; (80027a4 <I2C_GetTiming+0xfc>)
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4403      	add	r3, r0
 8002778:	3310      	adds	r3, #16
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800277e:	430b      	orrs	r3, r1
 8002780:	617b      	str	r3, [r7, #20]
        }
        break;
 8002782:	e006      	b.n	8002792 <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	3301      	adds	r3, #1
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	2b02      	cmp	r3, #2
 800278e:	d99b      	bls.n	80026c8 <I2C_GetTiming+0x20>
 8002790:	e000      	b.n	8002794 <I2C_GetTiming+0xec>
        break;
 8002792:	bf00      	nop
      }
    }
  }

  return ret;
 8002794:	697b      	ldr	r3, [r7, #20]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	0800d920 	.word	0x0800d920
 80027a4:	240004e4 	.word	0x240004e4

080027a8 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b08f      	sub	sp, #60	; 0x3c
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 80027b2:	2310      	movs	r3, #16
 80027b4:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	085a      	lsrs	r2, r3, #1
 80027ba:	4b6e      	ldr	r3, [pc, #440]	; (8002974 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 80027bc:	4413      	add	r3, r2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80027c4:	61fb      	str	r3, [r7, #28]

  tafdel_min = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 80027c6:	2332      	movs	r3, #50	; 0x32
 80027c8:	61bb      	str	r3, [r7, #24]
  tafdel_max = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MAX : 0U;
 80027ca:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027ce:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80027d0:	4a69      	ldr	r2, [pc, #420]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	212c      	movs	r1, #44	; 0x2c
 80027d6:	fb01 f303 	mul.w	r3, r1, r3
 80027da:	4413      	add	r3, r2
 80027dc:	3324      	adds	r3, #36	; 0x24
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	4a65      	ldr	r2, [pc, #404]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	212c      	movs	r1, #44	; 0x2c
 80027e8:	fb01 f303 	mul.w	r3, r1, r3
 80027ec:	4413      	add	r3, r2
 80027ee:	330c      	adds	r3, #12
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80027f4:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80027f6:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80027f8:	495f      	ldr	r1, [pc, #380]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	202c      	movs	r0, #44	; 0x2c
 80027fe:	fb00 f303 	mul.w	r3, r0, r3
 8002802:	440b      	add	r3, r1
 8002804:	3328      	adds	r3, #40	; 0x28
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	3303      	adds	r3, #3
 800280a:	69f9      	ldr	r1, [r7, #28]
 800280c:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	633b      	str	r3, [r7, #48]	; 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8002814:	4a58      	ldr	r2, [pc, #352]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	212c      	movs	r1, #44	; 0x2c
 800281a:	fb01 f303 	mul.w	r3, r1, r3
 800281e:	4413      	add	r3, r2
 8002820:	3310      	adds	r3, #16
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	4a54      	ldr	r2, [pc, #336]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	212c      	movs	r1, #44	; 0x2c
 800282c:	fb01 f303 	mul.w	r3, r1, r3
 8002830:	4413      	add	r3, r2
 8002832:	3320      	adds	r3, #32
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8002838:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800283a:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800283c:	494e      	ldr	r1, [pc, #312]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	202c      	movs	r0, #44	; 0x2c
 8002842:	fb00 f303 	mul.w	r3, r0, r3
 8002846:	440b      	add	r3, r1
 8002848:	3328      	adds	r3, #40	; 0x28
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	3304      	adds	r3, #4
 800284e:	69f9      	ldr	r1, [r7, #28]
 8002850:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	62fb      	str	r3, [r7, #44]	; 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8002858:	4a47      	ldr	r2, [pc, #284]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	212c      	movs	r1, #44	; 0x2c
 800285e:	fb01 f303 	mul.w	r3, r1, r3
 8002862:	4413      	add	r3, r2
 8002864:	3320      	adds	r3, #32
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4618      	mov	r0, r3
 800286a:	4a43      	ldr	r2, [pc, #268]	; (8002978 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	212c      	movs	r1, #44	; 0x2c
 8002870:	fb01 f303 	mul.w	r3, r1, r3
 8002874:	4413      	add	r3, r2
 8002876:	3314      	adds	r3, #20
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4403      	add	r3, r0
 800287c:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 800287e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002880:	2b00      	cmp	r3, #0
 8002882:	dc01      	bgt.n	8002888 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (tsdadel_max <= 0)
 8002888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288a:	2b00      	cmp	r3, #0
 800288c:	dc01      	bgt.n	8002892 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8002892:	2300      	movs	r3, #0
 8002894:	62bb      	str	r3, [r7, #40]	; 0x28
 8002896:	e062      	b.n	800295e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8002898:	2300      	movs	r3, #0
 800289a:	627b      	str	r3, [r7, #36]	; 0x24
 800289c:	e059      	b.n	8002952 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 800289e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a0:	3301      	adds	r3, #1
 80028a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028a4:	3201      	adds	r2, #1
 80028a6:	fb02 f203 	mul.w	r2, r2, r3
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	fb02 f303 	mul.w	r3, r2, r3
 80028b0:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d348      	bcc.n	800294c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	623b      	str	r3, [r7, #32]
 80028be:	e042      	b.n	8002946 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 80028c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c2:	3301      	adds	r3, #1
 80028c4:	6a3a      	ldr	r2, [r7, #32]
 80028c6:	fb02 f203 	mul.w	r2, r2, r3
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	fb02 f303 	mul.w	r3, r2, r3
 80028d0:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 80028d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d332      	bcc.n	8002940 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 80028da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d82e      	bhi.n	8002940 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 80028e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d02a      	beq.n	8002940 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 80028ea:	4b24      	ldr	r3, [pc, #144]	; (800297c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	4924      	ldr	r1, [pc, #144]	; (8002980 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80028f0:	4613      	mov	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028fc:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 80028fe:	4b1f      	ldr	r3, [pc, #124]	; (800297c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	491f      	ldr	r1, [pc, #124]	; (8002980 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8002904:	4613      	mov	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	3304      	adds	r3, #4
 8002910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002912:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8002914:	4b19      	ldr	r3, [pc, #100]	; (800297c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4919      	ldr	r1, [pc, #100]	; (8002980 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 800291a:	4613      	mov	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	4413      	add	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	3308      	adds	r3, #8
 8002926:	6a3a      	ldr	r2, [r7, #32]
 8002928:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 800292a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292c:	637b      	str	r3, [r7, #52]	; 0x34
              I2c_valid_timing_nbr ++;
 800292e:	4b13      	ldr	r3, [pc, #76]	; (800297c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3301      	adds	r3, #1
 8002934:	4a11      	ldr	r2, [pc, #68]	; (800297c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8002936:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8002938:	4b10      	ldr	r3, [pc, #64]	; (800297c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b7f      	cmp	r3, #127	; 0x7f
 800293e:	d812      	bhi.n	8002966 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	3301      	adds	r3, #1
 8002944:	623b      	str	r3, [r7, #32]
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d9b9      	bls.n	80028c0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	3301      	adds	r3, #1
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	2b0f      	cmp	r3, #15
 8002956:	d9a2      	bls.n	800289e <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8002958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800295a:	3301      	adds	r3, #1
 800295c:	62bb      	str	r3, [r7, #40]	; 0x28
 800295e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002960:	2b0f      	cmp	r3, #15
 8002962:	d999      	bls.n	8002898 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8002964:	e000      	b.n	8002968 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8002966:	bf00      	nop
          }
        }
      }
    }
  }
}
 8002968:	373c      	adds	r7, #60	; 0x3c
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	3b9aca00 	.word	0x3b9aca00
 8002978:	0800d920 	.word	0x0800d920
 800297c:	24000ee4 	.word	0x24000ee4
 8002980:	240004e4 	.word	0x240004e4

08002984 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8002984:	b480      	push	{r7}
 8002986:	b093      	sub	sp, #76	; 0x4c
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 800298e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002992:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	085a      	lsrs	r2, r3, #1
 8002998:	4b7a      	ldr	r3, [pc, #488]	; (8002b84 <I2C_Compute_SCLL_SCLH+0x200>)
 800299a:	4413      	add	r3, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	fbb3 f3f2 	udiv	r3, r3, r2
 80029a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 80029a4:	4a78      	ldr	r2, [pc, #480]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	212c      	movs	r1, #44	; 0x2c
 80029aa:	fb01 f303 	mul.w	r3, r1, r3
 80029ae:	4413      	add	r3, r2
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	085a      	lsrs	r2, r3, #1
 80029b4:	4b73      	ldr	r3, [pc, #460]	; (8002b84 <I2C_Compute_SCLL_SCLH+0x200>)
 80029b6:	4413      	add	r3, r2
 80029b8:	4973      	ldr	r1, [pc, #460]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	202c      	movs	r0, #44	; 0x2c
 80029be:	fb00 f202 	mul.w	r2, r0, r2
 80029c2:	440a      	add	r2, r1
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80029ca:	62bb      	str	r3, [r7, #40]	; 0x28

  tafdel_min = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 80029cc:	2332      	movs	r3, #50	; 0x32
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 80029d0:	4a6d      	ldr	r2, [pc, #436]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	212c      	movs	r1, #44	; 0x2c
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	4413      	add	r3, r2
 80029dc:	3328      	adds	r3, #40	; 0x28
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e2:	fb02 f303 	mul.w	r3, r2, r3
 80029e6:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 80029e8:	4a67      	ldr	r2, [pc, #412]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	212c      	movs	r1, #44	; 0x2c
 80029ee:	fb01 f303 	mul.w	r3, r1, r3
 80029f2:	4413      	add	r3, r2
 80029f4:	3304      	adds	r3, #4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a62      	ldr	r2, [pc, #392]	; (8002b84 <I2C_Compute_SCLL_SCLH+0x200>)
 80029fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80029fe:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 8002a00:	4a61      	ldr	r2, [pc, #388]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	212c      	movs	r1, #44	; 0x2c
 8002a06:	fb01 f303 	mul.w	r3, r1, r3
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3308      	adds	r3, #8
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a5c      	ldr	r2, [pc, #368]	; (8002b84 <I2C_Compute_SCLL_SCLH+0x200>)
 8002a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a16:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8002a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1a:	643b      	str	r3, [r7, #64]	; 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8002a20:	e0a3      	b.n	8002b6a <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8002a22:	495a      	ldr	r1, [pc, #360]	; (8002b8c <I2C_Compute_SCLL_SCLH+0x208>)
 8002a24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	440b      	add	r3, r1
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a36:	fb02 f303 	mul.w	r3, r2, r3
 8002a3a:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a40:	e08c      	b.n	8002b5c <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8002a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	441a      	add	r2, r3
 8002a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	6979      	ldr	r1, [r7, #20]
 8002a4e:	fb01 f103 	mul.w	r1, r1, r3
 8002a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	440b      	add	r3, r1
 8002a58:	4413      	add	r3, r2
 8002a5a:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8002a5c:	4a4a      	ldr	r2, [pc, #296]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	212c      	movs	r1, #44	; 0x2c
 8002a62:	fb01 f303 	mul.w	r3, r1, r3
 8002a66:	4413      	add	r3, r2
 8002a68:	3318      	adds	r3, #24
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d971      	bls.n	8002b56 <I2C_Compute_SCLL_SCLH+0x1d2>
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	1ad2      	subs	r2, r2, r3
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d268      	bcs.n	8002b56 <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8002a84:	2300      	movs	r3, #0
 8002a86:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a88:	e062      	b.n	8002b50 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8002a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	441a      	add	r2, r3
 8002a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a92:	3301      	adds	r3, #1
 8002a94:	6979      	ldr	r1, [r7, #20]
 8002a96:	fb01 f103 	mul.w	r1, r1, r3
 8002a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	440b      	add	r3, r1
 8002aa0:	4413      	add	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	441a      	add	r2, r3
 8002aaa:	4937      	ldr	r1, [pc, #220]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	202c      	movs	r0, #44	; 0x2c
 8002ab0:	fb00 f303 	mul.w	r3, r0, r3
 8002ab4:	440b      	add	r3, r1
 8002ab6:	3320      	adds	r3, #32
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	441a      	add	r2, r3
 8002abc:	4932      	ldr	r1, [pc, #200]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	202c      	movs	r0, #44	; 0x2c
 8002ac2:	fb00 f303 	mul.w	r3, r0, r3
 8002ac6:	440b      	add	r3, r1
 8002ac8:	3324      	adds	r3, #36	; 0x24
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4413      	add	r3, r2
 8002ace:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d338      	bcc.n	8002b4a <I2C_Compute_SCLL_SCLH+0x1c6>
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d834      	bhi.n	8002b4a <I2C_Compute_SCLL_SCLH+0x1c6>
 8002ae0:	4a29      	ldr	r2, [pc, #164]	; (8002b88 <I2C_Compute_SCLL_SCLH+0x204>)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	212c      	movs	r1, #44	; 0x2c
 8002ae6:	fb01 f303 	mul.w	r3, r1, r3
 8002aea:	4413      	add	r3, r2
 8002aec:	331c      	adds	r3, #28
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d329      	bcc.n	8002b4a <I2C_Compute_SCLL_SCLH+0x1c6>
 8002af6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d225      	bcs.n	8002b4a <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	633b      	str	r3, [r7, #48]	; 0x30

            if (error < 0)
 8002b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	da02      	bge.n	8002b12 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8002b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0e:	425b      	negs	r3, r3
 8002b10:	633b      	str	r3, [r7, #48]	; 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 8002b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d917      	bls.n	8002b4a <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8002b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1c:	643b      	str	r3, [r7, #64]	; 0x40
              I2c_valid_timing[count].scll = scll;
 8002b1e:	491b      	ldr	r1, [pc, #108]	; (8002b8c <I2C_Compute_SCLL_SCLH+0x208>)
 8002b20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	3310      	adds	r3, #16
 8002b2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b30:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8002b32:	4916      	ldr	r1, [pc, #88]	; (8002b8c <I2C_Compute_SCLL_SCLH+0x208>)
 8002b34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	330c      	adds	r3, #12
 8002b42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b44:	601a      	str	r2, [r3, #0]
              ret = count;
 8002b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b48:	647b      	str	r3, [r7, #68]	; 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8002b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b52:	2bff      	cmp	r3, #255	; 0xff
 8002b54:	d999      	bls.n	8002a8a <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8002b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b58:	3301      	adds	r3, #1
 8002b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b5e:	2bff      	cmp	r3, #255	; 0xff
 8002b60:	f67f af6f 	bls.w	8002a42 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8002b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b66:	3301      	adds	r3, #1
 8002b68:	637b      	str	r3, [r7, #52]	; 0x34
 8002b6a:	4b09      	ldr	r3, [pc, #36]	; (8002b90 <I2C_Compute_SCLL_SCLH+0x20c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b70:	429a      	cmp	r2, r3
 8002b72:	f4ff af56 	bcc.w	8002a22 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8002b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	374c      	adds	r7, #76	; 0x4c
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	3b9aca00 	.word	0x3b9aca00
 8002b88:	0800d920 	.word	0x0800d920
 8002b8c:	240004e4 	.word	0x240004e4
 8002b90:	24000ee4 	.word	0x24000ee4

08002b94 <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *phi2c)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	; 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 8002b9c:	4b2e      	ldr	r3, [pc, #184]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ba2:	4a2d      	ldr	r2, [pc, #180]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002ba4:	f043 0320 	orr.w	r3, r3, #32
 8002ba8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bac:	4b2a      	ldr	r3, [pc, #168]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002bae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bb2:	f003 0320 	and.w	r3, r3, #32
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 8002bba:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bc0:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002bc2:	f043 0320 	orr.w	r3, r3, #32
 8002bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bca:	4b23      	ldr	r3, [pc, #140]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bd0:	f003 0320 	and.w	r3, r3, #32
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SCL_PIN;
 8002bd8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bdc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8002bde:	2312      	movs	r3, #18
 8002be0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002be2:	2301      	movs	r3, #1
 8002be4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed 	= GPIO_SPEED_FREQ_HIGH;
 8002be6:	2302      	movs	r3, #2
 8002be8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SCL_AF;
 8002bea:	2304      	movs	r3, #4
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 8002bee:	f107 0314 	add.w	r3, r7, #20
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4819      	ldr	r0, [pc, #100]	; (8002c5c <I2C4_MspInit+0xc8>)
 8002bf6:	f002 f907 	bl	8004e08 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SDA_PIN;
 8002bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bfe:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = BUS_I2C4_SDA_AF;
 8002c00:	2304      	movs	r3, #4
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 8002c04:	f107 0314 	add.w	r3, r7, #20
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4814      	ldr	r0, [pc, #80]	; (8002c5c <I2C4_MspInit+0xc8>)
 8002c0c:	f002 f8fc 	bl	8004e08 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 8002c10:	4b11      	ldr	r3, [pc, #68]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c16:	4a10      	ldr	r2, [pc, #64]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c1c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002c20:	4b0d      	ldr	r3, [pc, #52]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 8002c2e:	4b0a      	ldr	r3, [pc, #40]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c34:	4a08      	ldr	r2, [pc, #32]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c3a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 8002c3e:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c44:	4a04      	ldr	r2, [pc, #16]	; (8002c58 <I2C4_MspInit+0xc4>)
 8002c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c4a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8002c4e:	bf00      	nop
 8002c50:	3728      	adds	r7, #40	; 0x28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	58024400 	.word	0x58024400
 8002c5c:	58021400 	.word	0x58021400

08002c60 <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *phi2c)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 8002c68:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c6c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin );
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4619      	mov	r1, r3
 8002c72:	480b      	ldr	r0, [pc, #44]	; (8002ca0 <I2C4_MspDeInit+0x40>)
 8002c74:	f002 fa70 	bl	8005158 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8002c78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c7c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4807      	ldr	r0, [pc, #28]	; (8002ca0 <I2C4_MspDeInit+0x40>)
 8002c84:	f002 fa68 	bl	8005158 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <I2C4_MspDeInit+0x44>)
 8002c8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c8e:	4a05      	ldr	r2, [pc, #20]	; (8002ca4 <I2C4_MspDeInit+0x44>)
 8002c90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c94:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
}
 8002c98:	bf00      	nop
 8002c9a:	3720      	adds	r7, #32
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	58021400 	.word	0x58021400
 8002ca4:	58024400 	.word	0x58024400

08002ca8 <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af04      	add	r7, sp, #16
 8002cae:	607b      	str	r3, [r7, #4]
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	81fb      	strh	r3, [r7, #14]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	81bb      	strh	r3, [r7, #12]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	817b      	strh	r3, [r7, #10]
  if(HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8002cbc:	8978      	ldrh	r0, [r7, #10]
 8002cbe:	89ba      	ldrh	r2, [r7, #12]
 8002cc0:	89f9      	ldrh	r1, [r7, #14]
 8002cc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cc6:	9302      	str	r3, [sp, #8]
 8002cc8:	8b3b      	ldrh	r3, [r7, #24]
 8002cca:	9301      	str	r3, [sp, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	4807      	ldr	r0, [pc, #28]	; (8002cf0 <I2C4_WriteReg+0x48>)
 8002cd4:	f002 fc16 	bl	8005504 <HAL_I2C_Mem_Write>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e001      	b.n	8002ce6 <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8002ce2:	f06f 0307 	mvn.w	r3, #7
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	24000f1c 	.word	0x24000f1c

08002cf4 <I2C4_ReadReg>:
  * @param  MemAddSize Size of internal memory address
  * @param  Reg        The target register address to read
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af04      	add	r7, sp, #16
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	81fb      	strh	r3, [r7, #14]
 8002d00:	460b      	mov	r3, r1
 8002d02:	81bb      	strh	r3, [r7, #12]
 8002d04:	4613      	mov	r3, r2
 8002d06:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8002d08:	8978      	ldrh	r0, [r7, #10]
 8002d0a:	89ba      	ldrh	r2, [r7, #12]
 8002d0c:	89f9      	ldrh	r1, [r7, #14]
 8002d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d12:	9302      	str	r3, [sp, #8]
 8002d14:	8b3b      	ldrh	r3, [r7, #24]
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	4807      	ldr	r0, [pc, #28]	; (8002d3c <I2C4_ReadReg+0x48>)
 8002d20:	f002 fd04 	bl	800572c <HAL_I2C_Mem_Read>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e001      	b.n	8002d32 <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8002d2e:	f06f 0307 	mvn.w	r3, #7
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	24000f1c 	.word	0x24000f1c

08002d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d46:	2003      	movs	r0, #3
 8002d48:	f000 f95c 	bl	8003004 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d4c:	f003 ff1c 	bl	8006b88 <HAL_RCC_GetSysClockFreq>
 8002d50:	4602      	mov	r2, r0
 8002d52:	4b15      	ldr	r3, [pc, #84]	; (8002da8 <HAL_Init+0x68>)
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	0a1b      	lsrs	r3, r3, #8
 8002d58:	f003 030f 	and.w	r3, r3, #15
 8002d5c:	4913      	ldr	r1, [pc, #76]	; (8002dac <HAL_Init+0x6c>)
 8002d5e:	5ccb      	ldrb	r3, [r1, r3]
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	fa22 f303 	lsr.w	r3, r2, r3
 8002d68:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d6a:	4b0f      	ldr	r3, [pc, #60]	; (8002da8 <HAL_Init+0x68>)
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	4a0e      	ldr	r2, [pc, #56]	; (8002dac <HAL_Init+0x6c>)
 8002d74:	5cd3      	ldrb	r3, [r2, r3]
 8002d76:	f003 031f 	and.w	r3, r3, #31
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d80:	4a0b      	ldr	r2, [pc, #44]	; (8002db0 <HAL_Init+0x70>)
 8002d82:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d84:	4a0b      	ldr	r2, [pc, #44]	; (8002db4 <HAL_Init+0x74>)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f000 f814 	bl	8002db8 <HAL_InitTick>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e002      	b.n	8002da0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002d9a:	f008 f9f1 	bl	800b180 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	58024400 	.word	0x58024400
 8002dac:	0800d9d4 	.word	0x0800d9d4
 8002db0:	24000458 	.word	0x24000458
 8002db4:	24000454 	.word	0x24000454

08002db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002dc0:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <HAL_InitTick+0x60>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e021      	b.n	8002e10 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <HAL_InitTick+0x64>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4b11      	ldr	r3, [pc, #68]	; (8002e18 <HAL_InitTick+0x60>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 f941 	bl	800306a <HAL_SYSTICK_Config>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e00e      	b.n	8002e10 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b0f      	cmp	r3, #15
 8002df6:	d80a      	bhi.n	8002e0e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e00:	f000 f90b 	bl	800301a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e04:	4a06      	ldr	r2, [pc, #24]	; (8002e20 <HAL_InitTick+0x68>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e000      	b.n	8002e10 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	24000450 	.word	0x24000450
 8002e1c:	24000454 	.word	0x24000454
 8002e20:	2400044c 	.word	0x2400044c

08002e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <HAL_IncTick+0x20>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <HAL_IncTick+0x24>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4413      	add	r3, r2
 8002e34:	4a04      	ldr	r2, [pc, #16]	; (8002e48 <HAL_IncTick+0x24>)
 8002e36:	6013      	str	r3, [r2, #0]
}
 8002e38:	bf00      	nop
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	24000450 	.word	0x24000450
 8002e48:	24000f68 	.word	0x24000f68

08002e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e50:	4b03      	ldr	r3, [pc, #12]	; (8002e60 <HAL_GetTick+0x14>)
 8002e52:	681b      	ldr	r3, [r3, #0]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	24000f68 	.word	0x24000f68

08002e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e74:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <__NVIC_SetPriorityGrouping+0x40>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e80:	4013      	ands	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e8c:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e92:	4a04      	ldr	r2, [pc, #16]	; (8002ea4 <__NVIC_SetPriorityGrouping+0x40>)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	60d3      	str	r3, [r2, #12]
}
 8002e98:	bf00      	nop
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	e000ed00 	.word	0xe000ed00
 8002ea8:	05fa0000 	.word	0x05fa0000

08002eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb0:	4b04      	ldr	r3, [pc, #16]	; (8002ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	0a1b      	lsrs	r3, r3, #8
 8002eb6:	f003 0307 	and.w	r3, r3, #7
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ed2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	db0b      	blt.n	8002ef2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eda:	88fb      	ldrh	r3, [r7, #6]
 8002edc:	f003 021f 	and.w	r2, r3, #31
 8002ee0:	4907      	ldr	r1, [pc, #28]	; (8002f00 <__NVIC_EnableIRQ+0x38>)
 8002ee2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ee6:	095b      	lsrs	r3, r3, #5
 8002ee8:	2001      	movs	r0, #1
 8002eea:	fa00 f202 	lsl.w	r2, r0, r2
 8002eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	e000e100 	.word	0xe000e100

08002f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	6039      	str	r1, [r7, #0]
 8002f0e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	db0a      	blt.n	8002f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	490c      	ldr	r1, [pc, #48]	; (8002f50 <__NVIC_SetPriority+0x4c>)
 8002f1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f22:	0112      	lsls	r2, r2, #4
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	440b      	add	r3, r1
 8002f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f2c:	e00a      	b.n	8002f44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	4908      	ldr	r1, [pc, #32]	; (8002f54 <__NVIC_SetPriority+0x50>)
 8002f34:	88fb      	ldrh	r3, [r7, #6]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	3b04      	subs	r3, #4
 8002f3c:	0112      	lsls	r2, r2, #4
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	440b      	add	r3, r1
 8002f42:	761a      	strb	r2, [r3, #24]
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	e000e100 	.word	0xe000e100
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b089      	sub	sp, #36	; 0x24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f1c3 0307 	rsb	r3, r3, #7
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	bf28      	it	cs
 8002f76:	2304      	movcs	r3, #4
 8002f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	2b06      	cmp	r3, #6
 8002f80:	d902      	bls.n	8002f88 <NVIC_EncodePriority+0x30>
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	3b03      	subs	r3, #3
 8002f86:	e000      	b.n	8002f8a <NVIC_EncodePriority+0x32>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	43da      	mvns	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002faa:	43d9      	mvns	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb0:	4313      	orrs	r3, r2
         );
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3724      	adds	r7, #36	; 0x24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd0:	d301      	bcc.n	8002fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e00f      	b.n	8002ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fd6:	4a0a      	ldr	r2, [pc, #40]	; (8003000 <SysTick_Config+0x40>)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fde:	210f      	movs	r1, #15
 8002fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fe4:	f7ff ff8e 	bl	8002f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fe8:	4b05      	ldr	r3, [pc, #20]	; (8003000 <SysTick_Config+0x40>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fee:	4b04      	ldr	r3, [pc, #16]	; (8003000 <SysTick_Config+0x40>)
 8002ff0:	2207      	movs	r2, #7
 8002ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	e000e010 	.word	0xe000e010

08003004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7ff ff29 	bl	8002e64 <__NVIC_SetPriorityGrouping>
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b086      	sub	sp, #24
 800301e:	af00      	add	r7, sp, #0
 8003020:	4603      	mov	r3, r0
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003028:	f7ff ff40 	bl	8002eac <__NVIC_GetPriorityGrouping>
 800302c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	6978      	ldr	r0, [r7, #20]
 8003034:	f7ff ff90 	bl	8002f58 <NVIC_EncodePriority>
 8003038:	4602      	mov	r2, r0
 800303a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff ff5f 	bl	8002f04 <__NVIC_SetPriority>
}
 8003046:	bf00      	nop
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b082      	sub	sp, #8
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003058:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff ff33 	bl	8002ec8 <__NVIC_EnableIRQ>
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff ffa4 	bl	8002fc0 <SysTick_Config>
 8003078:	4603      	mov	r3, r0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
	...

08003084 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e054      	b.n	8003140 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	7f5b      	ldrb	r3, [r3, #29]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b00      	cmp	r3, #0
 800309e:	d105      	bne.n	80030ac <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f008 f884 	bl	800b1b4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	791b      	ldrb	r3, [r3, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10c      	bne.n	80030d4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a22      	ldr	r2, [pc, #136]	; (8003148 <HAL_CRC_Init+0xc4>)
 80030c0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0218 	bic.w	r2, r2, #24
 80030d0:	609a      	str	r2, [r3, #8]
 80030d2:	e00c      	b.n	80030ee <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6899      	ldr	r1, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	461a      	mov	r2, r3
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f834 	bl	800314c <HAL_CRCEx_Polynomial_Set>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e028      	b.n	8003140 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	795b      	ldrb	r3, [r3, #5]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d105      	bne.n	8003102 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030fe:	611a      	str	r2, [r3, #16]
 8003100:	e004      	b.n	800310c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6912      	ldr	r2, [r2, #16]
 800310a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	695a      	ldr	r2, [r3, #20]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	430a      	orrs	r2, r1
 8003120:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699a      	ldr	r2, [r3, #24]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	04c11db7 	.word	0x04c11db7

0800314c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800315c:	231f      	movs	r3, #31
 800315e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003160:	bf00      	nop
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1e5a      	subs	r2, r3, #1
 8003166:	613a      	str	r2, [r7, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d009      	beq.n	8003180 <HAL_CRCEx_Polynomial_Set+0x34>
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	fa22 f303 	lsr.w	r3, r2, r3
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0f0      	beq.n	8003162 <HAL_CRCEx_Polynomial_Set+0x16>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b18      	cmp	r3, #24
 8003184:	d846      	bhi.n	8003214 <HAL_CRCEx_Polynomial_Set+0xc8>
 8003186:	a201      	add	r2, pc, #4	; (adr r2, 800318c <HAL_CRCEx_Polynomial_Set+0x40>)
 8003188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318c:	0800321b 	.word	0x0800321b
 8003190:	08003215 	.word	0x08003215
 8003194:	08003215 	.word	0x08003215
 8003198:	08003215 	.word	0x08003215
 800319c:	08003215 	.word	0x08003215
 80031a0:	08003215 	.word	0x08003215
 80031a4:	08003215 	.word	0x08003215
 80031a8:	08003215 	.word	0x08003215
 80031ac:	08003209 	.word	0x08003209
 80031b0:	08003215 	.word	0x08003215
 80031b4:	08003215 	.word	0x08003215
 80031b8:	08003215 	.word	0x08003215
 80031bc:	08003215 	.word	0x08003215
 80031c0:	08003215 	.word	0x08003215
 80031c4:	08003215 	.word	0x08003215
 80031c8:	08003215 	.word	0x08003215
 80031cc:	080031fd 	.word	0x080031fd
 80031d0:	08003215 	.word	0x08003215
 80031d4:	08003215 	.word	0x08003215
 80031d8:	08003215 	.word	0x08003215
 80031dc:	08003215 	.word	0x08003215
 80031e0:	08003215 	.word	0x08003215
 80031e4:	08003215 	.word	0x08003215
 80031e8:	08003215 	.word	0x08003215
 80031ec:	080031f1 	.word	0x080031f1
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	2b06      	cmp	r3, #6
 80031f4:	d913      	bls.n	800321e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80031fa:	e010      	b.n	800321e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	2b07      	cmp	r3, #7
 8003200:	d90f      	bls.n	8003222 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003206:	e00c      	b.n	8003222 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	2b0f      	cmp	r3, #15
 800320c:	d90b      	bls.n	8003226 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003212:	e008      	b.n	8003226 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	75fb      	strb	r3, [r7, #23]
      break;
 8003218:	e006      	b.n	8003228 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800321a:	bf00      	nop
 800321c:	e004      	b.n	8003228 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800321e:	bf00      	nop
 8003220:	e002      	b.n	8003228 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003222:	bf00      	nop
 8003224:	e000      	b.n	8003228 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003226:	bf00      	nop
  }
  if (status == HAL_OK)
 8003228:	7dfb      	ldrb	r3, [r7, #23]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10d      	bne.n	800324a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f023 0118 	bic.w	r1, r3, #24
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	430a      	orrs	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800324a:	7dfb      	ldrb	r3, [r7, #23]
}
 800324c:	4618      	mov	r0, r3
 800324e:	371c      	adds	r7, #28
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003260:	f7ff fdf4 	bl	8002e4c <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e314      	b.n	800389a <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a66      	ldr	r2, [pc, #408]	; (8003410 <HAL_DMA_Init+0x1b8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d04a      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a65      	ldr	r2, [pc, #404]	; (8003414 <HAL_DMA_Init+0x1bc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d045      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a63      	ldr	r2, [pc, #396]	; (8003418 <HAL_DMA_Init+0x1c0>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d040      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a62      	ldr	r2, [pc, #392]	; (800341c <HAL_DMA_Init+0x1c4>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d03b      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a60      	ldr	r2, [pc, #384]	; (8003420 <HAL_DMA_Init+0x1c8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d036      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5f      	ldr	r2, [pc, #380]	; (8003424 <HAL_DMA_Init+0x1cc>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d031      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a5d      	ldr	r2, [pc, #372]	; (8003428 <HAL_DMA_Init+0x1d0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d02c      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a5c      	ldr	r2, [pc, #368]	; (800342c <HAL_DMA_Init+0x1d4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d027      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a5a      	ldr	r2, [pc, #360]	; (8003430 <HAL_DMA_Init+0x1d8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d022      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a59      	ldr	r2, [pc, #356]	; (8003434 <HAL_DMA_Init+0x1dc>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d01d      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a57      	ldr	r2, [pc, #348]	; (8003438 <HAL_DMA_Init+0x1e0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d018      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a56      	ldr	r2, [pc, #344]	; (800343c <HAL_DMA_Init+0x1e4>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d013      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a54      	ldr	r2, [pc, #336]	; (8003440 <HAL_DMA_Init+0x1e8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d00e      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a53      	ldr	r2, [pc, #332]	; (8003444 <HAL_DMA_Init+0x1ec>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d009      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a51      	ldr	r2, [pc, #324]	; (8003448 <HAL_DMA_Init+0x1f0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d004      	beq.n	8003310 <HAL_DMA_Init+0xb8>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a50      	ldr	r2, [pc, #320]	; (800344c <HAL_DMA_Init+0x1f4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d101      	bne.n	8003314 <HAL_DMA_Init+0xbc>
 8003310:	2301      	movs	r3, #1
 8003312:	e000      	b.n	8003316 <HAL_DMA_Init+0xbe>
 8003314:	2300      	movs	r3, #0
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 813c 	beq.w	8003594 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a37      	ldr	r2, [pc, #220]	; (8003410 <HAL_DMA_Init+0x1b8>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d04a      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a36      	ldr	r2, [pc, #216]	; (8003414 <HAL_DMA_Init+0x1bc>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d045      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a34      	ldr	r2, [pc, #208]	; (8003418 <HAL_DMA_Init+0x1c0>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d040      	beq.n	80033cc <HAL_DMA_Init+0x174>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a33      	ldr	r2, [pc, #204]	; (800341c <HAL_DMA_Init+0x1c4>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d03b      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a31      	ldr	r2, [pc, #196]	; (8003420 <HAL_DMA_Init+0x1c8>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d036      	beq.n	80033cc <HAL_DMA_Init+0x174>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a30      	ldr	r2, [pc, #192]	; (8003424 <HAL_DMA_Init+0x1cc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d031      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a2e      	ldr	r2, [pc, #184]	; (8003428 <HAL_DMA_Init+0x1d0>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d02c      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a2d      	ldr	r2, [pc, #180]	; (800342c <HAL_DMA_Init+0x1d4>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d027      	beq.n	80033cc <HAL_DMA_Init+0x174>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a2b      	ldr	r2, [pc, #172]	; (8003430 <HAL_DMA_Init+0x1d8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d022      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a2a      	ldr	r2, [pc, #168]	; (8003434 <HAL_DMA_Init+0x1dc>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d01d      	beq.n	80033cc <HAL_DMA_Init+0x174>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a28      	ldr	r2, [pc, #160]	; (8003438 <HAL_DMA_Init+0x1e0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d018      	beq.n	80033cc <HAL_DMA_Init+0x174>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a27      	ldr	r2, [pc, #156]	; (800343c <HAL_DMA_Init+0x1e4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d013      	beq.n	80033cc <HAL_DMA_Init+0x174>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a25      	ldr	r2, [pc, #148]	; (8003440 <HAL_DMA_Init+0x1e8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00e      	beq.n	80033cc <HAL_DMA_Init+0x174>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a24      	ldr	r2, [pc, #144]	; (8003444 <HAL_DMA_Init+0x1ec>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d009      	beq.n	80033cc <HAL_DMA_Init+0x174>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a22      	ldr	r2, [pc, #136]	; (8003448 <HAL_DMA_Init+0x1f0>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d004      	beq.n	80033cc <HAL_DMA_Init+0x174>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a21      	ldr	r2, [pc, #132]	; (800344c <HAL_DMA_Init+0x1f4>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d108      	bne.n	80033de <HAL_DMA_Init+0x186>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0201 	bic.w	r2, r2, #1
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	e007      	b.n	80033ee <HAL_DMA_Init+0x196>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80033ee:	e02f      	b.n	8003450 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033f0:	f7ff fd2c 	bl	8002e4c <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b05      	cmp	r3, #5
 80033fc:	d928      	bls.n	8003450 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2220      	movs	r2, #32
 8003402:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2203      	movs	r2, #3
 8003408:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e244      	b.n	800389a <HAL_DMA_Init+0x642>
 8003410:	40020010 	.word	0x40020010
 8003414:	40020028 	.word	0x40020028
 8003418:	40020040 	.word	0x40020040
 800341c:	40020058 	.word	0x40020058
 8003420:	40020070 	.word	0x40020070
 8003424:	40020088 	.word	0x40020088
 8003428:	400200a0 	.word	0x400200a0
 800342c:	400200b8 	.word	0x400200b8
 8003430:	40020410 	.word	0x40020410
 8003434:	40020428 	.word	0x40020428
 8003438:	40020440 	.word	0x40020440
 800343c:	40020458 	.word	0x40020458
 8003440:	40020470 	.word	0x40020470
 8003444:	40020488 	.word	0x40020488
 8003448:	400204a0 	.word	0x400204a0
 800344c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1c8      	bne.n	80033f0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4b84      	ldr	r3, [pc, #528]	; (800367c <HAL_DMA_Init+0x424>)
 800346a:	4013      	ands	r3, r2
 800346c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003476:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003482:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800348e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a1b      	ldr	r3, [r3, #32]
 8003494:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	4313      	orrs	r3, r2
 800349a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d107      	bne.n	80034b4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ac:	4313      	orrs	r3, r2
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b28      	cmp	r3, #40	; 0x28
 80034ba:	d903      	bls.n	80034c4 <HAL_DMA_Init+0x26c>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b2e      	cmp	r3, #46	; 0x2e
 80034c2:	d91f      	bls.n	8003504 <HAL_DMA_Init+0x2ac>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b3e      	cmp	r3, #62	; 0x3e
 80034ca:	d903      	bls.n	80034d4 <HAL_DMA_Init+0x27c>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b42      	cmp	r3, #66	; 0x42
 80034d2:	d917      	bls.n	8003504 <HAL_DMA_Init+0x2ac>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2b46      	cmp	r3, #70	; 0x46
 80034da:	d903      	bls.n	80034e4 <HAL_DMA_Init+0x28c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	2b48      	cmp	r3, #72	; 0x48
 80034e2:	d90f      	bls.n	8003504 <HAL_DMA_Init+0x2ac>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	2b4e      	cmp	r3, #78	; 0x4e
 80034ea:	d903      	bls.n	80034f4 <HAL_DMA_Init+0x29c>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b52      	cmp	r3, #82	; 0x52
 80034f2:	d907      	bls.n	8003504 <HAL_DMA_Init+0x2ac>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b73      	cmp	r3, #115	; 0x73
 80034fa:	d905      	bls.n	8003508 <HAL_DMA_Init+0x2b0>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b77      	cmp	r3, #119	; 0x77
 8003502:	d801      	bhi.n	8003508 <HAL_DMA_Init+0x2b0>
 8003504:	2301      	movs	r3, #1
 8003506:	e000      	b.n	800350a <HAL_DMA_Init+0x2b2>
 8003508:	2300      	movs	r3, #0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003514:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	697a      	ldr	r2, [r7, #20]
 800351c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f023 0307 	bic.w	r3, r3, #7
 800352c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	4313      	orrs	r3, r2
 8003536:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	2b04      	cmp	r3, #4
 800353e:	d117      	bne.n	8003570 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	4313      	orrs	r3, r2
 8003548:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00e      	beq.n	8003570 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f001 f9b6 	bl	80048c4 <DMA_CheckFifoParam>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d008      	beq.n	8003570 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2240      	movs	r2, #64	; 0x40
 8003562:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e194      	b.n	800389a <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f001 f8f1 	bl	8004760 <DMA_CalcBaseAndBitshift>
 800357e:	4603      	mov	r3, r0
 8003580:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003586:	f003 031f 	and.w	r3, r3, #31
 800358a:	223f      	movs	r2, #63	; 0x3f
 800358c:	409a      	lsls	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	609a      	str	r2, [r3, #8]
 8003592:	e0ca      	b.n	800372a <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a39      	ldr	r2, [pc, #228]	; (8003680 <HAL_DMA_Init+0x428>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d022      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a38      	ldr	r2, [pc, #224]	; (8003684 <HAL_DMA_Init+0x42c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d01d      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a36      	ldr	r2, [pc, #216]	; (8003688 <HAL_DMA_Init+0x430>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d018      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a35      	ldr	r2, [pc, #212]	; (800368c <HAL_DMA_Init+0x434>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d013      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a33      	ldr	r2, [pc, #204]	; (8003690 <HAL_DMA_Init+0x438>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d00e      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a32      	ldr	r2, [pc, #200]	; (8003694 <HAL_DMA_Init+0x43c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d009      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a30      	ldr	r2, [pc, #192]	; (8003698 <HAL_DMA_Init+0x440>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d004      	beq.n	80035e4 <HAL_DMA_Init+0x38c>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a2f      	ldr	r2, [pc, #188]	; (800369c <HAL_DMA_Init+0x444>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d101      	bne.n	80035e8 <HAL_DMA_Init+0x390>
 80035e4:	2301      	movs	r3, #1
 80035e6:	e000      	b.n	80035ea <HAL_DMA_Init+0x392>
 80035e8:	2300      	movs	r3, #0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 8094 	beq.w	8003718 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a22      	ldr	r2, [pc, #136]	; (8003680 <HAL_DMA_Init+0x428>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d021      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a21      	ldr	r2, [pc, #132]	; (8003684 <HAL_DMA_Init+0x42c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d01c      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a1f      	ldr	r2, [pc, #124]	; (8003688 <HAL_DMA_Init+0x430>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d017      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a1e      	ldr	r2, [pc, #120]	; (800368c <HAL_DMA_Init+0x434>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d012      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1c      	ldr	r2, [pc, #112]	; (8003690 <HAL_DMA_Init+0x438>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00d      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a1b      	ldr	r2, [pc, #108]	; (8003694 <HAL_DMA_Init+0x43c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d008      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a19      	ldr	r2, [pc, #100]	; (8003698 <HAL_DMA_Init+0x440>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d003      	beq.n	800363e <HAL_DMA_Init+0x3e6>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a18      	ldr	r2, [pc, #96]	; (800369c <HAL_DMA_Init+0x444>)
 800363c:	4293      	cmp	r3, r2
 800363e:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <HAL_DMA_Init+0x448>)
 800365c:	4013      	ands	r3, r2
 800365e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b40      	cmp	r3, #64	; 0x40
 8003666:	d01d      	beq.n	80036a4 <HAL_DMA_Init+0x44c>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	2b80      	cmp	r3, #128	; 0x80
 800366e:	d102      	bne.n	8003676 <HAL_DMA_Init+0x41e>
 8003670:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003674:	e017      	b.n	80036a6 <HAL_DMA_Init+0x44e>
 8003676:	2300      	movs	r3, #0
 8003678:	e015      	b.n	80036a6 <HAL_DMA_Init+0x44e>
 800367a:	bf00      	nop
 800367c:	fe10803f 	.word	0xfe10803f
 8003680:	58025408 	.word	0x58025408
 8003684:	5802541c 	.word	0x5802541c
 8003688:	58025430 	.word	0x58025430
 800368c:	58025444 	.word	0x58025444
 8003690:	58025458 	.word	0x58025458
 8003694:	5802546c 	.word	0x5802546c
 8003698:	58025480 	.word	0x58025480
 800369c:	58025494 	.word	0x58025494
 80036a0:	fffe000f 	.word	0xfffe000f
 80036a4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	68d2      	ldr	r2, [r2, #12]
 80036aa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80036ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80036b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80036bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80036c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80036cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80036d4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	4313      	orrs	r3, r2
 80036da:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	461a      	mov	r2, r3
 80036ea:	4b6e      	ldr	r3, [pc, #440]	; (80038a4 <HAL_DMA_Init+0x64c>)
 80036ec:	4413      	add	r3, r2
 80036ee:	4a6e      	ldr	r2, [pc, #440]	; (80038a8 <HAL_DMA_Init+0x650>)
 80036f0:	fba2 2303 	umull	r2, r3, r2, r3
 80036f4:	091b      	lsrs	r3, r3, #4
 80036f6:	009a      	lsls	r2, r3, #2
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f001 f82f 	bl	8004760 <DMA_CalcBaseAndBitshift>
 8003702:	4603      	mov	r3, r0
 8003704:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370a:	f003 031f 	and.w	r3, r3, #31
 800370e:	2201      	movs	r2, #1
 8003710:	409a      	lsls	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	605a      	str	r2, [r3, #4]
 8003716:	e008      	b.n	800372a <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2240      	movs	r2, #64	; 0x40
 800371c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2203      	movs	r2, #3
 8003722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e0b7      	b.n	800389a <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a5f      	ldr	r2, [pc, #380]	; (80038ac <HAL_DMA_Init+0x654>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d072      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a5d      	ldr	r2, [pc, #372]	; (80038b0 <HAL_DMA_Init+0x658>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d06d      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a5c      	ldr	r2, [pc, #368]	; (80038b4 <HAL_DMA_Init+0x65c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d068      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a5a      	ldr	r2, [pc, #360]	; (80038b8 <HAL_DMA_Init+0x660>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d063      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a59      	ldr	r2, [pc, #356]	; (80038bc <HAL_DMA_Init+0x664>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d05e      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a57      	ldr	r2, [pc, #348]	; (80038c0 <HAL_DMA_Init+0x668>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d059      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a56      	ldr	r2, [pc, #344]	; (80038c4 <HAL_DMA_Init+0x66c>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d054      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a54      	ldr	r2, [pc, #336]	; (80038c8 <HAL_DMA_Init+0x670>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d04f      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a53      	ldr	r2, [pc, #332]	; (80038cc <HAL_DMA_Init+0x674>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d04a      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a51      	ldr	r2, [pc, #324]	; (80038d0 <HAL_DMA_Init+0x678>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d045      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a50      	ldr	r2, [pc, #320]	; (80038d4 <HAL_DMA_Init+0x67c>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d040      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a4e      	ldr	r2, [pc, #312]	; (80038d8 <HAL_DMA_Init+0x680>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d03b      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a4d      	ldr	r2, [pc, #308]	; (80038dc <HAL_DMA_Init+0x684>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d036      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a4b      	ldr	r2, [pc, #300]	; (80038e0 <HAL_DMA_Init+0x688>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d031      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a4a      	ldr	r2, [pc, #296]	; (80038e4 <HAL_DMA_Init+0x68c>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d02c      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a48      	ldr	r2, [pc, #288]	; (80038e8 <HAL_DMA_Init+0x690>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d027      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a47      	ldr	r2, [pc, #284]	; (80038ec <HAL_DMA_Init+0x694>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d022      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a45      	ldr	r2, [pc, #276]	; (80038f0 <HAL_DMA_Init+0x698>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d01d      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a44      	ldr	r2, [pc, #272]	; (80038f4 <HAL_DMA_Init+0x69c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d018      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a42      	ldr	r2, [pc, #264]	; (80038f8 <HAL_DMA_Init+0x6a0>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d013      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a41      	ldr	r2, [pc, #260]	; (80038fc <HAL_DMA_Init+0x6a4>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d00e      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a3f      	ldr	r2, [pc, #252]	; (8003900 <HAL_DMA_Init+0x6a8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d009      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a3e      	ldr	r2, [pc, #248]	; (8003904 <HAL_DMA_Init+0x6ac>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d004      	beq.n	800381a <HAL_DMA_Init+0x5c2>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a3c      	ldr	r2, [pc, #240]	; (8003908 <HAL_DMA_Init+0x6b0>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d101      	bne.n	800381e <HAL_DMA_Init+0x5c6>
 800381a:	2301      	movs	r3, #1
 800381c:	e000      	b.n	8003820 <HAL_DMA_Init+0x5c8>
 800381e:	2300      	movs	r3, #0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d032      	beq.n	800388a <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f001 f8c9 	bl	80049bc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	2b80      	cmp	r3, #128	; 0x80
 8003830:	d102      	bne.n	8003838 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003840:	b2d2      	uxtb	r2, r2
 8003842:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800384c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d010      	beq.n	8003878 <HAL_DMA_Init+0x620>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	2b08      	cmp	r3, #8
 800385c:	d80c      	bhi.n	8003878 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f001 f946 	bl	8004af0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	e008      	b.n	800388a <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	a7fdabf8 	.word	0xa7fdabf8
 80038a8:	cccccccd 	.word	0xcccccccd
 80038ac:	40020010 	.word	0x40020010
 80038b0:	40020028 	.word	0x40020028
 80038b4:	40020040 	.word	0x40020040
 80038b8:	40020058 	.word	0x40020058
 80038bc:	40020070 	.word	0x40020070
 80038c0:	40020088 	.word	0x40020088
 80038c4:	400200a0 	.word	0x400200a0
 80038c8:	400200b8 	.word	0x400200b8
 80038cc:	40020410 	.word	0x40020410
 80038d0:	40020428 	.word	0x40020428
 80038d4:	40020440 	.word	0x40020440
 80038d8:	40020458 	.word	0x40020458
 80038dc:	40020470 	.word	0x40020470
 80038e0:	40020488 	.word	0x40020488
 80038e4:	400204a0 	.word	0x400204a0
 80038e8:	400204b8 	.word	0x400204b8
 80038ec:	58025408 	.word	0x58025408
 80038f0:	5802541c 	.word	0x5802541c
 80038f4:	58025430 	.word	0x58025430
 80038f8:	58025444 	.word	0x58025444
 80038fc:	58025458 	.word	0x58025458
 8003900:	5802546c 	.word	0x5802546c
 8003904:	58025480 	.word	0x58025480
 8003908:	58025494 	.word	0x58025494

0800390c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b08a      	sub	sp, #40	; 0x28
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003914:	2300      	movs	r3, #0
 8003916:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003918:	4b67      	ldr	r3, [pc, #412]	; (8003ab8 <HAL_DMA_IRQHandler+0x1ac>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a67      	ldr	r2, [pc, #412]	; (8003abc <HAL_DMA_IRQHandler+0x1b0>)
 800391e:	fba2 2303 	umull	r2, r3, r2, r3
 8003922:	0a9b      	lsrs	r3, r3, #10
 8003924:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003930:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a5f      	ldr	r2, [pc, #380]	; (8003ac0 <HAL_DMA_IRQHandler+0x1b4>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d04a      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a5d      	ldr	r2, [pc, #372]	; (8003ac4 <HAL_DMA_IRQHandler+0x1b8>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d045      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a5c      	ldr	r2, [pc, #368]	; (8003ac8 <HAL_DMA_IRQHandler+0x1bc>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d040      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a5a      	ldr	r2, [pc, #360]	; (8003acc <HAL_DMA_IRQHandler+0x1c0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d03b      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a59      	ldr	r2, [pc, #356]	; (8003ad0 <HAL_DMA_IRQHandler+0x1c4>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d036      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a57      	ldr	r2, [pc, #348]	; (8003ad4 <HAL_DMA_IRQHandler+0x1c8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d031      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a56      	ldr	r2, [pc, #344]	; (8003ad8 <HAL_DMA_IRQHandler+0x1cc>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d02c      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a54      	ldr	r2, [pc, #336]	; (8003adc <HAL_DMA_IRQHandler+0x1d0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d027      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a53      	ldr	r2, [pc, #332]	; (8003ae0 <HAL_DMA_IRQHandler+0x1d4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d022      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a51      	ldr	r2, [pc, #324]	; (8003ae4 <HAL_DMA_IRQHandler+0x1d8>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d01d      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a50      	ldr	r2, [pc, #320]	; (8003ae8 <HAL_DMA_IRQHandler+0x1dc>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d018      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a4e      	ldr	r2, [pc, #312]	; (8003aec <HAL_DMA_IRQHandler+0x1e0>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d013      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a4d      	ldr	r2, [pc, #308]	; (8003af0 <HAL_DMA_IRQHandler+0x1e4>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d00e      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a4b      	ldr	r2, [pc, #300]	; (8003af4 <HAL_DMA_IRQHandler+0x1e8>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d009      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a4a      	ldr	r2, [pc, #296]	; (8003af8 <HAL_DMA_IRQHandler+0x1ec>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d004      	beq.n	80039de <HAL_DMA_IRQHandler+0xd2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a48      	ldr	r2, [pc, #288]	; (8003afc <HAL_DMA_IRQHandler+0x1f0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d101      	bne.n	80039e2 <HAL_DMA_IRQHandler+0xd6>
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <HAL_DMA_IRQHandler+0xd8>
 80039e2:	2300      	movs	r3, #0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 842b 	beq.w	8004240 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ee:	f003 031f 	and.w	r3, r3, #31
 80039f2:	2208      	movs	r2, #8
 80039f4:	409a      	lsls	r2, r3
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f000 80a2 	beq.w	8003b44 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a2e      	ldr	r2, [pc, #184]	; (8003ac0 <HAL_DMA_IRQHandler+0x1b4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d04a      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a2d      	ldr	r2, [pc, #180]	; (8003ac4 <HAL_DMA_IRQHandler+0x1b8>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d045      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a2b      	ldr	r2, [pc, #172]	; (8003ac8 <HAL_DMA_IRQHandler+0x1bc>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d040      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a2a      	ldr	r2, [pc, #168]	; (8003acc <HAL_DMA_IRQHandler+0x1c0>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d03b      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a28      	ldr	r2, [pc, #160]	; (8003ad0 <HAL_DMA_IRQHandler+0x1c4>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d036      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a27      	ldr	r2, [pc, #156]	; (8003ad4 <HAL_DMA_IRQHandler+0x1c8>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d031      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a25      	ldr	r2, [pc, #148]	; (8003ad8 <HAL_DMA_IRQHandler+0x1cc>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d02c      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a24      	ldr	r2, [pc, #144]	; (8003adc <HAL_DMA_IRQHandler+0x1d0>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d027      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a22      	ldr	r2, [pc, #136]	; (8003ae0 <HAL_DMA_IRQHandler+0x1d4>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d022      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a21      	ldr	r2, [pc, #132]	; (8003ae4 <HAL_DMA_IRQHandler+0x1d8>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d01d      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a1f      	ldr	r2, [pc, #124]	; (8003ae8 <HAL_DMA_IRQHandler+0x1dc>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d018      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a1e      	ldr	r2, [pc, #120]	; (8003aec <HAL_DMA_IRQHandler+0x1e0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d013      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a1c      	ldr	r2, [pc, #112]	; (8003af0 <HAL_DMA_IRQHandler+0x1e4>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00e      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a1b      	ldr	r2, [pc, #108]	; (8003af4 <HAL_DMA_IRQHandler+0x1e8>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d009      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a19      	ldr	r2, [pc, #100]	; (8003af8 <HAL_DMA_IRQHandler+0x1ec>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d004      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x194>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a18      	ldr	r2, [pc, #96]	; (8003afc <HAL_DMA_IRQHandler+0x1f0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d12f      	bne.n	8003b00 <HAL_DMA_IRQHandler+0x1f4>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf14      	ite	ne
 8003aae:	2301      	movne	r3, #1
 8003ab0:	2300      	moveq	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	e02e      	b.n	8003b14 <HAL_DMA_IRQHandler+0x208>
 8003ab6:	bf00      	nop
 8003ab8:	24000454 	.word	0x24000454
 8003abc:	1b4e81b5 	.word	0x1b4e81b5
 8003ac0:	40020010 	.word	0x40020010
 8003ac4:	40020028 	.word	0x40020028
 8003ac8:	40020040 	.word	0x40020040
 8003acc:	40020058 	.word	0x40020058
 8003ad0:	40020070 	.word	0x40020070
 8003ad4:	40020088 	.word	0x40020088
 8003ad8:	400200a0 	.word	0x400200a0
 8003adc:	400200b8 	.word	0x400200b8
 8003ae0:	40020410 	.word	0x40020410
 8003ae4:	40020428 	.word	0x40020428
 8003ae8:	40020440 	.word	0x40020440
 8003aec:	40020458 	.word	0x40020458
 8003af0:	40020470 	.word	0x40020470
 8003af4:	40020488 	.word	0x40020488
 8003af8:	400204a0 	.word	0x400204a0
 8003afc:	400204b8 	.word	0x400204b8
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bf14      	ite	ne
 8003b0e:	2301      	movne	r3, #1
 8003b10:	2300      	moveq	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d015      	beq.n	8003b44 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 0204 	bic.w	r2, r2, #4
 8003b26:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2c:	f003 031f 	and.w	r3, r3, #31
 8003b30:	2208      	movs	r2, #8
 8003b32:	409a      	lsls	r2, r3
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3c:	f043 0201 	orr.w	r2, r3, #1
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b48:	f003 031f 	and.w	r3, r3, #31
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d06e      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a69      	ldr	r2, [pc, #420]	; (8003d04 <HAL_DMA_IRQHandler+0x3f8>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d04a      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a67      	ldr	r2, [pc, #412]	; (8003d08 <HAL_DMA_IRQHandler+0x3fc>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d045      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a66      	ldr	r2, [pc, #408]	; (8003d0c <HAL_DMA_IRQHandler+0x400>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d040      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a64      	ldr	r2, [pc, #400]	; (8003d10 <HAL_DMA_IRQHandler+0x404>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d03b      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a63      	ldr	r2, [pc, #396]	; (8003d14 <HAL_DMA_IRQHandler+0x408>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d036      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a61      	ldr	r2, [pc, #388]	; (8003d18 <HAL_DMA_IRQHandler+0x40c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d031      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a60      	ldr	r2, [pc, #384]	; (8003d1c <HAL_DMA_IRQHandler+0x410>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d02c      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a5e      	ldr	r2, [pc, #376]	; (8003d20 <HAL_DMA_IRQHandler+0x414>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d027      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a5d      	ldr	r2, [pc, #372]	; (8003d24 <HAL_DMA_IRQHandler+0x418>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d022      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a5b      	ldr	r2, [pc, #364]	; (8003d28 <HAL_DMA_IRQHandler+0x41c>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d01d      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a5a      	ldr	r2, [pc, #360]	; (8003d2c <HAL_DMA_IRQHandler+0x420>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d018      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a58      	ldr	r2, [pc, #352]	; (8003d30 <HAL_DMA_IRQHandler+0x424>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d013      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a57      	ldr	r2, [pc, #348]	; (8003d34 <HAL_DMA_IRQHandler+0x428>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d00e      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a55      	ldr	r2, [pc, #340]	; (8003d38 <HAL_DMA_IRQHandler+0x42c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d009      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a54      	ldr	r2, [pc, #336]	; (8003d3c <HAL_DMA_IRQHandler+0x430>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d004      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x2ee>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a52      	ldr	r2, [pc, #328]	; (8003d40 <HAL_DMA_IRQHandler+0x434>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d10a      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x304>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	bf14      	ite	ne
 8003c08:	2301      	movne	r3, #1
 8003c0a:	2300      	moveq	r3, #0
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	e003      	b.n	8003c18 <HAL_DMA_IRQHandler+0x30c>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2300      	movs	r3, #0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00d      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	2201      	movs	r2, #1
 8003c26:	409a      	lsls	r2, r3
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c30:	f043 0202 	orr.w	r2, r3, #2
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3c:	f003 031f 	and.w	r3, r3, #31
 8003c40:	2204      	movs	r2, #4
 8003c42:	409a      	lsls	r2, r3
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 808f 	beq.w	8003d6c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a2c      	ldr	r2, [pc, #176]	; (8003d04 <HAL_DMA_IRQHandler+0x3f8>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d04a      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a2a      	ldr	r2, [pc, #168]	; (8003d08 <HAL_DMA_IRQHandler+0x3fc>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d045      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a29      	ldr	r2, [pc, #164]	; (8003d0c <HAL_DMA_IRQHandler+0x400>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d040      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a27      	ldr	r2, [pc, #156]	; (8003d10 <HAL_DMA_IRQHandler+0x404>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d03b      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a26      	ldr	r2, [pc, #152]	; (8003d14 <HAL_DMA_IRQHandler+0x408>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d036      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a24      	ldr	r2, [pc, #144]	; (8003d18 <HAL_DMA_IRQHandler+0x40c>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d031      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a23      	ldr	r2, [pc, #140]	; (8003d1c <HAL_DMA_IRQHandler+0x410>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d02c      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a21      	ldr	r2, [pc, #132]	; (8003d20 <HAL_DMA_IRQHandler+0x414>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d027      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a20      	ldr	r2, [pc, #128]	; (8003d24 <HAL_DMA_IRQHandler+0x418>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d022      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a1e      	ldr	r2, [pc, #120]	; (8003d28 <HAL_DMA_IRQHandler+0x41c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d01d      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a1d      	ldr	r2, [pc, #116]	; (8003d2c <HAL_DMA_IRQHandler+0x420>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d018      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a1b      	ldr	r2, [pc, #108]	; (8003d30 <HAL_DMA_IRQHandler+0x424>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d013      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a1a      	ldr	r2, [pc, #104]	; (8003d34 <HAL_DMA_IRQHandler+0x428>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00e      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a18      	ldr	r2, [pc, #96]	; (8003d38 <HAL_DMA_IRQHandler+0x42c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d009      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a17      	ldr	r2, [pc, #92]	; (8003d3c <HAL_DMA_IRQHandler+0x430>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d004      	beq.n	8003cee <HAL_DMA_IRQHandler+0x3e2>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a15      	ldr	r2, [pc, #84]	; (8003d40 <HAL_DMA_IRQHandler+0x434>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d12a      	bne.n	8003d44 <HAL_DMA_IRQHandler+0x438>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	bf14      	ite	ne
 8003cfc:	2301      	movne	r3, #1
 8003cfe:	2300      	moveq	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	e023      	b.n	8003d4c <HAL_DMA_IRQHandler+0x440>
 8003d04:	40020010 	.word	0x40020010
 8003d08:	40020028 	.word	0x40020028
 8003d0c:	40020040 	.word	0x40020040
 8003d10:	40020058 	.word	0x40020058
 8003d14:	40020070 	.word	0x40020070
 8003d18:	40020088 	.word	0x40020088
 8003d1c:	400200a0 	.word	0x400200a0
 8003d20:	400200b8 	.word	0x400200b8
 8003d24:	40020410 	.word	0x40020410
 8003d28:	40020428 	.word	0x40020428
 8003d2c:	40020440 	.word	0x40020440
 8003d30:	40020458 	.word	0x40020458
 8003d34:	40020470 	.word	0x40020470
 8003d38:	40020488 	.word	0x40020488
 8003d3c:	400204a0 	.word	0x400204a0
 8003d40:	400204b8 	.word	0x400204b8
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00d      	beq.n	8003d6c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	2204      	movs	r2, #4
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d64:	f043 0204 	orr.w	r2, r3, #4
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	f003 031f 	and.w	r3, r3, #31
 8003d74:	2210      	movs	r2, #16
 8003d76:	409a      	lsls	r2, r3
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 80a6 	beq.w	8003ece <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a85      	ldr	r2, [pc, #532]	; (8003f9c <HAL_DMA_IRQHandler+0x690>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d04a      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a83      	ldr	r2, [pc, #524]	; (8003fa0 <HAL_DMA_IRQHandler+0x694>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d045      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a82      	ldr	r2, [pc, #520]	; (8003fa4 <HAL_DMA_IRQHandler+0x698>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d040      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a80      	ldr	r2, [pc, #512]	; (8003fa8 <HAL_DMA_IRQHandler+0x69c>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d03b      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a7f      	ldr	r2, [pc, #508]	; (8003fac <HAL_DMA_IRQHandler+0x6a0>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d036      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a7d      	ldr	r2, [pc, #500]	; (8003fb0 <HAL_DMA_IRQHandler+0x6a4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d031      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a7c      	ldr	r2, [pc, #496]	; (8003fb4 <HAL_DMA_IRQHandler+0x6a8>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d02c      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a7a      	ldr	r2, [pc, #488]	; (8003fb8 <HAL_DMA_IRQHandler+0x6ac>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d027      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a79      	ldr	r2, [pc, #484]	; (8003fbc <HAL_DMA_IRQHandler+0x6b0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d022      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a77      	ldr	r2, [pc, #476]	; (8003fc0 <HAL_DMA_IRQHandler+0x6b4>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01d      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a76      	ldr	r2, [pc, #472]	; (8003fc4 <HAL_DMA_IRQHandler+0x6b8>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d018      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a74      	ldr	r2, [pc, #464]	; (8003fc8 <HAL_DMA_IRQHandler+0x6bc>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a73      	ldr	r2, [pc, #460]	; (8003fcc <HAL_DMA_IRQHandler+0x6c0>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d00e      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a71      	ldr	r2, [pc, #452]	; (8003fd0 <HAL_DMA_IRQHandler+0x6c4>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d009      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a70      	ldr	r2, [pc, #448]	; (8003fd4 <HAL_DMA_IRQHandler+0x6c8>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d004      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x516>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a6e      	ldr	r2, [pc, #440]	; (8003fd8 <HAL_DMA_IRQHandler+0x6cc>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d10a      	bne.n	8003e38 <HAL_DMA_IRQHandler+0x52c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0308 	and.w	r3, r3, #8
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bf14      	ite	ne
 8003e30:	2301      	movne	r3, #1
 8003e32:	2300      	moveq	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	e009      	b.n	8003e4c <HAL_DMA_IRQHandler+0x540>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0304 	and.w	r3, r3, #4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	bf14      	ite	ne
 8003e46:	2301      	movne	r3, #1
 8003e48:	2300      	moveq	r3, #0
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d03e      	beq.n	8003ece <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e54:	f003 031f 	and.w	r3, r3, #31
 8003e58:	2210      	movs	r2, #16
 8003e5a:	409a      	lsls	r2, r3
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d018      	beq.n	8003ea0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d108      	bne.n	8003e8e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d024      	beq.n	8003ece <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	4798      	blx	r3
 8003e8c:	e01f      	b.n	8003ece <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d01b      	beq.n	8003ece <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	4798      	blx	r3
 8003e9e:	e016      	b.n	8003ece <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d107      	bne.n	8003ebe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 0208 	bic.w	r2, r2, #8
 8003ebc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed2:	f003 031f 	and.w	r3, r3, #31
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	409a      	lsls	r2, r3
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	4013      	ands	r3, r2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 8110 	beq.w	8004104 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a2c      	ldr	r2, [pc, #176]	; (8003f9c <HAL_DMA_IRQHandler+0x690>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d04a      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a2b      	ldr	r2, [pc, #172]	; (8003fa0 <HAL_DMA_IRQHandler+0x694>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d045      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a29      	ldr	r2, [pc, #164]	; (8003fa4 <HAL_DMA_IRQHandler+0x698>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d040      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a28      	ldr	r2, [pc, #160]	; (8003fa8 <HAL_DMA_IRQHandler+0x69c>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d03b      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a26      	ldr	r2, [pc, #152]	; (8003fac <HAL_DMA_IRQHandler+0x6a0>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d036      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a25      	ldr	r2, [pc, #148]	; (8003fb0 <HAL_DMA_IRQHandler+0x6a4>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d031      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a23      	ldr	r2, [pc, #140]	; (8003fb4 <HAL_DMA_IRQHandler+0x6a8>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d02c      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a22      	ldr	r2, [pc, #136]	; (8003fb8 <HAL_DMA_IRQHandler+0x6ac>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d027      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a20      	ldr	r2, [pc, #128]	; (8003fbc <HAL_DMA_IRQHandler+0x6b0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d022      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a1f      	ldr	r2, [pc, #124]	; (8003fc0 <HAL_DMA_IRQHandler+0x6b4>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d01d      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	; (8003fc4 <HAL_DMA_IRQHandler+0x6b8>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d018      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a1c      	ldr	r2, [pc, #112]	; (8003fc8 <HAL_DMA_IRQHandler+0x6bc>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d013      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a1a      	ldr	r2, [pc, #104]	; (8003fcc <HAL_DMA_IRQHandler+0x6c0>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d00e      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a19      	ldr	r2, [pc, #100]	; (8003fd0 <HAL_DMA_IRQHandler+0x6c4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d009      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a17      	ldr	r2, [pc, #92]	; (8003fd4 <HAL_DMA_IRQHandler+0x6c8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d004      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x678>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a16      	ldr	r2, [pc, #88]	; (8003fd8 <HAL_DMA_IRQHandler+0x6cc>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d12b      	bne.n	8003fdc <HAL_DMA_IRQHandler+0x6d0>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0310 	and.w	r3, r3, #16
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	bf14      	ite	ne
 8003f92:	2301      	movne	r3, #1
 8003f94:	2300      	moveq	r3, #0
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	e02a      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x6e4>
 8003f9a:	bf00      	nop
 8003f9c:	40020010 	.word	0x40020010
 8003fa0:	40020028 	.word	0x40020028
 8003fa4:	40020040 	.word	0x40020040
 8003fa8:	40020058 	.word	0x40020058
 8003fac:	40020070 	.word	0x40020070
 8003fb0:	40020088 	.word	0x40020088
 8003fb4:	400200a0 	.word	0x400200a0
 8003fb8:	400200b8 	.word	0x400200b8
 8003fbc:	40020410 	.word	0x40020410
 8003fc0:	40020428 	.word	0x40020428
 8003fc4:	40020440 	.word	0x40020440
 8003fc8:	40020458 	.word	0x40020458
 8003fcc:	40020470 	.word	0x40020470
 8003fd0:	40020488 	.word	0x40020488
 8003fd4:	400204a0 	.word	0x400204a0
 8003fd8:	400204b8 	.word	0x400204b8
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	bf14      	ite	ne
 8003fea:	2301      	movne	r3, #1
 8003fec:	2300      	moveq	r3, #0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 8087 	beq.w	8004104 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ffa:	f003 031f 	and.w	r3, r3, #31
 8003ffe:	2220      	movs	r2, #32
 8004000:	409a      	lsls	r2, r3
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b04      	cmp	r3, #4
 8004010:	d139      	bne.n	8004086 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0216 	bic.w	r2, r2, #22
 8004020:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695a      	ldr	r2, [r3, #20]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004030:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	2b00      	cmp	r3, #0
 8004038:	d103      	bne.n	8004042 <HAL_DMA_IRQHandler+0x736>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800403e:	2b00      	cmp	r3, #0
 8004040:	d007      	beq.n	8004052 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0208 	bic.w	r2, r2, #8
 8004050:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004056:	f003 031f 	and.w	r3, r3, #31
 800405a:	223f      	movs	r2, #63	; 0x3f
 800405c:	409a      	lsls	r2, r3
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 834a 	beq.w	8004710 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	4798      	blx	r3
          }
          return;
 8004084:	e344      	b.n	8004710 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d018      	beq.n	80040c6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d108      	bne.n	80040b4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d02c      	beq.n	8004104 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	4798      	blx	r3
 80040b2:	e027      	b.n	8004104 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d023      	beq.n	8004104 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	4798      	blx	r3
 80040c4:	e01e      	b.n	8004104 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10f      	bne.n	80040f4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0210 	bic.w	r2, r2, #16
 80040e2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 8306 	beq.w	800471a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8088 	beq.w	800422c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2204      	movs	r2, #4
 8004120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a7a      	ldr	r2, [pc, #488]	; (8004314 <HAL_DMA_IRQHandler+0xa08>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d04a      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a79      	ldr	r2, [pc, #484]	; (8004318 <HAL_DMA_IRQHandler+0xa0c>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d045      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a77      	ldr	r2, [pc, #476]	; (800431c <HAL_DMA_IRQHandler+0xa10>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d040      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a76      	ldr	r2, [pc, #472]	; (8004320 <HAL_DMA_IRQHandler+0xa14>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d03b      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a74      	ldr	r2, [pc, #464]	; (8004324 <HAL_DMA_IRQHandler+0xa18>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d036      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a73      	ldr	r2, [pc, #460]	; (8004328 <HAL_DMA_IRQHandler+0xa1c>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d031      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a71      	ldr	r2, [pc, #452]	; (800432c <HAL_DMA_IRQHandler+0xa20>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d02c      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a70      	ldr	r2, [pc, #448]	; (8004330 <HAL_DMA_IRQHandler+0xa24>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d027      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a6e      	ldr	r2, [pc, #440]	; (8004334 <HAL_DMA_IRQHandler+0xa28>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d022      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a6d      	ldr	r2, [pc, #436]	; (8004338 <HAL_DMA_IRQHandler+0xa2c>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d01d      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a6b      	ldr	r2, [pc, #428]	; (800433c <HAL_DMA_IRQHandler+0xa30>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d018      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a6a      	ldr	r2, [pc, #424]	; (8004340 <HAL_DMA_IRQHandler+0xa34>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d013      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a68      	ldr	r2, [pc, #416]	; (8004344 <HAL_DMA_IRQHandler+0xa38>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00e      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a67      	ldr	r2, [pc, #412]	; (8004348 <HAL_DMA_IRQHandler+0xa3c>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d009      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a65      	ldr	r2, [pc, #404]	; (800434c <HAL_DMA_IRQHandler+0xa40>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d004      	beq.n	80041c4 <HAL_DMA_IRQHandler+0x8b8>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a64      	ldr	r2, [pc, #400]	; (8004350 <HAL_DMA_IRQHandler+0xa44>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d108      	bne.n	80041d6 <HAL_DMA_IRQHandler+0x8ca>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0201 	bic.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	e007      	b.n	80041e6 <HAL_DMA_IRQHandler+0x8da>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0201 	bic.w	r2, r2, #1
 80041e4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	3301      	adds	r3, #1
 80041ea:	60fb      	str	r3, [r7, #12]
 80041ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d307      	bcc.n	8004202 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1f2      	bne.n	80041e6 <HAL_DMA_IRQHandler+0x8da>
 8004200:	e000      	b.n	8004204 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004202:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d004      	beq.n	800421c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2203      	movs	r2, #3
 8004216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800421a:	e003      	b.n	8004224 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 8272 	beq.w	800471a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
 800423e:	e26c      	b.n	800471a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a43      	ldr	r2, [pc, #268]	; (8004354 <HAL_DMA_IRQHandler+0xa48>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d022      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a42      	ldr	r2, [pc, #264]	; (8004358 <HAL_DMA_IRQHandler+0xa4c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d01d      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a40      	ldr	r2, [pc, #256]	; (800435c <HAL_DMA_IRQHandler+0xa50>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d018      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a3f      	ldr	r2, [pc, #252]	; (8004360 <HAL_DMA_IRQHandler+0xa54>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d013      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a3d      	ldr	r2, [pc, #244]	; (8004364 <HAL_DMA_IRQHandler+0xa58>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d00e      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a3c      	ldr	r2, [pc, #240]	; (8004368 <HAL_DMA_IRQHandler+0xa5c>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d009      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a3a      	ldr	r2, [pc, #232]	; (800436c <HAL_DMA_IRQHandler+0xa60>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d004      	beq.n	8004290 <HAL_DMA_IRQHandler+0x984>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a39      	ldr	r2, [pc, #228]	; (8004370 <HAL_DMA_IRQHandler+0xa64>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d101      	bne.n	8004294 <HAL_DMA_IRQHandler+0x988>
 8004290:	2301      	movs	r3, #1
 8004292:	e000      	b.n	8004296 <HAL_DMA_IRQHandler+0x98a>
 8004294:	2300      	movs	r3, #0
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 823f 	beq.w	800471a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a8:	f003 031f 	and.w	r3, r3, #31
 80042ac:	2204      	movs	r2, #4
 80042ae:	409a      	lsls	r2, r3
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 80cd 	beq.w	8004454 <HAL_DMA_IRQHandler+0xb48>
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f000 80c7 	beq.w	8004454 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ca:	f003 031f 	and.w	r3, r3, #31
 80042ce:	2204      	movs	r2, #4
 80042d0:	409a      	lsls	r2, r3
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d049      	beq.n	8004374 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d109      	bne.n	80042fe <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f000 8210 	beq.w	8004714 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042fc:	e20a      	b.n	8004714 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 8206 	beq.w	8004714 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004310:	e200      	b.n	8004714 <HAL_DMA_IRQHandler+0xe08>
 8004312:	bf00      	nop
 8004314:	40020010 	.word	0x40020010
 8004318:	40020028 	.word	0x40020028
 800431c:	40020040 	.word	0x40020040
 8004320:	40020058 	.word	0x40020058
 8004324:	40020070 	.word	0x40020070
 8004328:	40020088 	.word	0x40020088
 800432c:	400200a0 	.word	0x400200a0
 8004330:	400200b8 	.word	0x400200b8
 8004334:	40020410 	.word	0x40020410
 8004338:	40020428 	.word	0x40020428
 800433c:	40020440 	.word	0x40020440
 8004340:	40020458 	.word	0x40020458
 8004344:	40020470 	.word	0x40020470
 8004348:	40020488 	.word	0x40020488
 800434c:	400204a0 	.word	0x400204a0
 8004350:	400204b8 	.word	0x400204b8
 8004354:	58025408 	.word	0x58025408
 8004358:	5802541c 	.word	0x5802541c
 800435c:	58025430 	.word	0x58025430
 8004360:	58025444 	.word	0x58025444
 8004364:	58025458 	.word	0x58025458
 8004368:	5802546c 	.word	0x5802546c
 800436c:	58025480 	.word	0x58025480
 8004370:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d160      	bne.n	8004440 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a8c      	ldr	r2, [pc, #560]	; (80045b4 <HAL_DMA_IRQHandler+0xca8>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d04a      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a8a      	ldr	r2, [pc, #552]	; (80045b8 <HAL_DMA_IRQHandler+0xcac>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d045      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a89      	ldr	r2, [pc, #548]	; (80045bc <HAL_DMA_IRQHandler+0xcb0>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d040      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a87      	ldr	r2, [pc, #540]	; (80045c0 <HAL_DMA_IRQHandler+0xcb4>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d03b      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a86      	ldr	r2, [pc, #536]	; (80045c4 <HAL_DMA_IRQHandler+0xcb8>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d036      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a84      	ldr	r2, [pc, #528]	; (80045c8 <HAL_DMA_IRQHandler+0xcbc>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d031      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a83      	ldr	r2, [pc, #524]	; (80045cc <HAL_DMA_IRQHandler+0xcc0>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d02c      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a81      	ldr	r2, [pc, #516]	; (80045d0 <HAL_DMA_IRQHandler+0xcc4>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d027      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a80      	ldr	r2, [pc, #512]	; (80045d4 <HAL_DMA_IRQHandler+0xcc8>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d022      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a7e      	ldr	r2, [pc, #504]	; (80045d8 <HAL_DMA_IRQHandler+0xccc>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d01d      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a7d      	ldr	r2, [pc, #500]	; (80045dc <HAL_DMA_IRQHandler+0xcd0>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d018      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a7b      	ldr	r2, [pc, #492]	; (80045e0 <HAL_DMA_IRQHandler+0xcd4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d013      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a7a      	ldr	r2, [pc, #488]	; (80045e4 <HAL_DMA_IRQHandler+0xcd8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00e      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a78      	ldr	r2, [pc, #480]	; (80045e8 <HAL_DMA_IRQHandler+0xcdc>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d009      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a77      	ldr	r2, [pc, #476]	; (80045ec <HAL_DMA_IRQHandler+0xce0>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d004      	beq.n	800441e <HAL_DMA_IRQHandler+0xb12>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a75      	ldr	r2, [pc, #468]	; (80045f0 <HAL_DMA_IRQHandler+0xce4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d108      	bne.n	8004430 <HAL_DMA_IRQHandler+0xb24>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0208 	bic.w	r2, r2, #8
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	e007      	b.n	8004440 <HAL_DMA_IRQHandler+0xb34>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0204 	bic.w	r2, r2, #4
 800443e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 8165 	beq.w	8004714 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004452:	e15f      	b.n	8004714 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004458:	f003 031f 	and.w	r3, r3, #31
 800445c:	2202      	movs	r2, #2
 800445e:	409a      	lsls	r2, r3
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	4013      	ands	r3, r2
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 80c5 	beq.w	80045f4 <HAL_DMA_IRQHandler+0xce8>
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f003 0302 	and.w	r3, r3, #2
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 80bf 	beq.w	80045f4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800447a:	f003 031f 	and.w	r3, r3, #31
 800447e:	2202      	movs	r2, #2
 8004480:	409a      	lsls	r2, r3
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d018      	beq.n	80044c2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d109      	bne.n	80044ae <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f000 813a 	beq.w	8004718 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044ac:	e134      	b.n	8004718 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f000 8130 	beq.w	8004718 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044c0:	e12a      	b.n	8004718 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	f003 0320 	and.w	r3, r3, #32
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d168      	bne.n	800459e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a38      	ldr	r2, [pc, #224]	; (80045b4 <HAL_DMA_IRQHandler+0xca8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d04a      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a37      	ldr	r2, [pc, #220]	; (80045b8 <HAL_DMA_IRQHandler+0xcac>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d045      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a35      	ldr	r2, [pc, #212]	; (80045bc <HAL_DMA_IRQHandler+0xcb0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d040      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a34      	ldr	r2, [pc, #208]	; (80045c0 <HAL_DMA_IRQHandler+0xcb4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d03b      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a32      	ldr	r2, [pc, #200]	; (80045c4 <HAL_DMA_IRQHandler+0xcb8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d036      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a31      	ldr	r2, [pc, #196]	; (80045c8 <HAL_DMA_IRQHandler+0xcbc>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d031      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a2f      	ldr	r2, [pc, #188]	; (80045cc <HAL_DMA_IRQHandler+0xcc0>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d02c      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a2e      	ldr	r2, [pc, #184]	; (80045d0 <HAL_DMA_IRQHandler+0xcc4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d027      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a2c      	ldr	r2, [pc, #176]	; (80045d4 <HAL_DMA_IRQHandler+0xcc8>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d022      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a2b      	ldr	r2, [pc, #172]	; (80045d8 <HAL_DMA_IRQHandler+0xccc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d01d      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a29      	ldr	r2, [pc, #164]	; (80045dc <HAL_DMA_IRQHandler+0xcd0>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d018      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a28      	ldr	r2, [pc, #160]	; (80045e0 <HAL_DMA_IRQHandler+0xcd4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d013      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a26      	ldr	r2, [pc, #152]	; (80045e4 <HAL_DMA_IRQHandler+0xcd8>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d00e      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a25      	ldr	r2, [pc, #148]	; (80045e8 <HAL_DMA_IRQHandler+0xcdc>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d009      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a23      	ldr	r2, [pc, #140]	; (80045ec <HAL_DMA_IRQHandler+0xce0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d004      	beq.n	800456c <HAL_DMA_IRQHandler+0xc60>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a22      	ldr	r2, [pc, #136]	; (80045f0 <HAL_DMA_IRQHandler+0xce4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d108      	bne.n	800457e <HAL_DMA_IRQHandler+0xc72>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 0214 	bic.w	r2, r2, #20
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	e007      	b.n	800458e <HAL_DMA_IRQHandler+0xc82>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 020a 	bic.w	r2, r2, #10
 800458c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f000 80b8 	beq.w	8004718 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b0:	e0b2      	b.n	8004718 <HAL_DMA_IRQHandler+0xe0c>
 80045b2:	bf00      	nop
 80045b4:	40020010 	.word	0x40020010
 80045b8:	40020028 	.word	0x40020028
 80045bc:	40020040 	.word	0x40020040
 80045c0:	40020058 	.word	0x40020058
 80045c4:	40020070 	.word	0x40020070
 80045c8:	40020088 	.word	0x40020088
 80045cc:	400200a0 	.word	0x400200a0
 80045d0:	400200b8 	.word	0x400200b8
 80045d4:	40020410 	.word	0x40020410
 80045d8:	40020428 	.word	0x40020428
 80045dc:	40020440 	.word	0x40020440
 80045e0:	40020458 	.word	0x40020458
 80045e4:	40020470 	.word	0x40020470
 80045e8:	40020488 	.word	0x40020488
 80045ec:	400204a0 	.word	0x400204a0
 80045f0:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f8:	f003 031f 	and.w	r3, r3, #31
 80045fc:	2208      	movs	r2, #8
 80045fe:	409a      	lsls	r2, r3
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	4013      	ands	r3, r2
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 8088 	beq.w	800471a <HAL_DMA_IRQHandler+0xe0e>
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	f003 0308 	and.w	r3, r3, #8
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 8082 	beq.w	800471a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a41      	ldr	r2, [pc, #260]	; (8004720 <HAL_DMA_IRQHandler+0xe14>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d04a      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a3f      	ldr	r2, [pc, #252]	; (8004724 <HAL_DMA_IRQHandler+0xe18>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d045      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a3e      	ldr	r2, [pc, #248]	; (8004728 <HAL_DMA_IRQHandler+0xe1c>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d040      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a3c      	ldr	r2, [pc, #240]	; (800472c <HAL_DMA_IRQHandler+0xe20>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d03b      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a3b      	ldr	r2, [pc, #236]	; (8004730 <HAL_DMA_IRQHandler+0xe24>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d036      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a39      	ldr	r2, [pc, #228]	; (8004734 <HAL_DMA_IRQHandler+0xe28>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d031      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a38      	ldr	r2, [pc, #224]	; (8004738 <HAL_DMA_IRQHandler+0xe2c>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d02c      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a36      	ldr	r2, [pc, #216]	; (800473c <HAL_DMA_IRQHandler+0xe30>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d027      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a35      	ldr	r2, [pc, #212]	; (8004740 <HAL_DMA_IRQHandler+0xe34>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d022      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a33      	ldr	r2, [pc, #204]	; (8004744 <HAL_DMA_IRQHandler+0xe38>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d01d      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a32      	ldr	r2, [pc, #200]	; (8004748 <HAL_DMA_IRQHandler+0xe3c>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d018      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a30      	ldr	r2, [pc, #192]	; (800474c <HAL_DMA_IRQHandler+0xe40>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d013      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a2f      	ldr	r2, [pc, #188]	; (8004750 <HAL_DMA_IRQHandler+0xe44>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d00e      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a2d      	ldr	r2, [pc, #180]	; (8004754 <HAL_DMA_IRQHandler+0xe48>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d009      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2c      	ldr	r2, [pc, #176]	; (8004758 <HAL_DMA_IRQHandler+0xe4c>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d004      	beq.n	80046b6 <HAL_DMA_IRQHandler+0xdaa>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a2a      	ldr	r2, [pc, #168]	; (800475c <HAL_DMA_IRQHandler+0xe50>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d108      	bne.n	80046c8 <HAL_DMA_IRQHandler+0xdbc>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 021c 	bic.w	r2, r2, #28
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	e007      	b.n	80046d8 <HAL_DMA_IRQHandler+0xdcc>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 020e 	bic.w	r2, r2, #14
 80046d6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046dc:	f003 031f 	and.w	r3, r3, #31
 80046e0:	2201      	movs	r2, #1
 80046e2:	409a      	lsls	r2, r3
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	4798      	blx	r3
 800470e:	e004      	b.n	800471a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004710:	bf00      	nop
 8004712:	e002      	b.n	800471a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004718:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800471a:	3728      	adds	r7, #40	; 0x28
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	40020010 	.word	0x40020010
 8004724:	40020028 	.word	0x40020028
 8004728:	40020040 	.word	0x40020040
 800472c:	40020058 	.word	0x40020058
 8004730:	40020070 	.word	0x40020070
 8004734:	40020088 	.word	0x40020088
 8004738:	400200a0 	.word	0x400200a0
 800473c:	400200b8 	.word	0x400200b8
 8004740:	40020410 	.word	0x40020410
 8004744:	40020428 	.word	0x40020428
 8004748:	40020440 	.word	0x40020440
 800474c:	40020458 	.word	0x40020458
 8004750:	40020470 	.word	0x40020470
 8004754:	40020488 	.word	0x40020488
 8004758:	400204a0 	.word	0x400204a0
 800475c:	400204b8 	.word	0x400204b8

08004760 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a42      	ldr	r2, [pc, #264]	; (8004878 <DMA_CalcBaseAndBitshift+0x118>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d04a      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a41      	ldr	r2, [pc, #260]	; (800487c <DMA_CalcBaseAndBitshift+0x11c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d045      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a3f      	ldr	r2, [pc, #252]	; (8004880 <DMA_CalcBaseAndBitshift+0x120>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d040      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a3e      	ldr	r2, [pc, #248]	; (8004884 <DMA_CalcBaseAndBitshift+0x124>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d03b      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a3c      	ldr	r2, [pc, #240]	; (8004888 <DMA_CalcBaseAndBitshift+0x128>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d036      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a3b      	ldr	r2, [pc, #236]	; (800488c <DMA_CalcBaseAndBitshift+0x12c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d031      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a39      	ldr	r2, [pc, #228]	; (8004890 <DMA_CalcBaseAndBitshift+0x130>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d02c      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a38      	ldr	r2, [pc, #224]	; (8004894 <DMA_CalcBaseAndBitshift+0x134>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d027      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a36      	ldr	r2, [pc, #216]	; (8004898 <DMA_CalcBaseAndBitshift+0x138>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d022      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a35      	ldr	r2, [pc, #212]	; (800489c <DMA_CalcBaseAndBitshift+0x13c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d01d      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a33      	ldr	r2, [pc, #204]	; (80048a0 <DMA_CalcBaseAndBitshift+0x140>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d018      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a32      	ldr	r2, [pc, #200]	; (80048a4 <DMA_CalcBaseAndBitshift+0x144>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d013      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a30      	ldr	r2, [pc, #192]	; (80048a8 <DMA_CalcBaseAndBitshift+0x148>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00e      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a2f      	ldr	r2, [pc, #188]	; (80048ac <DMA_CalcBaseAndBitshift+0x14c>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d009      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a2d      	ldr	r2, [pc, #180]	; (80048b0 <DMA_CalcBaseAndBitshift+0x150>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d004      	beq.n	8004808 <DMA_CalcBaseAndBitshift+0xa8>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a2c      	ldr	r2, [pc, #176]	; (80048b4 <DMA_CalcBaseAndBitshift+0x154>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d101      	bne.n	800480c <DMA_CalcBaseAndBitshift+0xac>
 8004808:	2301      	movs	r3, #1
 800480a:	e000      	b.n	800480e <DMA_CalcBaseAndBitshift+0xae>
 800480c:	2300      	movs	r3, #0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d024      	beq.n	800485c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	3b10      	subs	r3, #16
 800481a:	4a27      	ldr	r2, [pc, #156]	; (80048b8 <DMA_CalcBaseAndBitshift+0x158>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	091b      	lsrs	r3, r3, #4
 8004822:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	4a24      	ldr	r2, [pc, #144]	; (80048bc <DMA_CalcBaseAndBitshift+0x15c>)
 800482c:	5cd3      	ldrb	r3, [r2, r3]
 800482e:	461a      	mov	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2b03      	cmp	r3, #3
 8004838:	d908      	bls.n	800484c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	461a      	mov	r2, r3
 8004840:	4b1f      	ldr	r3, [pc, #124]	; (80048c0 <DMA_CalcBaseAndBitshift+0x160>)
 8004842:	4013      	ands	r3, r2
 8004844:	1d1a      	adds	r2, r3, #4
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	659a      	str	r2, [r3, #88]	; 0x58
 800484a:	e00d      	b.n	8004868 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	4b1b      	ldr	r3, [pc, #108]	; (80048c0 <DMA_CalcBaseAndBitshift+0x160>)
 8004854:	4013      	ands	r3, r2
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6593      	str	r3, [r2, #88]	; 0x58
 800485a:	e005      	b.n	8004868 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800486c:	4618      	mov	r0, r3
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	40020010 	.word	0x40020010
 800487c:	40020028 	.word	0x40020028
 8004880:	40020040 	.word	0x40020040
 8004884:	40020058 	.word	0x40020058
 8004888:	40020070 	.word	0x40020070
 800488c:	40020088 	.word	0x40020088
 8004890:	400200a0 	.word	0x400200a0
 8004894:	400200b8 	.word	0x400200b8
 8004898:	40020410 	.word	0x40020410
 800489c:	40020428 	.word	0x40020428
 80048a0:	40020440 	.word	0x40020440
 80048a4:	40020458 	.word	0x40020458
 80048a8:	40020470 	.word	0x40020470
 80048ac:	40020488 	.word	0x40020488
 80048b0:	400204a0 	.word	0x400204a0
 80048b4:	400204b8 	.word	0x400204b8
 80048b8:	aaaaaaab 	.word	0xaaaaaaab
 80048bc:	0800d9a4 	.word	0x0800d9a4
 80048c0:	fffffc00 	.word	0xfffffc00

080048c4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d120      	bne.n	800491a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	2b03      	cmp	r3, #3
 80048de:	d858      	bhi.n	8004992 <DMA_CheckFifoParam+0xce>
 80048e0:	a201      	add	r2, pc, #4	; (adr r2, 80048e8 <DMA_CheckFifoParam+0x24>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	080048f9 	.word	0x080048f9
 80048ec:	0800490b 	.word	0x0800490b
 80048f0:	080048f9 	.word	0x080048f9
 80048f4:	08004993 	.word	0x08004993
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d048      	beq.n	8004996 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004908:	e045      	b.n	8004996 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004912:	d142      	bne.n	800499a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004918:	e03f      	b.n	800499a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004922:	d123      	bne.n	800496c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004928:	2b03      	cmp	r3, #3
 800492a:	d838      	bhi.n	800499e <DMA_CheckFifoParam+0xda>
 800492c:	a201      	add	r2, pc, #4	; (adr r2, 8004934 <DMA_CheckFifoParam+0x70>)
 800492e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004932:	bf00      	nop
 8004934:	08004945 	.word	0x08004945
 8004938:	0800494b 	.word	0x0800494b
 800493c:	08004945 	.word	0x08004945
 8004940:	0800495d 	.word	0x0800495d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]
        break;
 8004948:	e030      	b.n	80049ac <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d025      	beq.n	80049a2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800495a:	e022      	b.n	80049a2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004960:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004964:	d11f      	bne.n	80049a6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800496a:	e01c      	b.n	80049a6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004970:	2b02      	cmp	r3, #2
 8004972:	d902      	bls.n	800497a <DMA_CheckFifoParam+0xb6>
 8004974:	2b03      	cmp	r3, #3
 8004976:	d003      	beq.n	8004980 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004978:	e018      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	73fb      	strb	r3, [r7, #15]
        break;
 800497e:	e015      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004984:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00e      	beq.n	80049aa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
    break;
 8004990:	e00b      	b.n	80049aa <DMA_CheckFifoParam+0xe6>
        break;
 8004992:	bf00      	nop
 8004994:	e00a      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        break;
 8004996:	bf00      	nop
 8004998:	e008      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        break;
 800499a:	bf00      	nop
 800499c:	e006      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        break;
 800499e:	bf00      	nop
 80049a0:	e004      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        break;
 80049a2:	bf00      	nop
 80049a4:	e002      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
        break;
 80049a6:	bf00      	nop
 80049a8:	e000      	b.n	80049ac <DMA_CheckFifoParam+0xe8>
    break;
 80049aa:	bf00      	nop
    }
  }

  return status;
 80049ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3714      	adds	r7, #20
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop

080049bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a38      	ldr	r2, [pc, #224]	; (8004ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d022      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a36      	ldr	r2, [pc, #216]	; (8004ab4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d01d      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a35      	ldr	r2, [pc, #212]	; (8004ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d018      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a33      	ldr	r2, [pc, #204]	; (8004abc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d013      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a32      	ldr	r2, [pc, #200]	; (8004ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d00e      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a30      	ldr	r2, [pc, #192]	; (8004ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d009      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a2f      	ldr	r2, [pc, #188]	; (8004ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d004      	beq.n	8004a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a2d      	ldr	r2, [pc, #180]	; (8004acc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d101      	bne.n	8004a1e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d01a      	beq.n	8004a5a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	3b08      	subs	r3, #8
 8004a2c:	4a28      	ldr	r2, [pc, #160]	; (8004ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a32:	091b      	lsrs	r3, r3, #4
 8004a34:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4b26      	ldr	r3, [pc, #152]	; (8004ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004a3a:	4413      	add	r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	461a      	mov	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a24      	ldr	r2, [pc, #144]	; (8004ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004a48:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f003 031f 	and.w	r3, r3, #31
 8004a50:	2201      	movs	r2, #1
 8004a52:	409a      	lsls	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004a58:	e024      	b.n	8004aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	3b10      	subs	r3, #16
 8004a62:	4a1e      	ldr	r2, [pc, #120]	; (8004adc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004a64:	fba2 2303 	umull	r2, r3, r2, r3
 8004a68:	091b      	lsrs	r3, r3, #4
 8004a6a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4a1c      	ldr	r2, [pc, #112]	; (8004ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d806      	bhi.n	8004a82 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4a1b      	ldr	r2, [pc, #108]	; (8004ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d902      	bls.n	8004a82 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3308      	adds	r3, #8
 8004a80:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	4b18      	ldr	r3, [pc, #96]	; (8004ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004a86:	4413      	add	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a16      	ldr	r2, [pc, #88]	; (8004aec <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004a94:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f003 031f 	and.w	r3, r3, #31
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	409a      	lsls	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	58025408 	.word	0x58025408
 8004ab4:	5802541c 	.word	0x5802541c
 8004ab8:	58025430 	.word	0x58025430
 8004abc:	58025444 	.word	0x58025444
 8004ac0:	58025458 	.word	0x58025458
 8004ac4:	5802546c 	.word	0x5802546c
 8004ac8:	58025480 	.word	0x58025480
 8004acc:	58025494 	.word	0x58025494
 8004ad0:	cccccccd 	.word	0xcccccccd
 8004ad4:	16009600 	.word	0x16009600
 8004ad8:	58025880 	.word	0x58025880
 8004adc:	aaaaaaab 	.word	0xaaaaaaab
 8004ae0:	400204b8 	.word	0x400204b8
 8004ae4:	4002040f 	.word	0x4002040f
 8004ae8:	10008200 	.word	0x10008200
 8004aec:	40020880 	.word	0x40020880

08004af0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d04a      	beq.n	8004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d847      	bhi.n	8004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a25      	ldr	r2, [pc, #148]	; (8004ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d022      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a24      	ldr	r2, [pc, #144]	; (8004bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d01d      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a22      	ldr	r2, [pc, #136]	; (8004bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d018      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a21      	ldr	r2, [pc, #132]	; (8004bb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d013      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a1f      	ldr	r2, [pc, #124]	; (8004bb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00e      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a1e      	ldr	r2, [pc, #120]	; (8004bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d009      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a1c      	ldr	r2, [pc, #112]	; (8004bc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d004      	beq.n	8004b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1b      	ldr	r2, [pc, #108]	; (8004bc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d101      	bne.n	8004b60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e000      	b.n	8004b62 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004b60:	2300      	movs	r3, #0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	4b17      	ldr	r3, [pc, #92]	; (8004bc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004b6a:	4413      	add	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	461a      	mov	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a15      	ldr	r2, [pc, #84]	; (8004bcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004b78:	671a      	str	r2, [r3, #112]	; 0x70
 8004b7a:	e009      	b.n	8004b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	4b14      	ldr	r3, [pc, #80]	; (8004bd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004b80:	4413      	add	r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	461a      	mov	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a11      	ldr	r2, [pc, #68]	; (8004bd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004b8e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3b01      	subs	r3, #1
 8004b94:	2201      	movs	r2, #1
 8004b96:	409a      	lsls	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	58025408 	.word	0x58025408
 8004bac:	5802541c 	.word	0x5802541c
 8004bb0:	58025430 	.word	0x58025430
 8004bb4:	58025444 	.word	0x58025444
 8004bb8:	58025458 	.word	0x58025458
 8004bbc:	5802546c 	.word	0x5802546c
 8004bc0:	58025480 	.word	0x58025480
 8004bc4:	58025494 	.word	0x58025494
 8004bc8:	1600963f 	.word	0x1600963f
 8004bcc:	58025940 	.word	0x58025940
 8004bd0:	1000823f 	.word	0x1000823f
 8004bd4:	40020940 	.word	0x40020940

08004bd8 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA Stream.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  uint32_t syncSignalID = 0;
 8004be2:	2300      	movs	r3, #0
 8004be4:	60fb      	str	r3, [r7, #12]
  uint32_t syncPolarity = 0;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  if(pSyncConfig->SyncEnable == ENABLE)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	7a1b      	ldrb	r3, [r3, #8]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d155      	bne.n	8004c9e <HAL_DMAEx_ConfigMuxSync+0xc6>
  {
    assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity));

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a4b      	ldr	r2, [pc, #300]	; (8004d24 <HAL_DMAEx_ConfigMuxSync+0x14c>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d049      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a49      	ldr	r2, [pc, #292]	; (8004d28 <HAL_DMAEx_ConfigMuxSync+0x150>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d044      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a48      	ldr	r2, [pc, #288]	; (8004d2c <HAL_DMAEx_ConfigMuxSync+0x154>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d03f      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a46      	ldr	r2, [pc, #280]	; (8004d30 <HAL_DMAEx_ConfigMuxSync+0x158>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d03a      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a45      	ldr	r2, [pc, #276]	; (8004d34 <HAL_DMAEx_ConfigMuxSync+0x15c>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d035      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a43      	ldr	r2, [pc, #268]	; (8004d38 <HAL_DMAEx_ConfigMuxSync+0x160>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d030      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a42      	ldr	r2, [pc, #264]	; (8004d3c <HAL_DMAEx_ConfigMuxSync+0x164>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d02b      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a40      	ldr	r2, [pc, #256]	; (8004d40 <HAL_DMAEx_ConfigMuxSync+0x168>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d026      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a3f      	ldr	r2, [pc, #252]	; (8004d44 <HAL_DMAEx_ConfigMuxSync+0x16c>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d021      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a3d      	ldr	r2, [pc, #244]	; (8004d48 <HAL_DMAEx_ConfigMuxSync+0x170>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d01c      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a3c      	ldr	r2, [pc, #240]	; (8004d4c <HAL_DMAEx_ConfigMuxSync+0x174>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d017      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a3a      	ldr	r2, [pc, #232]	; (8004d50 <HAL_DMAEx_ConfigMuxSync+0x178>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d012      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a39      	ldr	r2, [pc, #228]	; (8004d54 <HAL_DMAEx_ConfigMuxSync+0x17c>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00d      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a37      	ldr	r2, [pc, #220]	; (8004d58 <HAL_DMAEx_ConfigMuxSync+0x180>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d008      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a36      	ldr	r2, [pc, #216]	; (8004d5c <HAL_DMAEx_ConfigMuxSync+0x184>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d003      	beq.n	8004c90 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a34      	ldr	r2, [pc, #208]	; (8004d60 <HAL_DMAEx_ConfigMuxSync+0x188>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	bf00      	nop
    }
    else
    {
      assert_param(IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
    }
    syncSignalID = pSyncConfig->SyncSignalID;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	60fb      	str	r3, [r7, #12]
    syncPolarity = pSyncConfig->SyncPolarity;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	60bb      	str	r3, [r7, #8]
  }

  /*Check if the DMA state is ready */
  if(hdma->State == HAL_DMA_STATE_READY)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d131      	bne.n	8004d0e <HAL_DMAEx_ConfigMuxSync+0x136>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d101      	bne.n	8004cb8 <HAL_DMAEx_ConfigMuxSync+0xe0>
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	e02f      	b.n	8004d18 <HAL_DMAEx_ConfigMuxSync+0x140>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the synchronization and event generation before applying a new config */
    CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cca:	f422 3281 	bic.w	r2, r2, #66048	; 0x10200
 8004cce:	601a      	str	r2, [r3, #0]

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	b2d9      	uxtb	r1, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	061a      	lsls	r2, r3, #24
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	04db      	lsls	r3, r3, #19
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	7a1b      	ldrb	r3, [r3, #8]
 8004cee:	041b      	lsls	r3, r3, #16
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	7a5b      	ldrb	r3, [r3, #9]
 8004cf6:	025b      	lsls	r3, r3, #9
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               syncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)    | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

      /* Process Locked */
    __HAL_UNLOCK(hdma);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	e004      	b.n	8004d18 <HAL_DMAEx_ConfigMuxSync+0x140>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
  }
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3714      	adds	r7, #20
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr
 8004d24:	40020010 	.word	0x40020010
 8004d28:	40020028 	.word	0x40020028
 8004d2c:	40020040 	.word	0x40020040
 8004d30:	40020058 	.word	0x40020058
 8004d34:	40020070 	.word	0x40020070
 8004d38:	40020088 	.word	0x40020088
 8004d3c:	400200a0 	.word	0x400200a0
 8004d40:	400200b8 	.word	0x400200b8
 8004d44:	40020410 	.word	0x40020410
 8004d48:	40020428 	.word	0x40020428
 8004d4c:	40020440 	.word	0x40020440
 8004d50:	40020458 	.word	0x40020458
 8004d54:	40020470 	.word	0x40020470
 8004d58:	40020488 	.word	0x40020488
 8004d5c:	400204a0 	.word	0x400204a0
 8004d60:	400204b8 	.word	0x400204b8

08004d64 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d76:	4013      	ands	r3, r2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01a      	beq.n	8004db2 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d8a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004d94:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	655a      	str	r2, [r3, #84]	; 0x54

    if(hdma->XferErrorCallback != NULL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	4798      	blx	r3
    }
  }

  if(hdma->DMAmuxRequestGen != 0)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d022      	beq.n	8004e00 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
   /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d01a      	beq.n	8004e00 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004dd8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004de2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	655a      	str	r2, [r3, #84]	; 0x54

      if(hdma->XferErrorCallback != NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	4798      	blx	r3
      }
    }
  }
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b089      	sub	sp, #36	; 0x24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004e16:	4b86      	ldr	r3, [pc, #536]	; (8005030 <HAL_GPIO_Init+0x228>)
 8004e18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004e1a:	e18c      	b.n	8005136 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	2101      	movs	r1, #1
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	fa01 f303 	lsl.w	r3, r1, r3
 8004e28:	4013      	ands	r3, r2
 8004e2a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 817e 	beq.w	8005130 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f003 0303 	and.w	r3, r3, #3
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d005      	beq.n	8004e4c <HAL_GPIO_Init+0x44>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f003 0303 	and.w	r3, r3, #3
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d130      	bne.n	8004eae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	2203      	movs	r2, #3
 8004e58:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5c:	43db      	mvns	r3, r3
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	4013      	ands	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	68da      	ldr	r2, [r3, #12]
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e82:	2201      	movs	r2, #1
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	43db      	mvns	r3, r3
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 0201 	and.w	r2, r3, #1
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d017      	beq.n	8004eea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	005b      	lsls	r3, r3, #1
 8004ec4:	2203      	movs	r2, #3
 8004ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eca:	43db      	mvns	r3, r3
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	fa02 f303 	lsl.w	r3, r2, r3
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d123      	bne.n	8004f3e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	08da      	lsrs	r2, r3, #3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3208      	adds	r2, #8
 8004efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	220f      	movs	r2, #15
 8004f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f12:	43db      	mvns	r3, r3
 8004f14:	69ba      	ldr	r2, [r7, #24]
 8004f16:	4013      	ands	r3, r2
 8004f18:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	f003 0307 	and.w	r3, r3, #7
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	08da      	lsrs	r2, r3, #3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	3208      	adds	r2, #8
 8004f38:	69b9      	ldr	r1, [r7, #24]
 8004f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	2203      	movs	r2, #3
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f003 0203 	and.w	r2, r3, #3
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	fa02 f303 	lsl.w	r3, r2, r3
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f000 80d8 	beq.w	8005130 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f80:	4b2c      	ldr	r3, [pc, #176]	; (8005034 <HAL_GPIO_Init+0x22c>)
 8004f82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f86:	4a2b      	ldr	r2, [pc, #172]	; (8005034 <HAL_GPIO_Init+0x22c>)
 8004f88:	f043 0302 	orr.w	r3, r3, #2
 8004f8c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004f90:	4b28      	ldr	r3, [pc, #160]	; (8005034 <HAL_GPIO_Init+0x22c>)
 8004f92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f9e:	4a26      	ldr	r2, [pc, #152]	; (8005038 <HAL_GPIO_Init+0x230>)
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	089b      	lsrs	r3, r3, #2
 8004fa4:	3302      	adds	r3, #2
 8004fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	220f      	movs	r2, #15
 8004fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fba:	43db      	mvns	r3, r3
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a1d      	ldr	r2, [pc, #116]	; (800503c <HAL_GPIO_Init+0x234>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d04a      	beq.n	8005060 <HAL_GPIO_Init+0x258>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a1c      	ldr	r2, [pc, #112]	; (8005040 <HAL_GPIO_Init+0x238>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d02b      	beq.n	800502a <HAL_GPIO_Init+0x222>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a1b      	ldr	r2, [pc, #108]	; (8005044 <HAL_GPIO_Init+0x23c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d025      	beq.n	8005026 <HAL_GPIO_Init+0x21e>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a1a      	ldr	r2, [pc, #104]	; (8005048 <HAL_GPIO_Init+0x240>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d01f      	beq.n	8005022 <HAL_GPIO_Init+0x21a>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a19      	ldr	r2, [pc, #100]	; (800504c <HAL_GPIO_Init+0x244>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d019      	beq.n	800501e <HAL_GPIO_Init+0x216>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a18      	ldr	r2, [pc, #96]	; (8005050 <HAL_GPIO_Init+0x248>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d013      	beq.n	800501a <HAL_GPIO_Init+0x212>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a17      	ldr	r2, [pc, #92]	; (8005054 <HAL_GPIO_Init+0x24c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00d      	beq.n	8005016 <HAL_GPIO_Init+0x20e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a16      	ldr	r2, [pc, #88]	; (8005058 <HAL_GPIO_Init+0x250>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d007      	beq.n	8005012 <HAL_GPIO_Init+0x20a>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a15      	ldr	r2, [pc, #84]	; (800505c <HAL_GPIO_Init+0x254>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d101      	bne.n	800500e <HAL_GPIO_Init+0x206>
 800500a:	2309      	movs	r3, #9
 800500c:	e029      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 800500e:	230a      	movs	r3, #10
 8005010:	e027      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 8005012:	2307      	movs	r3, #7
 8005014:	e025      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 8005016:	2306      	movs	r3, #6
 8005018:	e023      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 800501a:	2305      	movs	r3, #5
 800501c:	e021      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 800501e:	2304      	movs	r3, #4
 8005020:	e01f      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 8005022:	2303      	movs	r3, #3
 8005024:	e01d      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 8005026:	2302      	movs	r3, #2
 8005028:	e01b      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 800502a:	2301      	movs	r3, #1
 800502c:	e019      	b.n	8005062 <HAL_GPIO_Init+0x25a>
 800502e:	bf00      	nop
 8005030:	58000080 	.word	0x58000080
 8005034:	58024400 	.word	0x58024400
 8005038:	58000400 	.word	0x58000400
 800503c:	58020000 	.word	0x58020000
 8005040:	58020400 	.word	0x58020400
 8005044:	58020800 	.word	0x58020800
 8005048:	58020c00 	.word	0x58020c00
 800504c:	58021000 	.word	0x58021000
 8005050:	58021400 	.word	0x58021400
 8005054:	58021800 	.word	0x58021800
 8005058:	58021c00 	.word	0x58021c00
 800505c:	58022400 	.word	0x58022400
 8005060:	2300      	movs	r3, #0
 8005062:	69fa      	ldr	r2, [r7, #28]
 8005064:	f002 0203 	and.w	r2, r2, #3
 8005068:	0092      	lsls	r2, r2, #2
 800506a:	4093      	lsls	r3, r2
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	4313      	orrs	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005072:	4938      	ldr	r1, [pc, #224]	; (8005154 <HAL_GPIO_Init+0x34c>)
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	089b      	lsrs	r3, r3, #2
 8005078:	3302      	adds	r3, #2
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005080:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	43db      	mvns	r3, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80050a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80050ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	43db      	mvns	r3, r3
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	4013      	ands	r3, r2
 80050be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80050d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	43db      	mvns	r3, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	4013      	ands	r3, r2
 80050ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	43db      	mvns	r3, r3
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	4013      	ands	r3, r2
 8005114:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	69ba      	ldr	r2, [r7, #24]
 800512e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	3301      	adds	r3, #1
 8005134:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	fa22 f303 	lsr.w	r3, r2, r3
 8005140:	2b00      	cmp	r3, #0
 8005142:	f47f ae6b 	bne.w	8004e1c <HAL_GPIO_Init+0x14>
  }
}
 8005146:	bf00      	nop
 8005148:	bf00      	nop
 800514a:	3724      	adds	r7, #36	; 0x24
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	58000400 	.word	0x58000400

08005158 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005162:	2300      	movs	r3, #0
 8005164:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005166:	4b72      	ldr	r3, [pc, #456]	; (8005330 <HAL_GPIO_DeInit+0x1d8>)
 8005168:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800516a:	e0d3      	b.n	8005314 <HAL_GPIO_DeInit+0x1bc>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800516c:	2201      	movs	r2, #1
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	fa02 f303 	lsl.w	r3, r2, r3
 8005174:	683a      	ldr	r2, [r7, #0]
 8005176:	4013      	ands	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 80c6 	beq.w	800530e <HAL_GPIO_DeInit+0x1b6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005182:	4a6c      	ldr	r2, [pc, #432]	; (8005334 <HAL_GPIO_DeInit+0x1dc>)
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	089b      	lsrs	r3, r3, #2
 8005188:	3302      	adds	r3, #2
 800518a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800518e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	220f      	movs	r2, #15
 800519a:	fa02 f303 	lsl.w	r3, r2, r3
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	4013      	ands	r3, r2
 80051a2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a64      	ldr	r2, [pc, #400]	; (8005338 <HAL_GPIO_DeInit+0x1e0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d031      	beq.n	8005210 <HAL_GPIO_DeInit+0xb8>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a63      	ldr	r2, [pc, #396]	; (800533c <HAL_GPIO_DeInit+0x1e4>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d02b      	beq.n	800520c <HAL_GPIO_DeInit+0xb4>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a62      	ldr	r2, [pc, #392]	; (8005340 <HAL_GPIO_DeInit+0x1e8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d025      	beq.n	8005208 <HAL_GPIO_DeInit+0xb0>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a61      	ldr	r2, [pc, #388]	; (8005344 <HAL_GPIO_DeInit+0x1ec>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d01f      	beq.n	8005204 <HAL_GPIO_DeInit+0xac>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a60      	ldr	r2, [pc, #384]	; (8005348 <HAL_GPIO_DeInit+0x1f0>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d019      	beq.n	8005200 <HAL_GPIO_DeInit+0xa8>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a5f      	ldr	r2, [pc, #380]	; (800534c <HAL_GPIO_DeInit+0x1f4>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d013      	beq.n	80051fc <HAL_GPIO_DeInit+0xa4>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a5e      	ldr	r2, [pc, #376]	; (8005350 <HAL_GPIO_DeInit+0x1f8>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d00d      	beq.n	80051f8 <HAL_GPIO_DeInit+0xa0>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a5d      	ldr	r2, [pc, #372]	; (8005354 <HAL_GPIO_DeInit+0x1fc>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d007      	beq.n	80051f4 <HAL_GPIO_DeInit+0x9c>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a5c      	ldr	r2, [pc, #368]	; (8005358 <HAL_GPIO_DeInit+0x200>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d101      	bne.n	80051f0 <HAL_GPIO_DeInit+0x98>
 80051ec:	2309      	movs	r3, #9
 80051ee:	e010      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 80051f0:	230a      	movs	r3, #10
 80051f2:	e00e      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 80051f4:	2307      	movs	r3, #7
 80051f6:	e00c      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 80051f8:	2306      	movs	r3, #6
 80051fa:	e00a      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 80051fc:	2305      	movs	r3, #5
 80051fe:	e008      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 8005200:	2304      	movs	r3, #4
 8005202:	e006      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 8005204:	2303      	movs	r3, #3
 8005206:	e004      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 8005208:	2302      	movs	r3, #2
 800520a:	e002      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 800520c:	2301      	movs	r3, #1
 800520e:	e000      	b.n	8005212 <HAL_GPIO_DeInit+0xba>
 8005210:	2300      	movs	r3, #0
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	f002 0203 	and.w	r2, r2, #3
 8005218:	0092      	lsls	r2, r2, #2
 800521a:	4093      	lsls	r3, r2
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	429a      	cmp	r2, r3
 8005220:	d136      	bne.n	8005290 <HAL_GPIO_DeInit+0x138>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	43db      	mvns	r3, r3
 800522a:	401a      	ands	r2, r3
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	43db      	mvns	r3, r3
 8005238:	401a      	ands	r2, r3
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800523e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	43db      	mvns	r3, r3
 8005248:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800524c:	4013      	ands	r3, r2
 800524e:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8005250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	43db      	mvns	r3, r3
 800525a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800525e:	4013      	ands	r3, r2
 8005260:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f003 0303 	and.w	r3, r3, #3
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	220f      	movs	r2, #15
 800526c:	fa02 f303 	lsl.w	r3, r2, r3
 8005270:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005272:	4a30      	ldr	r2, [pc, #192]	; (8005334 <HAL_GPIO_DeInit+0x1dc>)
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	089b      	lsrs	r3, r3, #2
 8005278:	3302      	adds	r3, #2
 800527a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	43da      	mvns	r2, r3
 8005282:	482c      	ldr	r0, [pc, #176]	; (8005334 <HAL_GPIO_DeInit+0x1dc>)
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	089b      	lsrs	r3, r3, #2
 8005288:	400a      	ands	r2, r1
 800528a:	3302      	adds	r3, #2
 800528c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	2103      	movs	r1, #3
 800529a:	fa01 f303 	lsl.w	r3, r1, r3
 800529e:	431a      	orrs	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	08da      	lsrs	r2, r3, #3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3208      	adds	r2, #8
 80052ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	220f      	movs	r2, #15
 80052ba:	fa02 f303 	lsl.w	r3, r2, r3
 80052be:	43db      	mvns	r3, r3
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	08d2      	lsrs	r2, r2, #3
 80052c4:	4019      	ands	r1, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	3208      	adds	r2, #8
 80052ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68da      	ldr	r2, [r3, #12]
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	2103      	movs	r1, #3
 80052d8:	fa01 f303 	lsl.w	r3, r1, r3
 80052dc:	43db      	mvns	r3, r3
 80052de:	401a      	ands	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	2101      	movs	r1, #1
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	fa01 f303 	lsl.w	r3, r1, r3
 80052f0:	43db      	mvns	r3, r3
 80052f2:	401a      	ands	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	2103      	movs	r1, #3
 8005302:	fa01 f303 	lsl.w	r3, r1, r3
 8005306:	43db      	mvns	r3, r3
 8005308:	401a      	ands	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	3301      	adds	r3, #1
 8005312:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	fa22 f303 	lsr.w	r3, r2, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	f47f af25 	bne.w	800516c <HAL_GPIO_DeInit+0x14>
  }
}
 8005322:	bf00      	nop
 8005324:	bf00      	nop
 8005326:	371c      	adds	r7, #28
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	58000080 	.word	0x58000080
 8005334:	58000400 	.word	0x58000400
 8005338:	58020000 	.word	0x58020000
 800533c:	58020400 	.word	0x58020400
 8005340:	58020800 	.word	0x58020800
 8005344:	58020c00 	.word	0x58020c00
 8005348:	58021000 	.word	0x58021000
 800534c:	58021400 	.word	0x58021400
 8005350:	58021800 	.word	0x58021800
 8005354:	58021c00 	.word	0x58021c00
 8005358:	58022400 	.word	0x58022400

0800535c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e07f      	b.n	800546e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d106      	bne.n	8005388 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f8a9 	bl	80054da <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2224      	movs	r2, #36	; 0x24
 800538c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f022 0201 	bic.w	r2, r2, #1
 800539e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685a      	ldr	r2, [r3, #4]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80053ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d107      	bne.n	80053d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053d2:	609a      	str	r2, [r3, #8]
 80053d4:	e006      	b.n	80053e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689a      	ldr	r2, [r3, #8]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80053e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d104      	bne.n	80053f6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6859      	ldr	r1, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	4b1d      	ldr	r3, [pc, #116]	; (8005478 <HAL_I2C_Init+0x11c>)
 8005402:	430b      	orrs	r3, r1
 8005404:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68da      	ldr	r2, [r3, #12]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005414:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691a      	ldr	r2, [r3, #16]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	69d9      	ldr	r1, [r3, #28]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a1a      	ldr	r2, [r3, #32]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	430a      	orrs	r2, r1
 800543e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2220      	movs	r2, #32
 800545a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	02008000 	.word	0x02008000

0800547c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e021      	b.n	80054d2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2224      	movs	r2, #36	; 0x24
 8005492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 0201 	bic.w	r2, r2, #1
 80054a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f821 	bl	80054ee <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3708      	adds	r7, #8
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b083      	sub	sp, #12
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80054f6:	bf00      	nop
 80054f8:	370c      	adds	r7, #12
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
	...

08005504 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b088      	sub	sp, #32
 8005508:	af02      	add	r7, sp, #8
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	4608      	mov	r0, r1
 800550e:	4611      	mov	r1, r2
 8005510:	461a      	mov	r2, r3
 8005512:	4603      	mov	r3, r0
 8005514:	817b      	strh	r3, [r7, #10]
 8005516:	460b      	mov	r3, r1
 8005518:	813b      	strh	r3, [r7, #8]
 800551a:	4613      	mov	r3, r2
 800551c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b20      	cmp	r3, #32
 8005528:	f040 80f9 	bne.w	800571e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d002      	beq.n	8005538 <HAL_I2C_Mem_Write+0x34>
 8005532:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005534:	2b00      	cmp	r3, #0
 8005536:	d105      	bne.n	8005544 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800553e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e0ed      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800554a:	2b01      	cmp	r3, #1
 800554c:	d101      	bne.n	8005552 <HAL_I2C_Mem_Write+0x4e>
 800554e:	2302      	movs	r3, #2
 8005550:	e0e6      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800555a:	f7fd fc77 	bl	8002e4c <HAL_GetTick>
 800555e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	2319      	movs	r3, #25
 8005566:	2201      	movs	r2, #1
 8005568:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fadd 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e0d1      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2221      	movs	r2, #33	; 0x21
 8005580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2240      	movs	r2, #64	; 0x40
 8005588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6a3a      	ldr	r2, [r7, #32]
 8005596:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800559c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055a4:	88f8      	ldrh	r0, [r7, #6]
 80055a6:	893a      	ldrh	r2, [r7, #8]
 80055a8:	8979      	ldrh	r1, [r7, #10]
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	9301      	str	r3, [sp, #4]
 80055ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	4603      	mov	r3, r0
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 f9ed 	bl	8005994 <I2C_RequestMemoryWrite>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e0a9      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2bff      	cmp	r3, #255	; 0xff
 80055d4:	d90e      	bls.n	80055f4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	22ff      	movs	r2, #255	; 0xff
 80055da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	8979      	ldrh	r1, [r7, #10]
 80055e4:	2300      	movs	r3, #0
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 fc45 	bl	8005e7c <I2C_TransferConfig>
 80055f2:	e00f      	b.n	8005614 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005602:	b2da      	uxtb	r2, r3
 8005604:	8979      	ldrh	r1, [r7, #10]
 8005606:	2300      	movs	r3, #0
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800560e:	68f8      	ldr	r0, [r7, #12]
 8005610:	f000 fc34 	bl	8005e7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 fac7 	bl	8005bac <I2C_WaitOnTXISFlagUntilTimeout>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e07b      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562c:	781a      	ldrb	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	1c5a      	adds	r2, r3, #1
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005642:	b29b      	uxth	r3, r3
 8005644:	3b01      	subs	r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005650:	3b01      	subs	r3, #1
 8005652:	b29a      	uxth	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d034      	beq.n	80056cc <HAL_I2C_Mem_Write+0x1c8>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005666:	2b00      	cmp	r3, #0
 8005668:	d130      	bne.n	80056cc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005670:	2200      	movs	r2, #0
 8005672:	2180      	movs	r1, #128	; 0x80
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f000 fa59 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e04d      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005688:	b29b      	uxth	r3, r3
 800568a:	2bff      	cmp	r3, #255	; 0xff
 800568c:	d90e      	bls.n	80056ac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	22ff      	movs	r2, #255	; 0xff
 8005692:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005698:	b2da      	uxtb	r2, r3
 800569a:	8979      	ldrh	r1, [r7, #10]
 800569c:	2300      	movs	r3, #0
 800569e:	9300      	str	r3, [sp, #0]
 80056a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 fbe9 	bl	8005e7c <I2C_TransferConfig>
 80056aa:	e00f      	b.n	80056cc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	8979      	ldrh	r1, [r7, #10]
 80056be:	2300      	movs	r3, #0
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 fbd8 	bl	8005e7c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d19e      	bne.n	8005614 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f000 faa6 	bl	8005c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e01a      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2220      	movs	r2, #32
 80056f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6859      	ldr	r1, [r3, #4]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	4b0a      	ldr	r3, [pc, #40]	; (8005728 <HAL_I2C_Mem_Write+0x224>)
 80056fe:	400b      	ands	r3, r1
 8005700:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2220      	movs	r2, #32
 8005706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800571a:	2300      	movs	r3, #0
 800571c:	e000      	b.n	8005720 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800571e:	2302      	movs	r3, #2
  }
}
 8005720:	4618      	mov	r0, r3
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	fe00e800 	.word	0xfe00e800

0800572c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b088      	sub	sp, #32
 8005730:	af02      	add	r7, sp, #8
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	4608      	mov	r0, r1
 8005736:	4611      	mov	r1, r2
 8005738:	461a      	mov	r2, r3
 800573a:	4603      	mov	r3, r0
 800573c:	817b      	strh	r3, [r7, #10]
 800573e:	460b      	mov	r3, r1
 8005740:	813b      	strh	r3, [r7, #8]
 8005742:	4613      	mov	r3, r2
 8005744:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b20      	cmp	r3, #32
 8005750:	f040 80fd 	bne.w	800594e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005754:	6a3b      	ldr	r3, [r7, #32]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d002      	beq.n	8005760 <HAL_I2C_Mem_Read+0x34>
 800575a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800575c:	2b00      	cmp	r3, #0
 800575e:	d105      	bne.n	800576c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005766:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e0f1      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005772:	2b01      	cmp	r3, #1
 8005774:	d101      	bne.n	800577a <HAL_I2C_Mem_Read+0x4e>
 8005776:	2302      	movs	r3, #2
 8005778:	e0ea      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005782:	f7fd fb63 	bl	8002e4c <HAL_GetTick>
 8005786:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	2319      	movs	r3, #25
 800578e:	2201      	movs	r2, #1
 8005790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 f9c9 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e0d5      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2222      	movs	r2, #34	; 0x22
 80057a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2240      	movs	r2, #64	; 0x40
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6a3a      	ldr	r2, [r7, #32]
 80057be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80057c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057cc:	88f8      	ldrh	r0, [r7, #6]
 80057ce:	893a      	ldrh	r2, [r7, #8]
 80057d0:	8979      	ldrh	r1, [r7, #10]
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	9301      	str	r3, [sp, #4]
 80057d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	4603      	mov	r3, r0
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 f92d 	bl	8005a3c <I2C_RequestMemoryRead>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d005      	beq.n	80057f4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e0ad      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2bff      	cmp	r3, #255	; 0xff
 80057fc:	d90e      	bls.n	800581c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	22ff      	movs	r2, #255	; 0xff
 8005802:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005808:	b2da      	uxtb	r2, r3
 800580a:	8979      	ldrh	r1, [r7, #10]
 800580c:	4b52      	ldr	r3, [pc, #328]	; (8005958 <HAL_I2C_Mem_Read+0x22c>)
 800580e:	9300      	str	r3, [sp, #0]
 8005810:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 fb31 	bl	8005e7c <I2C_TransferConfig>
 800581a:	e00f      	b.n	800583c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800582a:	b2da      	uxtb	r2, r3
 800582c:	8979      	ldrh	r1, [r7, #10]
 800582e:	4b4a      	ldr	r3, [pc, #296]	; (8005958 <HAL_I2C_Mem_Read+0x22c>)
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 fb20 	bl	8005e7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	9300      	str	r3, [sp, #0]
 8005840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005842:	2200      	movs	r2, #0
 8005844:	2104      	movs	r1, #4
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 f970 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d001      	beq.n	8005856 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e07c      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005872:	3b01      	subs	r3, #1
 8005874:	b29a      	uxth	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587e:	b29b      	uxth	r3, r3
 8005880:	3b01      	subs	r3, #1
 8005882:	b29a      	uxth	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d034      	beq.n	80058fc <HAL_I2C_Mem_Read+0x1d0>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005896:	2b00      	cmp	r3, #0
 8005898:	d130      	bne.n	80058fc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	9300      	str	r3, [sp, #0]
 800589e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a0:	2200      	movs	r2, #0
 80058a2:	2180      	movs	r1, #128	; 0x80
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f000 f941 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e04d      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2bff      	cmp	r3, #255	; 0xff
 80058bc:	d90e      	bls.n	80058dc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	22ff      	movs	r2, #255	; 0xff
 80058c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c8:	b2da      	uxtb	r2, r3
 80058ca:	8979      	ldrh	r1, [r7, #10]
 80058cc:	2300      	movs	r3, #0
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 fad1 	bl	8005e7c <I2C_TransferConfig>
 80058da:	e00f      	b.n	80058fc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ea:	b2da      	uxtb	r2, r3
 80058ec:	8979      	ldrh	r1, [r7, #10]
 80058ee:	2300      	movs	r3, #0
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f000 fac0 	bl	8005e7c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d19a      	bne.n	800583c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f000 f98e 	bl	8005c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e01a      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2220      	movs	r2, #32
 8005920:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6859      	ldr	r1, [r3, #4]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	4b0b      	ldr	r3, [pc, #44]	; (800595c <HAL_I2C_Mem_Read+0x230>)
 800592e:	400b      	ands	r3, r1
 8005930:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2220      	movs	r2, #32
 8005936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	e000      	b.n	8005950 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800594e:	2302      	movs	r3, #2
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	80002400 	.word	0x80002400
 800595c:	fe00e800 	.word	0xfe00e800

08005960 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800596e:	b2db      	uxtb	r3, r3
}
 8005970:	4618      	mov	r0, r3
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8005988:	4618      	mov	r0, r3
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af02      	add	r7, sp, #8
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	4608      	mov	r0, r1
 800599e:	4611      	mov	r1, r2
 80059a0:	461a      	mov	r2, r3
 80059a2:	4603      	mov	r3, r0
 80059a4:	817b      	strh	r3, [r7, #10]
 80059a6:	460b      	mov	r3, r1
 80059a8:	813b      	strh	r3, [r7, #8]
 80059aa:	4613      	mov	r3, r2
 80059ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80059ae:	88fb      	ldrh	r3, [r7, #6]
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	8979      	ldrh	r1, [r7, #10]
 80059b4:	4b20      	ldr	r3, [pc, #128]	; (8005a38 <I2C_RequestMemoryWrite+0xa4>)
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f000 fa5d 	bl	8005e7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	69b9      	ldr	r1, [r7, #24]
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 f8f0 	bl	8005bac <I2C_WaitOnTXISFlagUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e02c      	b.n	8005a30 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059d6:	88fb      	ldrh	r3, [r7, #6]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d105      	bne.n	80059e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059dc:	893b      	ldrh	r3, [r7, #8]
 80059de:	b2da      	uxtb	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	629a      	str	r2, [r3, #40]	; 0x28
 80059e6:	e015      	b.n	8005a14 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059e8:	893b      	ldrh	r3, [r7, #8]
 80059ea:	0a1b      	lsrs	r3, r3, #8
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f6:	69fa      	ldr	r2, [r7, #28]
 80059f8:	69b9      	ldr	r1, [r7, #24]
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 f8d6 	bl	8005bac <I2C_WaitOnTXISFlagUntilTimeout>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e012      	b.n	8005a30 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a0a:	893b      	ldrh	r3, [r7, #8]
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	2180      	movs	r1, #128	; 0x80
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 f884 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e000      	b.n	8005a30 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	80002000 	.word	0x80002000

08005a3c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af02      	add	r7, sp, #8
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	4608      	mov	r0, r1
 8005a46:	4611      	mov	r1, r2
 8005a48:	461a      	mov	r2, r3
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	817b      	strh	r3, [r7, #10]
 8005a4e:	460b      	mov	r3, r1
 8005a50:	813b      	strh	r3, [r7, #8]
 8005a52:	4613      	mov	r3, r2
 8005a54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005a56:	88fb      	ldrh	r3, [r7, #6]
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	8979      	ldrh	r1, [r7, #10]
 8005a5c:	4b20      	ldr	r3, [pc, #128]	; (8005ae0 <I2C_RequestMemoryRead+0xa4>)
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	2300      	movs	r3, #0
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 fa0a 	bl	8005e7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	69b9      	ldr	r1, [r7, #24]
 8005a6c:	68f8      	ldr	r0, [r7, #12]
 8005a6e:	f000 f89d 	bl	8005bac <I2C_WaitOnTXISFlagUntilTimeout>
 8005a72:	4603      	mov	r3, r0
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d001      	beq.n	8005a7c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e02c      	b.n	8005ad6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a7c:	88fb      	ldrh	r3, [r7, #6]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d105      	bne.n	8005a8e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a82:	893b      	ldrh	r3, [r7, #8]
 8005a84:	b2da      	uxtb	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	629a      	str	r2, [r3, #40]	; 0x28
 8005a8c:	e015      	b.n	8005aba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005a8e:	893b      	ldrh	r3, [r7, #8]
 8005a90:	0a1b      	lsrs	r3, r3, #8
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	b2da      	uxtb	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a9c:	69fa      	ldr	r2, [r7, #28]
 8005a9e:	69b9      	ldr	r1, [r7, #24]
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 f883 	bl	8005bac <I2C_WaitOnTXISFlagUntilTimeout>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e012      	b.n	8005ad6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ab0:	893b      	ldrh	r3, [r7, #8]
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	2140      	movs	r1, #64	; 0x40
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 f831 	bl	8005b2c <I2C_WaitOnFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e000      	b.n	8005ad6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	80002000 	.word	0x80002000

08005ae4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	f003 0302 	and.w	r3, r3, #2
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d103      	bne.n	8005b02 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2200      	movs	r2, #0
 8005b00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	f003 0301 	and.w	r3, r3, #1
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d007      	beq.n	8005b20 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	699a      	ldr	r2, [r3, #24]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	619a      	str	r2, [r3, #24]
  }
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	603b      	str	r3, [r7, #0]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b3c:	e022      	b.n	8005b84 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b44:	d01e      	beq.n	8005b84 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b46:	f7fd f981 	bl	8002e4c <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d302      	bcc.n	8005b5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d113      	bne.n	8005b84 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b60:	f043 0220 	orr.w	r2, r3, #32
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e00f      	b.n	8005ba4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699a      	ldr	r2, [r3, #24]
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	bf0c      	ite	eq
 8005b94:	2301      	moveq	r3, #1
 8005b96:	2300      	movne	r3, #0
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	79fb      	ldrb	r3, [r7, #7]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d0cd      	beq.n	8005b3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005bb8:	e02c      	b.n	8005c14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	68b9      	ldr	r1, [r7, #8]
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 f870 	bl	8005ca4 <I2C_IsErrorOccurred>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e02a      	b.n	8005c24 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bd4:	d01e      	beq.n	8005c14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd6:	f7fd f939 	bl	8002e4c <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d302      	bcc.n	8005bec <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d113      	bne.n	8005c14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf0:	f043 0220 	orr.w	r2, r3, #32
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e007      	b.n	8005c24 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d1cb      	bne.n	8005bba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c38:	e028      	b.n	8005c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	68b9      	ldr	r1, [r7, #8]
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f000 f830 	bl	8005ca4 <I2C_IsErrorOccurred>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d001      	beq.n	8005c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e026      	b.n	8005c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c4e:	f7fd f8fd 	bl	8002e4c <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d302      	bcc.n	8005c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d113      	bne.n	8005c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c68:	f043 0220 	orr.w	r2, r3, #32
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e007      	b.n	8005c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b20      	cmp	r3, #32
 8005c98:	d1cf      	bne.n	8005c3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b08a      	sub	sp, #40	; 0x28
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d075      	beq.n	8005dbc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2210      	movs	r2, #16
 8005cd6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005cd8:	e056      	b.n	8005d88 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ce0:	d052      	beq.n	8005d88 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ce2:	f7fd f8b3 	bl	8002e4c <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d302      	bcc.n	8005cf8 <I2C_IsErrorOccurred+0x54>
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d147      	bne.n	8005d88 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d02:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d0a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d1a:	d12e      	bne.n	8005d7a <I2C_IsErrorOccurred+0xd6>
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d22:	d02a      	beq.n	8005d7a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005d24:	7cfb      	ldrb	r3, [r7, #19]
 8005d26:	2b20      	cmp	r3, #32
 8005d28:	d027      	beq.n	8005d7a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d38:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005d3a:	f7fd f887 	bl	8002e4c <HAL_GetTick>
 8005d3e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d40:	e01b      	b.n	8005d7a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005d42:	f7fd f883 	bl	8002e4c <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	2b19      	cmp	r3, #25
 8005d4e:	d914      	bls.n	8005d7a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d54:	f043 0220 	orr.w	r2, r3, #32
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	f003 0320 	and.w	r3, r3, #32
 8005d84:	2b20      	cmp	r3, #32
 8005d86:	d1dc      	bne.n	8005d42 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f003 0320 	and.w	r3, r3, #32
 8005d92:	2b20      	cmp	r3, #32
 8005d94:	d003      	beq.n	8005d9e <I2C_IsErrorOccurred+0xfa>
 8005d96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d09d      	beq.n	8005cda <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005d9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d103      	bne.n	8005dae <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2220      	movs	r2, #32
 8005dac:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005dae:	6a3b      	ldr	r3, [r7, #32]
 8005db0:	f043 0304 	orr.w	r3, r3, #4
 8005db4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	f043 0301 	orr.w	r3, r3, #1
 8005dd4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005dde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d00b      	beq.n	8005e08 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005df0:	6a3b      	ldr	r3, [r7, #32]
 8005df2:	f043 0308 	orr.w	r3, r3, #8
 8005df6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00b      	beq.n	8005e2a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	f043 0302 	orr.w	r3, r3, #2
 8005e18:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e22:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005e2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d01c      	beq.n	8005e6c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f7ff fe56 	bl	8005ae4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6859      	ldr	r1, [r3, #4]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b0d      	ldr	r3, [pc, #52]	; (8005e78 <I2C_IsErrorOccurred+0x1d4>)
 8005e44:	400b      	ands	r3, r1
 8005e46:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e4c:	6a3b      	ldr	r3, [r7, #32]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3728      	adds	r7, #40	; 0x28
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	fe00e800 	.word	0xfe00e800

08005e7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	607b      	str	r3, [r7, #4]
 8005e86:	460b      	mov	r3, r1
 8005e88:	817b      	strh	r3, [r7, #10]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e8e:	897b      	ldrh	r3, [r7, #10]
 8005e90:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e94:	7a7b      	ldrb	r3, [r7, #9]
 8005e96:	041b      	lsls	r3, r3, #16
 8005e98:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e9c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ea2:	6a3b      	ldr	r3, [r7, #32]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005eaa:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	0d5b      	lsrs	r3, r3, #21
 8005eb6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005eba:	4b08      	ldr	r3, [pc, #32]	; (8005edc <I2C_TransferConfig+0x60>)
 8005ebc:	430b      	orrs	r3, r1
 8005ebe:	43db      	mvns	r3, r3
 8005ec0:	ea02 0103 	and.w	r1, r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005ece:	bf00      	nop
 8005ed0:	371c      	adds	r7, #28
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	03ff63ff 	.word	0x03ff63ff

08005ee0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	d138      	bne.n	8005f68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d101      	bne.n	8005f04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005f00:	2302      	movs	r3, #2
 8005f02:	e032      	b.n	8005f6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2224      	movs	r2, #36	; 0x24
 8005f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0201 	bic.w	r2, r2, #1
 8005f22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	6819      	ldr	r1, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	430a      	orrs	r2, r1
 8005f42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f042 0201 	orr.w	r2, r2, #1
 8005f52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2220      	movs	r2, #32
 8005f58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	e000      	b.n	8005f6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f68:	2302      	movs	r3, #2
  }
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b20      	cmp	r3, #32
 8005f8a:	d139      	bne.n	8006000 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d101      	bne.n	8005f9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005f96:	2302      	movs	r3, #2
 8005f98:	e033      	b.n	8006002 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2224      	movs	r2, #36	; 0x24
 8005fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0201 	bic.w	r2, r2, #1
 8005fb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005fc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	021b      	lsls	r3, r3, #8
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f042 0201 	orr.w	r2, r2, #1
 8005fea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2220      	movs	r2, #32
 8005ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	e000      	b.n	8006002 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006000:	2302      	movs	r3, #2
  }
}
 8006002:	4618      	mov	r0, r3
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
	...

08006010 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006018:	4b29      	ldr	r3, [pc, #164]	; (80060c0 <HAL_PWREx_ConfigSupply+0xb0>)
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f003 0307 	and.w	r3, r3, #7
 8006020:	2b06      	cmp	r3, #6
 8006022:	d00a      	beq.n	800603a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006024:	4b26      	ldr	r3, [pc, #152]	; (80060c0 <HAL_PWREx_ConfigSupply+0xb0>)
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	429a      	cmp	r2, r3
 8006030:	d001      	beq.n	8006036 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e03f      	b.n	80060b6 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006036:	2300      	movs	r3, #0
 8006038:	e03d      	b.n	80060b6 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800603a:	4b21      	ldr	r3, [pc, #132]	; (80060c0 <HAL_PWREx_ConfigSupply+0xb0>)
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8006042:	491f      	ldr	r1, [pc, #124]	; (80060c0 <HAL_PWREx_ConfigSupply+0xb0>)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4313      	orrs	r3, r2
 8006048:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800604a:	f7fc feff 	bl	8002e4c <HAL_GetTick>
 800604e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006050:	e009      	b.n	8006066 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006052:	f7fc fefb 	bl	8002e4c <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006060:	d901      	bls.n	8006066 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e027      	b.n	80060b6 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006066:	4b16      	ldr	r3, [pc, #88]	; (80060c0 <HAL_PWREx_ConfigSupply+0xb0>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800606e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006072:	d1ee      	bne.n	8006052 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b1e      	cmp	r3, #30
 8006078:	d008      	beq.n	800608c <HAL_PWREx_ConfigSupply+0x7c>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2b2e      	cmp	r3, #46	; 0x2e
 800607e:	d005      	beq.n	800608c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b1d      	cmp	r3, #29
 8006084:	d002      	beq.n	800608c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b2d      	cmp	r3, #45	; 0x2d
 800608a:	d113      	bne.n	80060b4 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800608c:	f7fc fede 	bl	8002e4c <HAL_GetTick>
 8006090:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006092:	e009      	b.n	80060a8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006094:	f7fc feda 	bl	8002e4c <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060a2:	d901      	bls.n	80060a8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e006      	b.n	80060b6 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80060a8:	4b05      	ldr	r3, [pc, #20]	; (80060c0 <HAL_PWREx_ConfigSupply+0xb0>)
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	f003 0311 	and.w	r3, r3, #17
 80060b0:	2b11      	cmp	r3, #17
 80060b2:	d1ef      	bne.n	8006094 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	58024800 	.word	0x58024800

080060c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08c      	sub	sp, #48	; 0x30
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e397      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 8087 	beq.w	80061f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060e4:	4b9e      	ldr	r3, [pc, #632]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80060ee:	4b9c      	ldr	r3, [pc, #624]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80060f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80060f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f6:	2b10      	cmp	r3, #16
 80060f8:	d007      	beq.n	800610a <HAL_RCC_OscConfig+0x46>
 80060fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060fc:	2b18      	cmp	r3, #24
 80060fe:	d110      	bne.n	8006122 <HAL_RCC_OscConfig+0x5e>
 8006100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006102:	f003 0303 	and.w	r3, r3, #3
 8006106:	2b02      	cmp	r3, #2
 8006108:	d10b      	bne.n	8006122 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800610a:	4b95      	ldr	r3, [pc, #596]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d06c      	beq.n	80061f0 <HAL_RCC_OscConfig+0x12c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d168      	bne.n	80061f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e371      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800612a:	d106      	bne.n	800613a <HAL_RCC_OscConfig+0x76>
 800612c:	4b8c      	ldr	r3, [pc, #560]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a8b      	ldr	r2, [pc, #556]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006136:	6013      	str	r3, [r2, #0]
 8006138:	e02e      	b.n	8006198 <HAL_RCC_OscConfig+0xd4>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10c      	bne.n	800615c <HAL_RCC_OscConfig+0x98>
 8006142:	4b87      	ldr	r3, [pc, #540]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a86      	ldr	r2, [pc, #536]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006148:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	4b84      	ldr	r3, [pc, #528]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a83      	ldr	r2, [pc, #524]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006154:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006158:	6013      	str	r3, [r2, #0]
 800615a:	e01d      	b.n	8006198 <HAL_RCC_OscConfig+0xd4>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006164:	d10c      	bne.n	8006180 <HAL_RCC_OscConfig+0xbc>
 8006166:	4b7e      	ldr	r3, [pc, #504]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a7d      	ldr	r2, [pc, #500]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800616c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006170:	6013      	str	r3, [r2, #0]
 8006172:	4b7b      	ldr	r3, [pc, #492]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a7a      	ldr	r2, [pc, #488]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	e00b      	b.n	8006198 <HAL_RCC_OscConfig+0xd4>
 8006180:	4b77      	ldr	r3, [pc, #476]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a76      	ldr	r2, [pc, #472]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	4b74      	ldr	r3, [pc, #464]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a73      	ldr	r2, [pc, #460]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006196:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d013      	beq.n	80061c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061a0:	f7fc fe54 	bl	8002e4c <HAL_GetTick>
 80061a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80061a6:	e008      	b.n	80061ba <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061a8:	f7fc fe50 	bl	8002e4c <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b64      	cmp	r3, #100	; 0x64
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e325      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80061ba:	4b69      	ldr	r3, [pc, #420]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d0f0      	beq.n	80061a8 <HAL_RCC_OscConfig+0xe4>
 80061c6:	e014      	b.n	80061f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061c8:	f7fc fe40 	bl	8002e4c <HAL_GetTick>
 80061cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80061ce:	e008      	b.n	80061e2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061d0:	f7fc fe3c 	bl	8002e4c <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b64      	cmp	r3, #100	; 0x64
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e311      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80061e2:	4b5f      	ldr	r3, [pc, #380]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1f0      	bne.n	80061d0 <HAL_RCC_OscConfig+0x10c>
 80061ee:	e000      	b.n	80061f2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 808a 	beq.w	8006314 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006200:	4b57      	ldr	r3, [pc, #348]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006208:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800620a:	4b55      	ldr	r3, [pc, #340]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800620c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d007      	beq.n	8006226 <HAL_RCC_OscConfig+0x162>
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	2b18      	cmp	r3, #24
 800621a:	d137      	bne.n	800628c <HAL_RCC_OscConfig+0x1c8>
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	f003 0303 	and.w	r3, r3, #3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d132      	bne.n	800628c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006226:	4b4e      	ldr	r3, [pc, #312]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d005      	beq.n	800623e <HAL_RCC_OscConfig+0x17a>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e2e3      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800623e:	4b48      	ldr	r3, [pc, #288]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f023 0219 	bic.w	r2, r3, #25
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	4945      	ldr	r1, [pc, #276]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800624c:	4313      	orrs	r3, r2
 800624e:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006250:	f7fc fdfc 	bl	8002e4c <HAL_GetTick>
 8006254:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006256:	e008      	b.n	800626a <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006258:	f7fc fdf8 	bl	8002e4c <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	2b02      	cmp	r3, #2
 8006264:	d901      	bls.n	800626a <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e2cd      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800626a:	4b3d      	ldr	r3, [pc, #244]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0304 	and.w	r3, r3, #4
 8006272:	2b00      	cmp	r3, #0
 8006274:	d0f0      	beq.n	8006258 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006276:	4b3a      	ldr	r3, [pc, #232]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	061b      	lsls	r3, r3, #24
 8006284:	4936      	ldr	r1, [pc, #216]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006286:	4313      	orrs	r3, r2
 8006288:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800628a:	e043      	b.n	8006314 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d026      	beq.n	80062e2 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006294:	4b32      	ldr	r3, [pc, #200]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f023 0219 	bic.w	r2, r3, #25
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	492f      	ldr	r1, [pc, #188]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a6:	f7fc fdd1 	bl	8002e4c <HAL_GetTick>
 80062aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062ac:	e008      	b.n	80062c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062ae:	f7fc fdcd 	bl	8002e4c <HAL_GetTick>
 80062b2:	4602      	mov	r2, r0
 80062b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d901      	bls.n	80062c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e2a2      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062c0:	4b27      	ldr	r3, [pc, #156]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0304 	and.w	r3, r3, #4
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0f0      	beq.n	80062ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062cc:	4b24      	ldr	r3, [pc, #144]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	061b      	lsls	r3, r3, #24
 80062da:	4921      	ldr	r1, [pc, #132]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	604b      	str	r3, [r1, #4]
 80062e0:	e018      	b.n	8006314 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062e2:	4b1f      	ldr	r3, [pc, #124]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a1e      	ldr	r2, [pc, #120]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 80062e8:	f023 0301 	bic.w	r3, r3, #1
 80062ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ee:	f7fc fdad 	bl	8002e4c <HAL_GetTick>
 80062f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80062f4:	e008      	b.n	8006308 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062f6:	f7fc fda9 	bl	8002e4c <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	2b02      	cmp	r3, #2
 8006302:	d901      	bls.n	8006308 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e27e      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006308:	4b15      	ldr	r3, [pc, #84]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0304 	and.w	r3, r3, #4
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1f0      	bne.n	80062f6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0310 	and.w	r3, r3, #16
 800631c:	2b00      	cmp	r3, #0
 800631e:	d06d      	beq.n	80063fc <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006320:	4b0f      	ldr	r3, [pc, #60]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006322:	691b      	ldr	r3, [r3, #16]
 8006324:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006328:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800632a:	4b0d      	ldr	r3, [pc, #52]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 800632c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800632e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	2b08      	cmp	r3, #8
 8006334:	d007      	beq.n	8006346 <HAL_RCC_OscConfig+0x282>
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b18      	cmp	r3, #24
 800633a:	d11e      	bne.n	800637a <HAL_RCC_OscConfig+0x2b6>
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f003 0303 	and.w	r3, r3, #3
 8006342:	2b01      	cmp	r3, #1
 8006344:	d119      	bne.n	800637a <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006346:	4b06      	ldr	r3, [pc, #24]	; (8006360 <HAL_RCC_OscConfig+0x29c>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800634e:	2b00      	cmp	r3, #0
 8006350:	d008      	beq.n	8006364 <HAL_RCC_OscConfig+0x2a0>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	2b80      	cmp	r3, #128	; 0x80
 8006358:	d004      	beq.n	8006364 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e253      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
 800635e:	bf00      	nop
 8006360:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006364:	4ba3      	ldr	r3, [pc, #652]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a1b      	ldr	r3, [r3, #32]
 8006370:	061b      	lsls	r3, r3, #24
 8006372:	49a0      	ldr	r1, [pc, #640]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006374:	4313      	orrs	r3, r2
 8006376:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006378:	e040      	b.n	80063fc <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d023      	beq.n	80063ca <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006382:	4b9c      	ldr	r3, [pc, #624]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a9b      	ldr	r2, [pc, #620]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800638c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638e:	f7fc fd5d 	bl	8002e4c <HAL_GetTick>
 8006392:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006394:	e008      	b.n	80063a8 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006396:	f7fc fd59 	bl	8002e4c <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d901      	bls.n	80063a8 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e22e      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80063a8:	4b92      	ldr	r3, [pc, #584]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f0      	beq.n	8006396 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80063b4:	4b8f      	ldr	r3, [pc, #572]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	061b      	lsls	r3, r3, #24
 80063c2:	498c      	ldr	r1, [pc, #560]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60cb      	str	r3, [r1, #12]
 80063c8:	e018      	b.n	80063fc <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80063ca:	4b8a      	ldr	r3, [pc, #552]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a89      	ldr	r2, [pc, #548]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80063d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d6:	f7fc fd39 	bl	8002e4c <HAL_GetTick>
 80063da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80063dc:	e008      	b.n	80063f0 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80063de:	f7fc fd35 	bl	8002e4c <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d901      	bls.n	80063f0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e20a      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80063f0:	4b80      	ldr	r3, [pc, #512]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1f0      	bne.n	80063de <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0308 	and.w	r3, r3, #8
 8006404:	2b00      	cmp	r3, #0
 8006406:	d036      	beq.n	8006476 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d019      	beq.n	8006444 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006410:	4b78      	ldr	r3, [pc, #480]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006414:	4a77      	ldr	r2, [pc, #476]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006416:	f043 0301 	orr.w	r3, r3, #1
 800641a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800641c:	f7fc fd16 	bl	8002e4c <HAL_GetTick>
 8006420:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006422:	e008      	b.n	8006436 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006424:	f7fc fd12 	bl	8002e4c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e1e7      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006436:	4b6f      	ldr	r3, [pc, #444]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0f0      	beq.n	8006424 <HAL_RCC_OscConfig+0x360>
 8006442:	e018      	b.n	8006476 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006444:	4b6b      	ldr	r3, [pc, #428]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006448:	4a6a      	ldr	r2, [pc, #424]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800644a:	f023 0301 	bic.w	r3, r3, #1
 800644e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006450:	f7fc fcfc 	bl	8002e4c <HAL_GetTick>
 8006454:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006456:	e008      	b.n	800646a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006458:	f7fc fcf8 	bl	8002e4c <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	2b02      	cmp	r3, #2
 8006464:	d901      	bls.n	800646a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e1cd      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800646a:	4b62      	ldr	r3, [pc, #392]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800646c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1f0      	bne.n	8006458 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0320 	and.w	r3, r3, #32
 800647e:	2b00      	cmp	r3, #0
 8006480:	d036      	beq.n	80064f0 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d019      	beq.n	80064be <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800648a:	4b5a      	ldr	r3, [pc, #360]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a59      	ldr	r2, [pc, #356]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006490:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006494:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006496:	f7fc fcd9 	bl	8002e4c <HAL_GetTick>
 800649a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800649c:	e008      	b.n	80064b0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800649e:	f7fc fcd5 	bl	8002e4c <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d901      	bls.n	80064b0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e1aa      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064b0:	4b50      	ldr	r3, [pc, #320]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d0f0      	beq.n	800649e <HAL_RCC_OscConfig+0x3da>
 80064bc:	e018      	b.n	80064f0 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064be:	4b4d      	ldr	r3, [pc, #308]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a4c      	ldr	r2, [pc, #304]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80064c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80064ca:	f7fc fcbf 	bl	8002e4c <HAL_GetTick>
 80064ce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064d0:	e008      	b.n	80064e4 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80064d2:	f7fc fcbb 	bl	8002e4c <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d901      	bls.n	80064e4 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	e190      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064e4:	4b43      	ldr	r3, [pc, #268]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1f0      	bne.n	80064d2 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 8085 	beq.w	8006608 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80064fe:	4b3e      	ldr	r3, [pc, #248]	; (80065f8 <HAL_RCC_OscConfig+0x534>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a3d      	ldr	r2, [pc, #244]	; (80065f8 <HAL_RCC_OscConfig+0x534>)
 8006504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006508:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800650a:	f7fc fc9f 	bl	8002e4c <HAL_GetTick>
 800650e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006510:	e008      	b.n	8006524 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006512:	f7fc fc9b 	bl	8002e4c <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	2b64      	cmp	r3, #100	; 0x64
 800651e:	d901      	bls.n	8006524 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e170      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006524:	4b34      	ldr	r3, [pc, #208]	; (80065f8 <HAL_RCC_OscConfig+0x534>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800652c:	2b00      	cmp	r3, #0
 800652e:	d0f0      	beq.n	8006512 <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d106      	bne.n	8006546 <HAL_RCC_OscConfig+0x482>
 8006538:	4b2e      	ldr	r3, [pc, #184]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800653a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653c:	4a2d      	ldr	r2, [pc, #180]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800653e:	f043 0301 	orr.w	r3, r3, #1
 8006542:	6713      	str	r3, [r2, #112]	; 0x70
 8006544:	e02d      	b.n	80065a2 <HAL_RCC_OscConfig+0x4de>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10c      	bne.n	8006568 <HAL_RCC_OscConfig+0x4a4>
 800654e:	4b29      	ldr	r3, [pc, #164]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006552:	4a28      	ldr	r2, [pc, #160]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006554:	f023 0301 	bic.w	r3, r3, #1
 8006558:	6713      	str	r3, [r2, #112]	; 0x70
 800655a:	4b26      	ldr	r3, [pc, #152]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800655c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800655e:	4a25      	ldr	r2, [pc, #148]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006560:	f023 0304 	bic.w	r3, r3, #4
 8006564:	6713      	str	r3, [r2, #112]	; 0x70
 8006566:	e01c      	b.n	80065a2 <HAL_RCC_OscConfig+0x4de>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	2b05      	cmp	r3, #5
 800656e:	d10c      	bne.n	800658a <HAL_RCC_OscConfig+0x4c6>
 8006570:	4b20      	ldr	r3, [pc, #128]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006574:	4a1f      	ldr	r2, [pc, #124]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006576:	f043 0304 	orr.w	r3, r3, #4
 800657a:	6713      	str	r3, [r2, #112]	; 0x70
 800657c:	4b1d      	ldr	r3, [pc, #116]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800657e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006580:	4a1c      	ldr	r2, [pc, #112]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006582:	f043 0301 	orr.w	r3, r3, #1
 8006586:	6713      	str	r3, [r2, #112]	; 0x70
 8006588:	e00b      	b.n	80065a2 <HAL_RCC_OscConfig+0x4de>
 800658a:	4b1a      	ldr	r3, [pc, #104]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800658c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800658e:	4a19      	ldr	r2, [pc, #100]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006590:	f023 0301 	bic.w	r3, r3, #1
 8006594:	6713      	str	r3, [r2, #112]	; 0x70
 8006596:	4b17      	ldr	r3, [pc, #92]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 8006598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800659a:	4a16      	ldr	r2, [pc, #88]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 800659c:	f023 0304 	bic.w	r3, r3, #4
 80065a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d015      	beq.n	80065d6 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065aa:	f7fc fc4f 	bl	8002e4c <HAL_GetTick>
 80065ae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065b0:	e00a      	b.n	80065c8 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065b2:	f7fc fc4b 	bl	8002e4c <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d901      	bls.n	80065c8 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	e11e      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065c8:	4b0a      	ldr	r3, [pc, #40]	; (80065f4 <HAL_RCC_OscConfig+0x530>)
 80065ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065cc:	f003 0302 	and.w	r3, r3, #2
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d0ee      	beq.n	80065b2 <HAL_RCC_OscConfig+0x4ee>
 80065d4:	e018      	b.n	8006608 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065d6:	f7fc fc39 	bl	8002e4c <HAL_GetTick>
 80065da:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80065dc:	e00e      	b.n	80065fc <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065de:	f7fc fc35 	bl	8002e4c <HAL_GetTick>
 80065e2:	4602      	mov	r2, r0
 80065e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d905      	bls.n	80065fc <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80065f0:	2303      	movs	r3, #3
 80065f2:	e108      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
 80065f4:	58024400 	.word	0x58024400
 80065f8:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80065fc:	4b84      	ldr	r3, [pc, #528]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80065fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006600:	f003 0302 	and.w	r3, r3, #2
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1ea      	bne.n	80065de <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 80f9 	beq.w	8006804 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006612:	4b7f      	ldr	r3, [pc, #508]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800661a:	2b18      	cmp	r3, #24
 800661c:	f000 80b4 	beq.w	8006788 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006624:	2b02      	cmp	r3, #2
 8006626:	f040 8095 	bne.w	8006754 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800662a:	4b79      	ldr	r3, [pc, #484]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a78      	ldr	r2, [pc, #480]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006630:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006634:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006636:	f7fc fc09 	bl	8002e4c <HAL_GetTick>
 800663a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800663c:	e008      	b.n	8006650 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800663e:	f7fc fc05 	bl	8002e4c <HAL_GetTick>
 8006642:	4602      	mov	r2, r0
 8006644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	2b02      	cmp	r3, #2
 800664a:	d901      	bls.n	8006650 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e0da      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006650:	4b6f      	ldr	r3, [pc, #444]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1f0      	bne.n	800663e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800665c:	4b6c      	ldr	r3, [pc, #432]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800665e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006660:	4b6c      	ldr	r3, [pc, #432]	; (8006814 <HAL_RCC_OscConfig+0x750>)
 8006662:	4013      	ands	r3, r2
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800666c:	0112      	lsls	r2, r2, #4
 800666e:	430a      	orrs	r2, r1
 8006670:	4967      	ldr	r1, [pc, #412]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006672:	4313      	orrs	r3, r2
 8006674:	628b      	str	r3, [r1, #40]	; 0x28
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667a:	3b01      	subs	r3, #1
 800667c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006684:	3b01      	subs	r3, #1
 8006686:	025b      	lsls	r3, r3, #9
 8006688:	b29b      	uxth	r3, r3
 800668a:	431a      	orrs	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006690:	3b01      	subs	r3, #1
 8006692:	041b      	lsls	r3, r3, #16
 8006694:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006698:	431a      	orrs	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800669e:	3b01      	subs	r3, #1
 80066a0:	061b      	lsls	r3, r3, #24
 80066a2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80066a6:	495a      	ldr	r1, [pc, #360]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066a8:	4313      	orrs	r3, r2
 80066aa:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80066ac:	4b58      	ldr	r3, [pc, #352]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b0:	4a57      	ldr	r2, [pc, #348]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066b2:	f023 0301 	bic.w	r3, r3, #1
 80066b6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80066b8:	4b55      	ldr	r3, [pc, #340]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066bc:	4b56      	ldr	r3, [pc, #344]	; (8006818 <HAL_RCC_OscConfig+0x754>)
 80066be:	4013      	ands	r3, r2
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80066c4:	00d2      	lsls	r2, r2, #3
 80066c6:	4952      	ldr	r1, [pc, #328]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80066cc:	4b50      	ldr	r3, [pc, #320]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d0:	f023 020c 	bic.w	r2, r3, #12
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d8:	494d      	ldr	r1, [pc, #308]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80066de:	4b4c      	ldr	r3, [pc, #304]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e2:	f023 0202 	bic.w	r2, r3, #2
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ea:	4949      	ldr	r1, [pc, #292]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80066f0:	4b47      	ldr	r3, [pc, #284]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f4:	4a46      	ldr	r2, [pc, #280]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066fc:	4b44      	ldr	r3, [pc, #272]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 80066fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006700:	4a43      	ldr	r2, [pc, #268]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006702:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006706:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006708:	4b41      	ldr	r3, [pc, #260]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800670a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670c:	4a40      	ldr	r2, [pc, #256]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800670e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006712:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006714:	4b3e      	ldr	r3, [pc, #248]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006718:	4a3d      	ldr	r2, [pc, #244]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800671a:	f043 0301 	orr.w	r3, r3, #1
 800671e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006720:	4b3b      	ldr	r3, [pc, #236]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a3a      	ldr	r2, [pc, #232]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006726:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800672a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800672c:	f7fc fb8e 	bl	8002e4c <HAL_GetTick>
 8006730:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006732:	e008      	b.n	8006746 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006734:	f7fc fb8a 	bl	8002e4c <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	2b02      	cmp	r3, #2
 8006740:	d901      	bls.n	8006746 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e05f      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006746:	4b32      	ldr	r3, [pc, #200]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d0f0      	beq.n	8006734 <HAL_RCC_OscConfig+0x670>
 8006752:	e057      	b.n	8006804 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006754:	4b2e      	ldr	r3, [pc, #184]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a2d      	ldr	r2, [pc, #180]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800675a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800675e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006760:	f7fc fb74 	bl	8002e4c <HAL_GetTick>
 8006764:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006766:	e008      	b.n	800677a <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006768:	f7fc fb70 	bl	8002e4c <HAL_GetTick>
 800676c:	4602      	mov	r2, r0
 800676e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	2b02      	cmp	r3, #2
 8006774:	d901      	bls.n	800677a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e045      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800677a:	4b25      	ldr	r3, [pc, #148]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1f0      	bne.n	8006768 <HAL_RCC_OscConfig+0x6a4>
 8006786:	e03d      	b.n	8006804 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006788:	4b21      	ldr	r3, [pc, #132]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 800678a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800678e:	4b20      	ldr	r3, [pc, #128]	; (8006810 <HAL_RCC_OscConfig+0x74c>)
 8006790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006792:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	2b01      	cmp	r3, #1
 800679a:	d031      	beq.n	8006800 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f003 0203 	and.w	r2, r3, #3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d12a      	bne.n	8006800 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	091b      	lsrs	r3, r3, #4
 80067ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d122      	bne.n	8006800 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d11a      	bne.n	8006800 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	0a5b      	lsrs	r3, r3, #9
 80067ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067d6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80067d8:	429a      	cmp	r2, r3
 80067da:	d111      	bne.n	8006800 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	0c1b      	lsrs	r3, r3, #16
 80067e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d108      	bne.n	8006800 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	0e1b      	lsrs	r3, r3, #24
 80067f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067fa:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d001      	beq.n	8006804 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e000      	b.n	8006806 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3730      	adds	r7, #48	; 0x30
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	58024400 	.word	0x58024400
 8006814:	fffffc0c 	.word	0xfffffc0c
 8006818:	ffff0007 	.word	0xffff0007

0800681c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d101      	bne.n	8006830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e19c      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006830:	4b8a      	ldr	r3, [pc, #552]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 030f 	and.w	r3, r3, #15
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d910      	bls.n	8006860 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800683e:	4b87      	ldr	r3, [pc, #540]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f023 020f 	bic.w	r2, r3, #15
 8006846:	4985      	ldr	r1, [pc, #532]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	4313      	orrs	r3, r2
 800684c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800684e:	4b83      	ldr	r3, [pc, #524]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 030f 	and.w	r3, r3, #15
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	429a      	cmp	r2, r3
 800685a:	d001      	beq.n	8006860 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e184      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0304 	and.w	r3, r3, #4
 8006868:	2b00      	cmp	r3, #0
 800686a:	d010      	beq.n	800688e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	691a      	ldr	r2, [r3, #16]
 8006870:	4b7b      	ldr	r3, [pc, #492]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006878:	429a      	cmp	r2, r3
 800687a:	d908      	bls.n	800688e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800687c:	4b78      	ldr	r3, [pc, #480]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 800687e:	699b      	ldr	r3, [r3, #24]
 8006880:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	4975      	ldr	r1, [pc, #468]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 800688a:	4313      	orrs	r3, r2
 800688c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0308 	and.w	r3, r3, #8
 8006896:	2b00      	cmp	r3, #0
 8006898:	d010      	beq.n	80068bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	695a      	ldr	r2, [r3, #20]
 800689e:	4b70      	ldr	r3, [pc, #448]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068a0:	69db      	ldr	r3, [r3, #28]
 80068a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d908      	bls.n	80068bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80068aa:	4b6d      	ldr	r3, [pc, #436]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	496a      	ldr	r1, [pc, #424]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0310 	and.w	r3, r3, #16
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d010      	beq.n	80068ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	699a      	ldr	r2, [r3, #24]
 80068cc:	4b64      	ldr	r3, [pc, #400]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068ce:	69db      	ldr	r3, [r3, #28]
 80068d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d908      	bls.n	80068ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80068d8:	4b61      	ldr	r3, [pc, #388]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	495e      	ldr	r1, [pc, #376]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0320 	and.w	r3, r3, #32
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d010      	beq.n	8006918 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	69da      	ldr	r2, [r3, #28]
 80068fa:	4b59      	ldr	r3, [pc, #356]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006902:	429a      	cmp	r2, r3
 8006904:	d908      	bls.n	8006918 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006906:	4b56      	ldr	r3, [pc, #344]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	4953      	ldr	r1, [pc, #332]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006914:	4313      	orrs	r3, r2
 8006916:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d010      	beq.n	8006946 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68da      	ldr	r2, [r3, #12]
 8006928:	4b4d      	ldr	r3, [pc, #308]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	f003 030f 	and.w	r3, r3, #15
 8006930:	429a      	cmp	r2, r3
 8006932:	d908      	bls.n	8006946 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006934:	4b4a      	ldr	r3, [pc, #296]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	f023 020f 	bic.w	r2, r3, #15
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	4947      	ldr	r1, [pc, #284]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006942:	4313      	orrs	r3, r2
 8006944:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d055      	beq.n	80069fe <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006952:	4b43      	ldr	r3, [pc, #268]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	4940      	ldr	r1, [pc, #256]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006960:	4313      	orrs	r3, r2
 8006962:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	2b02      	cmp	r3, #2
 800696a:	d107      	bne.n	800697c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800696c:	4b3c      	ldr	r3, [pc, #240]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d121      	bne.n	80069bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e0f6      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2b03      	cmp	r3, #3
 8006982:	d107      	bne.n	8006994 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006984:	4b36      	ldr	r3, [pc, #216]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d115      	bne.n	80069bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e0ea      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	2b01      	cmp	r3, #1
 800699a:	d107      	bne.n	80069ac <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800699c:	4b30      	ldr	r3, [pc, #192]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d109      	bne.n	80069bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e0de      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069ac:	4b2c      	ldr	r3, [pc, #176]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e0d6      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80069bc:	4b28      	ldr	r3, [pc, #160]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	f023 0207 	bic.w	r2, r3, #7
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	4925      	ldr	r1, [pc, #148]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069ce:	f7fc fa3d 	bl	8002e4c <HAL_GetTick>
 80069d2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069d4:	e00a      	b.n	80069ec <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069d6:	f7fc fa39 	bl	8002e4c <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d901      	bls.n	80069ec <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e0be      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ec:	4b1c      	ldr	r3, [pc, #112]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d1eb      	bne.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d010      	beq.n	8006a2c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	68da      	ldr	r2, [r3, #12]
 8006a0e:	4b14      	ldr	r3, [pc, #80]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006a10:	699b      	ldr	r3, [r3, #24]
 8006a12:	f003 030f 	and.w	r3, r3, #15
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d208      	bcs.n	8006a2c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a1a:	4b11      	ldr	r3, [pc, #68]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	f023 020f 	bic.w	r2, r3, #15
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	490e      	ldr	r1, [pc, #56]	; (8006a60 <HAL_RCC_ClockConfig+0x244>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a2c:	4b0b      	ldr	r3, [pc, #44]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 030f 	and.w	r3, r3, #15
 8006a34:	683a      	ldr	r2, [r7, #0]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d214      	bcs.n	8006a64 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a3a:	4b08      	ldr	r3, [pc, #32]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f023 020f 	bic.w	r2, r3, #15
 8006a42:	4906      	ldr	r1, [pc, #24]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a4a:	4b04      	ldr	r3, [pc, #16]	; (8006a5c <HAL_RCC_ClockConfig+0x240>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 030f 	and.w	r3, r3, #15
 8006a52:	683a      	ldr	r2, [r7, #0]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d005      	beq.n	8006a64 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e086      	b.n	8006b6a <HAL_RCC_ClockConfig+0x34e>
 8006a5c:	52002000 	.word	0x52002000
 8006a60:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0304 	and.w	r3, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d010      	beq.n	8006a92 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	691a      	ldr	r2, [r3, #16]
 8006a74:	4b3f      	ldr	r3, [pc, #252]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d208      	bcs.n	8006a92 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a80:	4b3c      	ldr	r3, [pc, #240]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	4939      	ldr	r1, [pc, #228]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d010      	beq.n	8006ac0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	695a      	ldr	r2, [r3, #20]
 8006aa2:	4b34      	ldr	r3, [pc, #208]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d208      	bcs.n	8006ac0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006aae:	4b31      	ldr	r3, [pc, #196]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	492e      	ldr	r1, [pc, #184]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0310 	and.w	r3, r3, #16
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d010      	beq.n	8006aee <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	699a      	ldr	r2, [r3, #24]
 8006ad0:	4b28      	ldr	r3, [pc, #160]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006ad2:	69db      	ldr	r3, [r3, #28]
 8006ad4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d208      	bcs.n	8006aee <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006adc:	4b25      	ldr	r3, [pc, #148]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	699b      	ldr	r3, [r3, #24]
 8006ae8:	4922      	ldr	r1, [pc, #136]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0320 	and.w	r3, r3, #32
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d010      	beq.n	8006b1c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69da      	ldr	r2, [r3, #28]
 8006afe:	4b1d      	ldr	r3, [pc, #116]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d208      	bcs.n	8006b1c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006b0a:	4b1a      	ldr	r3, [pc, #104]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006b0c:	6a1b      	ldr	r3, [r3, #32]
 8006b0e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	69db      	ldr	r3, [r3, #28]
 8006b16:	4917      	ldr	r1, [pc, #92]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006b1c:	f000 f834 	bl	8006b88 <HAL_RCC_GetSysClockFreq>
 8006b20:	4602      	mov	r2, r0
 8006b22:	4b14      	ldr	r3, [pc, #80]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	0a1b      	lsrs	r3, r3, #8
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	4912      	ldr	r1, [pc, #72]	; (8006b78 <HAL_RCC_ClockConfig+0x35c>)
 8006b2e:	5ccb      	ldrb	r3, [r1, r3]
 8006b30:	f003 031f 	and.w	r3, r3, #31
 8006b34:	fa22 f303 	lsr.w	r3, r2, r3
 8006b38:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006b3a:	4b0e      	ldr	r3, [pc, #56]	; (8006b74 <HAL_RCC_ClockConfig+0x358>)
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	f003 030f 	and.w	r3, r3, #15
 8006b42:	4a0d      	ldr	r2, [pc, #52]	; (8006b78 <HAL_RCC_ClockConfig+0x35c>)
 8006b44:	5cd3      	ldrb	r3, [r2, r3]
 8006b46:	f003 031f 	and.w	r3, r3, #31
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006b50:	4a0a      	ldr	r2, [pc, #40]	; (8006b7c <HAL_RCC_ClockConfig+0x360>)
 8006b52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006b54:	4a0a      	ldr	r2, [pc, #40]	; (8006b80 <HAL_RCC_ClockConfig+0x364>)
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006b5a:	4b0a      	ldr	r3, [pc, #40]	; (8006b84 <HAL_RCC_ClockConfig+0x368>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fc f92a 	bl	8002db8 <HAL_InitTick>
 8006b64:	4603      	mov	r3, r0
 8006b66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	58024400 	.word	0x58024400
 8006b78:	0800d9d4 	.word	0x0800d9d4
 8006b7c:	24000458 	.word	0x24000458
 8006b80:	24000454 	.word	0x24000454
 8006b84:	2400044c 	.word	0x2400044c

08006b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b089      	sub	sp, #36	; 0x24
 8006b8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b8e:	4bb3      	ldr	r3, [pc, #716]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b96:	2b18      	cmp	r3, #24
 8006b98:	f200 8155 	bhi.w	8006e46 <HAL_RCC_GetSysClockFreq+0x2be>
 8006b9c:	a201      	add	r2, pc, #4	; (adr r2, 8006ba4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba2:	bf00      	nop
 8006ba4:	08006c09 	.word	0x08006c09
 8006ba8:	08006e47 	.word	0x08006e47
 8006bac:	08006e47 	.word	0x08006e47
 8006bb0:	08006e47 	.word	0x08006e47
 8006bb4:	08006e47 	.word	0x08006e47
 8006bb8:	08006e47 	.word	0x08006e47
 8006bbc:	08006e47 	.word	0x08006e47
 8006bc0:	08006e47 	.word	0x08006e47
 8006bc4:	08006c2f 	.word	0x08006c2f
 8006bc8:	08006e47 	.word	0x08006e47
 8006bcc:	08006e47 	.word	0x08006e47
 8006bd0:	08006e47 	.word	0x08006e47
 8006bd4:	08006e47 	.word	0x08006e47
 8006bd8:	08006e47 	.word	0x08006e47
 8006bdc:	08006e47 	.word	0x08006e47
 8006be0:	08006e47 	.word	0x08006e47
 8006be4:	08006c35 	.word	0x08006c35
 8006be8:	08006e47 	.word	0x08006e47
 8006bec:	08006e47 	.word	0x08006e47
 8006bf0:	08006e47 	.word	0x08006e47
 8006bf4:	08006e47 	.word	0x08006e47
 8006bf8:	08006e47 	.word	0x08006e47
 8006bfc:	08006e47 	.word	0x08006e47
 8006c00:	08006e47 	.word	0x08006e47
 8006c04:	08006c3b 	.word	0x08006c3b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c08:	4b94      	ldr	r3, [pc, #592]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0320 	and.w	r3, r3, #32
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d009      	beq.n	8006c28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006c14:	4b91      	ldr	r3, [pc, #580]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	08db      	lsrs	r3, r3, #3
 8006c1a:	f003 0303 	and.w	r3, r3, #3
 8006c1e:	4a90      	ldr	r2, [pc, #576]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c20:	fa22 f303 	lsr.w	r3, r2, r3
 8006c24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006c26:	e111      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006c28:	4b8d      	ldr	r3, [pc, #564]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c2a:	61bb      	str	r3, [r7, #24]
    break;
 8006c2c:	e10e      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006c2e:	4b8d      	ldr	r3, [pc, #564]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006c30:	61bb      	str	r3, [r7, #24]
    break;
 8006c32:	e10b      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006c34:	4b8c      	ldr	r3, [pc, #560]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006c36:	61bb      	str	r3, [r7, #24]
    break;
 8006c38:	e108      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c3a:	4b88      	ldr	r3, [pc, #544]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3e:	f003 0303 	and.w	r3, r3, #3
 8006c42:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006c44:	4b85      	ldr	r3, [pc, #532]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c48:	091b      	lsrs	r3, r3, #4
 8006c4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c4e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006c50:	4b82      	ldr	r3, [pc, #520]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006c5a:	4b80      	ldr	r3, [pc, #512]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c5e:	08db      	lsrs	r3, r3, #3
 8006c60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	fb02 f303 	mul.w	r3, r2, r3
 8006c6a:	ee07 3a90 	vmov	s15, r3
 8006c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c72:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 80e1 	beq.w	8006e40 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	f000 8083 	beq.w	8006d8c <HAL_RCC_GetSysClockFreq+0x204>
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	f200 80a1 	bhi.w	8006dd0 <HAL_RCC_GetSysClockFreq+0x248>
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d003      	beq.n	8006c9c <HAL_RCC_GetSysClockFreq+0x114>
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d056      	beq.n	8006d48 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006c9a:	e099      	b.n	8006dd0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c9c:	4b6f      	ldr	r3, [pc, #444]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0320 	and.w	r3, r3, #32
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d02d      	beq.n	8006d04 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ca8:	4b6c      	ldr	r3, [pc, #432]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	08db      	lsrs	r3, r3, #3
 8006cae:	f003 0303 	and.w	r3, r3, #3
 8006cb2:	4a6b      	ldr	r2, [pc, #428]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006cb8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	ee07 3a90 	vmov	s15, r3
 8006cc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	ee07 3a90 	vmov	s15, r3
 8006cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cd2:	4b62      	ldr	r3, [pc, #392]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cda:	ee07 3a90 	vmov	s15, r3
 8006cde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ce2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ce6:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006e6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006cea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cf2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cfe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006d02:	e087      	b.n	8006e14 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	ee07 3a90 	vmov	s15, r3
 8006d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d0e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006e70 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006d12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d16:	4b51      	ldr	r3, [pc, #324]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d1e:	ee07 3a90 	vmov	s15, r3
 8006d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d26:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d2a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006e6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d46:	e065      	b.n	8006e14 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	ee07 3a90 	vmov	s15, r3
 8006d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d52:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006e74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006d56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d5a:	4b40      	ldr	r3, [pc, #256]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d62:	ee07 3a90 	vmov	s15, r3
 8006d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d6e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006e6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d8a:	e043      	b.n	8006e14 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	ee07 3a90 	vmov	s15, r3
 8006d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d96:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006e78 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d9e:	4b2f      	ldr	r3, [pc, #188]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006da6:	ee07 3a90 	vmov	s15, r3
 8006daa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dae:	ed97 6a02 	vldr	s12, [r7, #8]
 8006db2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006e6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006db6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006dc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dce:	e021      	b.n	8006e14 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	ee07 3a90 	vmov	s15, r3
 8006dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dda:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006e74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006dde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006de2:	4b1e      	ldr	r3, [pc, #120]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dea:	ee07 3a90 	vmov	s15, r3
 8006dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006df2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006df6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006e6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e12:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006e14:	4b11      	ldr	r3, [pc, #68]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e18:	0a5b      	lsrs	r3, r3, #9
 8006e1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e1e:	3301      	adds	r3, #1
 8006e20:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	ee07 3a90 	vmov	s15, r3
 8006e28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e38:	ee17 3a90 	vmov	r3, s15
 8006e3c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006e3e:	e005      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	61bb      	str	r3, [r7, #24]
    break;
 8006e44:	e002      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006e46:	4b07      	ldr	r3, [pc, #28]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e48:	61bb      	str	r3, [r7, #24]
    break;
 8006e4a:	bf00      	nop
  }

  return sysclockfreq;
 8006e4c:	69bb      	ldr	r3, [r7, #24]
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3724      	adds	r7, #36	; 0x24
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	58024400 	.word	0x58024400
 8006e60:	03d09000 	.word	0x03d09000
 8006e64:	003d0900 	.word	0x003d0900
 8006e68:	017d7840 	.word	0x017d7840
 8006e6c:	46000000 	.word	0x46000000
 8006e70:	4c742400 	.word	0x4c742400
 8006e74:	4a742400 	.word	0x4a742400
 8006e78:	4bbebc20 	.word	0x4bbebc20

08006e7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e82:	f7ff fe81 	bl	8006b88 <HAL_RCC_GetSysClockFreq>
 8006e86:	4602      	mov	r2, r0
 8006e88:	4b10      	ldr	r3, [pc, #64]	; (8006ecc <HAL_RCC_GetHCLKFreq+0x50>)
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	0a1b      	lsrs	r3, r3, #8
 8006e8e:	f003 030f 	and.w	r3, r3, #15
 8006e92:	490f      	ldr	r1, [pc, #60]	; (8006ed0 <HAL_RCC_GetHCLKFreq+0x54>)
 8006e94:	5ccb      	ldrb	r3, [r1, r3]
 8006e96:	f003 031f 	and.w	r3, r3, #31
 8006e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e9e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ea0:	4b0a      	ldr	r3, [pc, #40]	; (8006ecc <HAL_RCC_GetHCLKFreq+0x50>)
 8006ea2:	699b      	ldr	r3, [r3, #24]
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	4a09      	ldr	r2, [pc, #36]	; (8006ed0 <HAL_RCC_GetHCLKFreq+0x54>)
 8006eaa:	5cd3      	ldrb	r3, [r2, r3]
 8006eac:	f003 031f 	and.w	r3, r3, #31
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb6:	4a07      	ldr	r2, [pc, #28]	; (8006ed4 <HAL_RCC_GetHCLKFreq+0x58>)
 8006eb8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006eba:	4a07      	ldr	r2, [pc, #28]	; (8006ed8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006ec0:	4b04      	ldr	r3, [pc, #16]	; (8006ed4 <HAL_RCC_GetHCLKFreq+0x58>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3708      	adds	r7, #8
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	58024400 	.word	0x58024400
 8006ed0:	0800d9d4 	.word	0x0800d9d4
 8006ed4:	24000458 	.word	0x24000458
 8006ed8:	24000454 	.word	0x24000454

08006edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006ee0:	f7ff ffcc 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	4b06      	ldr	r3, [pc, #24]	; (8006f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	091b      	lsrs	r3, r3, #4
 8006eec:	f003 0307 	and.w	r3, r3, #7
 8006ef0:	4904      	ldr	r1, [pc, #16]	; (8006f04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ef2:	5ccb      	ldrb	r3, [r1, r3]
 8006ef4:	f003 031f 	and.w	r3, r3, #31
 8006ef8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	58024400 	.word	0x58024400
 8006f04:	0800d9d4 	.word	0x0800d9d4

08006f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006f0c:	f7ff ffb6 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8006f10:	4602      	mov	r2, r0
 8006f12:	4b06      	ldr	r3, [pc, #24]	; (8006f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	0a1b      	lsrs	r3, r3, #8
 8006f18:	f003 0307 	and.w	r3, r3, #7
 8006f1c:	4904      	ldr	r1, [pc, #16]	; (8006f30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f1e:	5ccb      	ldrb	r3, [r1, r3]
 8006f20:	f003 031f 	and.w	r3, r3, #31
 8006f24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	58024400 	.word	0x58024400
 8006f30:	0800d9d4 	.word	0x0800d9d4

08006f34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b086      	sub	sp, #24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f40:	2300      	movs	r3, #0
 8006f42:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d03f      	beq.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f54:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f58:	d02a      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006f5a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f5e:	d824      	bhi.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006f60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f64:	d018      	beq.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006f66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f6a:	d81e      	bhi.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d003      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006f70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f74:	d007      	beq.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006f76:	e018      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f78:	4bab      	ldr	r3, [pc, #684]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f7c:	4aaa      	ldr	r2, [pc, #680]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f82:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006f84:	e015      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	3304      	adds	r3, #4
 8006f8a:	2102      	movs	r1, #2
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f001 feff 	bl	8008d90 <RCCEx_PLL2_Config>
 8006f92:	4603      	mov	r3, r0
 8006f94:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006f96:	e00c      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3324      	adds	r3, #36	; 0x24
 8006f9c:	2102      	movs	r1, #2
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f001 ffa8 	bl	8008ef4 <RCCEx_PLL3_Config>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006fa8:	e003      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	75fb      	strb	r3, [r7, #23]
      break;
 8006fae:	e000      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006fb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fb2:	7dfb      	ldrb	r3, [r7, #23]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d109      	bne.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006fb8:	4b9b      	ldr	r3, [pc, #620]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fc4:	4998      	ldr	r1, [pc, #608]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	650b      	str	r3, [r1, #80]	; 0x50
 8006fca:	e001      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fcc:	7dfb      	ldrb	r3, [r7, #23]
 8006fce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d03d      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe0:	2b04      	cmp	r3, #4
 8006fe2:	d826      	bhi.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006fe4:	a201      	add	r2, pc, #4	; (adr r2, 8006fec <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fea:	bf00      	nop
 8006fec:	08007001 	.word	0x08007001
 8006ff0:	0800700f 	.word	0x0800700f
 8006ff4:	08007021 	.word	0x08007021
 8006ff8:	08007039 	.word	0x08007039
 8006ffc:	08007039 	.word	0x08007039
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007000:	4b89      	ldr	r3, [pc, #548]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007004:	4a88      	ldr	r2, [pc, #544]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007006:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800700a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800700c:	e015      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	3304      	adds	r3, #4
 8007012:	2100      	movs	r1, #0
 8007014:	4618      	mov	r0, r3
 8007016:	f001 febb 	bl	8008d90 <RCCEx_PLL2_Config>
 800701a:	4603      	mov	r3, r0
 800701c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800701e:	e00c      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	3324      	adds	r3, #36	; 0x24
 8007024:	2100      	movs	r1, #0
 8007026:	4618      	mov	r0, r3
 8007028:	f001 ff64 	bl	8008ef4 <RCCEx_PLL3_Config>
 800702c:	4603      	mov	r3, r0
 800702e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007030:	e003      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	75fb      	strb	r3, [r7, #23]
      break;
 8007036:	e000      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007038:	bf00      	nop
    }

    if(ret == HAL_OK)
 800703a:	7dfb      	ldrb	r3, [r7, #23]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d109      	bne.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007040:	4b79      	ldr	r3, [pc, #484]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007042:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007044:	f023 0207 	bic.w	r2, r3, #7
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800704c:	4976      	ldr	r1, [pc, #472]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800704e:	4313      	orrs	r3, r2
 8007050:	650b      	str	r3, [r1, #80]	; 0x50
 8007052:	e001      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007054:	7dfb      	ldrb	r3, [r7, #23]
 8007056:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007060:	2b00      	cmp	r3, #0
 8007062:	d051      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800706a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800706e:	d036      	beq.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007070:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8007074:	d830      	bhi.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8007076:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800707a:	d032      	beq.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800707c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007080:	d82a      	bhi.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8007082:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007086:	d02e      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8007088:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800708c:	d824      	bhi.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800708e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007092:	d018      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007098:	d81e      	bhi.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800709e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070a2:	d007      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80070a4:	e018      	b.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070a6:	4b60      	ldr	r3, [pc, #384]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80070a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070aa:	4a5f      	ldr	r2, [pc, #380]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80070ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80070b2:	e019      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	3304      	adds	r3, #4
 80070b8:	2100      	movs	r1, #0
 80070ba:	4618      	mov	r0, r3
 80070bc:	f001 fe68 	bl	8008d90 <RCCEx_PLL2_Config>
 80070c0:	4603      	mov	r3, r0
 80070c2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80070c4:	e010      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	3324      	adds	r3, #36	; 0x24
 80070ca:	2100      	movs	r1, #0
 80070cc:	4618      	mov	r0, r3
 80070ce:	f001 ff11 	bl	8008ef4 <RCCEx_PLL3_Config>
 80070d2:	4603      	mov	r3, r0
 80070d4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80070d6:	e007      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	75fb      	strb	r3, [r7, #23]
      break;
 80070dc:	e004      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80070de:	bf00      	nop
 80070e0:	e002      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80070e2:	bf00      	nop
 80070e4:	e000      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80070e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070e8:	7dfb      	ldrb	r3, [r7, #23]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d10a      	bne.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80070ee:	4b4e      	ldr	r3, [pc, #312]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80070f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070f2:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80070fc:	494a      	ldr	r1, [pc, #296]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80070fe:	4313      	orrs	r3, r2
 8007100:	658b      	str	r3, [r1, #88]	; 0x58
 8007102:	e001      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007104:	7dfb      	ldrb	r3, [r7, #23]
 8007106:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007110:	2b00      	cmp	r3, #0
 8007112:	d051      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800711a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800711e:	d036      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8007120:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8007124:	d830      	bhi.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007126:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800712a:	d032      	beq.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800712c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007130:	d82a      	bhi.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007132:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007136:	d02e      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8007138:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800713c:	d824      	bhi.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800713e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007142:	d018      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8007144:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007148:	d81e      	bhi.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800714a:	2b00      	cmp	r3, #0
 800714c:	d003      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800714e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007152:	d007      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007154:	e018      	b.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007156:	4b34      	ldr	r3, [pc, #208]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715a:	4a33      	ldr	r2, [pc, #204]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800715c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007160:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007162:	e019      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	3304      	adds	r3, #4
 8007168:	2100      	movs	r1, #0
 800716a:	4618      	mov	r0, r3
 800716c:	f001 fe10 	bl	8008d90 <RCCEx_PLL2_Config>
 8007170:	4603      	mov	r3, r0
 8007172:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007174:	e010      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	3324      	adds	r3, #36	; 0x24
 800717a:	2100      	movs	r1, #0
 800717c:	4618      	mov	r0, r3
 800717e:	f001 feb9 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007182:	4603      	mov	r3, r0
 8007184:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007186:	e007      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	75fb      	strb	r3, [r7, #23]
      break;
 800718c:	e004      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800718e:	bf00      	nop
 8007190:	e002      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8007192:	bf00      	nop
 8007194:	e000      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8007196:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007198:	7dfb      	ldrb	r3, [r7, #23]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d10a      	bne.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800719e:	4b22      	ldr	r3, [pc, #136]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80071a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071a2:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80071ac:	491e      	ldr	r1, [pc, #120]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80071ae:	4313      	orrs	r3, r2
 80071b0:	658b      	str	r3, [r1, #88]	; 0x58
 80071b2:	e001      	b.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
 80071b6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d035      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071c8:	2b30      	cmp	r3, #48	; 0x30
 80071ca:	d01c      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80071cc:	2b30      	cmp	r3, #48	; 0x30
 80071ce:	d817      	bhi.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80071d0:	2b20      	cmp	r3, #32
 80071d2:	d00c      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80071d4:	2b20      	cmp	r3, #32
 80071d6:	d813      	bhi.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d016      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80071dc:	2b10      	cmp	r3, #16
 80071de:	d10f      	bne.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071e0:	4b11      	ldr	r3, [pc, #68]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80071e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e4:	4a10      	ldr	r2, [pc, #64]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80071e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80071ec:	e00e      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	3304      	adds	r3, #4
 80071f2:	2102      	movs	r1, #2
 80071f4:	4618      	mov	r0, r3
 80071f6:	f001 fdcb 	bl	8008d90 <RCCEx_PLL2_Config>
 80071fa:	4603      	mov	r3, r0
 80071fc:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80071fe:	e005      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	75fb      	strb	r3, [r7, #23]
      break;
 8007204:	e002      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8007206:	bf00      	nop
 8007208:	e000      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800720a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800720c:	7dfb      	ldrb	r3, [r7, #23]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10c      	bne.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007212:	4b05      	ldr	r3, [pc, #20]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007216:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800721e:	4902      	ldr	r1, [pc, #8]	; (8007228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007220:	4313      	orrs	r3, r2
 8007222:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007224:	e004      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007226:	bf00      	nop
 8007228:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800722c:	7dfb      	ldrb	r3, [r7, #23]
 800722e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d047      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007240:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007244:	d030      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8007246:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800724a:	d82a      	bhi.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800724c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007250:	d02c      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x378>
 8007252:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007256:	d824      	bhi.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8007258:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800725c:	d018      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800725e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007262:	d81e      	bhi.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8007264:	2b00      	cmp	r3, #0
 8007266:	d003      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007268:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800726c:	d007      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800726e:	e018      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007270:	4bac      	ldr	r3, [pc, #688]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007274:	4aab      	ldr	r2, [pc, #684]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800727a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800727c:	e017      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	3304      	adds	r3, #4
 8007282:	2100      	movs	r1, #0
 8007284:	4618      	mov	r0, r3
 8007286:	f001 fd83 	bl	8008d90 <RCCEx_PLL2_Config>
 800728a:	4603      	mov	r3, r0
 800728c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800728e:	e00e      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	3324      	adds	r3, #36	; 0x24
 8007294:	2100      	movs	r1, #0
 8007296:	4618      	mov	r0, r3
 8007298:	f001 fe2c 	bl	8008ef4 <RCCEx_PLL3_Config>
 800729c:	4603      	mov	r3, r0
 800729e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80072a0:	e005      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	75fb      	strb	r3, [r7, #23]
      break;
 80072a6:	e002      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80072a8:	bf00      	nop
 80072aa:	e000      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80072ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072ae:	7dfb      	ldrb	r3, [r7, #23]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d109      	bne.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80072b4:	4b9b      	ldr	r3, [pc, #620]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80072b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072b8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072c0:	4998      	ldr	r1, [pc, #608]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	650b      	str	r3, [r1, #80]	; 0x50
 80072c6:	e001      	b.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072c8:	7dfb      	ldrb	r3, [r7, #23]
 80072ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d049      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072e0:	d02e      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80072e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072e6:	d828      	bhi.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80072e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80072ec:	d02a      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80072ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80072f2:	d822      	bhi.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80072f4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80072f8:	d026      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80072fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80072fe:	d81c      	bhi.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8007300:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007304:	d010      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8007306:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800730a:	d816      	bhi.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x406>
 800730c:	2b00      	cmp	r3, #0
 800730e:	d01d      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8007310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007314:	d111      	bne.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	3304      	adds	r3, #4
 800731a:	2101      	movs	r1, #1
 800731c:	4618      	mov	r0, r3
 800731e:	f001 fd37 	bl	8008d90 <RCCEx_PLL2_Config>
 8007322:	4603      	mov	r3, r0
 8007324:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007326:	e012      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	3324      	adds	r3, #36	; 0x24
 800732c:	2101      	movs	r1, #1
 800732e:	4618      	mov	r0, r3
 8007330:	f001 fde0 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007334:	4603      	mov	r3, r0
 8007336:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007338:	e009      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	75fb      	strb	r3, [r7, #23]
      break;
 800733e:	e006      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8007340:	bf00      	nop
 8007342:	e004      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8007344:	bf00      	nop
 8007346:	e002      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8007348:	bf00      	nop
 800734a:	e000      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800734c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800734e:	7dfb      	ldrb	r3, [r7, #23]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d109      	bne.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007354:	4b73      	ldr	r3, [pc, #460]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007356:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007358:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007360:	4970      	ldr	r1, [pc, #448]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007362:	4313      	orrs	r3, r2
 8007364:	650b      	str	r3, [r1, #80]	; 0x50
 8007366:	e001      	b.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007368:	7dfb      	ldrb	r3, [r7, #23]
 800736a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d04b      	beq.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800737e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007382:	d02e      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8007384:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007388:	d828      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800738a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800738e:	d02a      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8007390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007394:	d822      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007396:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800739a:	d026      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800739c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80073a0:	d81c      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80073a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073a6:	d010      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x496>
 80073a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073ac:	d816      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d01d      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80073b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073b6:	d111      	bne.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3304      	adds	r3, #4
 80073bc:	2101      	movs	r1, #1
 80073be:	4618      	mov	r0, r3
 80073c0:	f001 fce6 	bl	8008d90 <RCCEx_PLL2_Config>
 80073c4:	4603      	mov	r3, r0
 80073c6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80073c8:	e012      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	3324      	adds	r3, #36	; 0x24
 80073ce:	2101      	movs	r1, #1
 80073d0:	4618      	mov	r0, r3
 80073d2:	f001 fd8f 	bl	8008ef4 <RCCEx_PLL3_Config>
 80073d6:	4603      	mov	r3, r0
 80073d8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80073da:	e009      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	75fb      	strb	r3, [r7, #23]
      break;
 80073e0:	e006      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80073e2:	bf00      	nop
 80073e4:	e004      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80073e6:	bf00      	nop
 80073e8:	e002      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80073ea:	bf00      	nop
 80073ec:	e000      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80073ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073f0:	7dfb      	ldrb	r3, [r7, #23]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10a      	bne.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80073f6:	4b4b      	ldr	r3, [pc, #300]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80073f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073fa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007404:	4947      	ldr	r1, [pc, #284]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007406:	4313      	orrs	r3, r2
 8007408:	658b      	str	r3, [r1, #88]	; 0x58
 800740a:	e001      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800740c:	7dfb      	ldrb	r3, [r7, #23]
 800740e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d02f      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007424:	d00e      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8007426:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800742a:	d814      	bhi.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800742c:	2b00      	cmp	r3, #0
 800742e:	d015      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007430:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007434:	d10f      	bne.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007436:	4b3b      	ldr	r3, [pc, #236]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743a:	4a3a      	ldr	r2, [pc, #232]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800743c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007440:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007442:	e00c      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	3304      	adds	r3, #4
 8007448:	2101      	movs	r1, #1
 800744a:	4618      	mov	r0, r3
 800744c:	f001 fca0 	bl	8008d90 <RCCEx_PLL2_Config>
 8007450:	4603      	mov	r3, r0
 8007452:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007454:	e003      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	75fb      	strb	r3, [r7, #23]
      break;
 800745a:	e000      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800745c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800745e:	7dfb      	ldrb	r3, [r7, #23]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d109      	bne.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007464:	4b2f      	ldr	r3, [pc, #188]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007468:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007470:	492c      	ldr	r1, [pc, #176]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007472:	4313      	orrs	r3, r2
 8007474:	650b      	str	r3, [r1, #80]	; 0x50
 8007476:	e001      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007478:	7dfb      	ldrb	r3, [r7, #23]
 800747a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d032      	beq.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800748c:	2b03      	cmp	r3, #3
 800748e:	d81b      	bhi.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8007490:	a201      	add	r2, pc, #4	; (adr r2, 8007498 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8007492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007496:	bf00      	nop
 8007498:	080074cf 	.word	0x080074cf
 800749c:	080074a9 	.word	0x080074a9
 80074a0:	080074b7 	.word	0x080074b7
 80074a4:	080074cf 	.word	0x080074cf
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074a8:	4b1e      	ldr	r3, [pc, #120]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80074aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ac:	4a1d      	ldr	r2, [pc, #116]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80074ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80074b4:	e00c      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	3304      	adds	r3, #4
 80074ba:	2102      	movs	r1, #2
 80074bc:	4618      	mov	r0, r3
 80074be:	f001 fc67 	bl	8008d90 <RCCEx_PLL2_Config>
 80074c2:	4603      	mov	r3, r0
 80074c4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80074c6:	e003      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	75fb      	strb	r3, [r7, #23]
      break;
 80074cc:	e000      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80074ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d109      	bne.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80074d6:	4b13      	ldr	r3, [pc, #76]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80074d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074da:	f023 0203 	bic.w	r2, r3, #3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074e2:	4910      	ldr	r1, [pc, #64]	; (8007524 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80074e4:	4313      	orrs	r3, r2
 80074e6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80074e8:	e001      	b.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ea:	7dfb      	ldrb	r3, [r7, #23]
 80074ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f000 808a 	beq.w	8007610 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80074fc:	4b0a      	ldr	r3, [pc, #40]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a09      	ldr	r2, [pc, #36]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007506:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007508:	f7fb fca0 	bl	8002e4c <HAL_GetTick>
 800750c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800750e:	e00d      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007510:	f7fb fc9c 	bl	8002e4c <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	2b64      	cmp	r3, #100	; 0x64
 800751c:	d906      	bls.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	75fb      	strb	r3, [r7, #23]
        break;
 8007522:	e009      	b.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007524:	58024400 	.word	0x58024400
 8007528:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800752c:	4bb9      	ldr	r3, [pc, #740]	; (8007814 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007534:	2b00      	cmp	r3, #0
 8007536:	d0eb      	beq.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8007538:	7dfb      	ldrb	r3, [r7, #23]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d166      	bne.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800753e:	4bb6      	ldr	r3, [pc, #728]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007540:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007548:	4053      	eors	r3, r2
 800754a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800754e:	2b00      	cmp	r3, #0
 8007550:	d013      	beq.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007552:	4bb1      	ldr	r3, [pc, #708]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007556:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800755a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800755c:	4bae      	ldr	r3, [pc, #696]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800755e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007560:	4aad      	ldr	r2, [pc, #692]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007566:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007568:	4bab      	ldr	r3, [pc, #684]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800756a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800756c:	4aaa      	ldr	r2, [pc, #680]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800756e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007572:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007574:	4aa8      	ldr	r2, [pc, #672]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007580:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007584:	d115      	bne.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007586:	f7fb fc61 	bl	8002e4c <HAL_GetTick>
 800758a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800758c:	e00b      	b.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800758e:	f7fb fc5d 	bl	8002e4c <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	f241 3288 	movw	r2, #5000	; 0x1388
 800759c:	4293      	cmp	r3, r2
 800759e:	d902      	bls.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	75fb      	strb	r3, [r7, #23]
            break;
 80075a4:	e005      	b.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80075a6:	4b9c      	ldr	r3, [pc, #624]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80075a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d0ed      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 80075b2:	7dfb      	ldrb	r3, [r7, #23]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d126      	bne.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80075be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075c6:	d10d      	bne.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80075c8:	4b93      	ldr	r3, [pc, #588]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80075d6:	0919      	lsrs	r1, r3, #4
 80075d8:	4b90      	ldr	r3, [pc, #576]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80075da:	400b      	ands	r3, r1
 80075dc:	498e      	ldr	r1, [pc, #568]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	610b      	str	r3, [r1, #16]
 80075e2:	e005      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80075e4:	4b8c      	ldr	r3, [pc, #560]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	4a8b      	ldr	r2, [pc, #556]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80075ea:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80075ee:	6113      	str	r3, [r2, #16]
 80075f0:	4b89      	ldr	r3, [pc, #548]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80075f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80075fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075fe:	4986      	ldr	r1, [pc, #536]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007600:	4313      	orrs	r3, r2
 8007602:	670b      	str	r3, [r1, #112]	; 0x70
 8007604:	e004      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007606:	7dfb      	ldrb	r3, [r7, #23]
 8007608:	75bb      	strb	r3, [r7, #22]
 800760a:	e001      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800760c:	7dfb      	ldrb	r3, [r7, #23]
 800760e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	2b00      	cmp	r3, #0
 800761a:	d07e      	beq.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007620:	2b28      	cmp	r3, #40	; 0x28
 8007622:	d867      	bhi.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8007624:	a201      	add	r2, pc, #4	; (adr r2, 800762c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8007626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800762a:	bf00      	nop
 800762c:	080076fb 	.word	0x080076fb
 8007630:	080076f5 	.word	0x080076f5
 8007634:	080076f5 	.word	0x080076f5
 8007638:	080076f5 	.word	0x080076f5
 800763c:	080076f5 	.word	0x080076f5
 8007640:	080076f5 	.word	0x080076f5
 8007644:	080076f5 	.word	0x080076f5
 8007648:	080076f5 	.word	0x080076f5
 800764c:	080076d1 	.word	0x080076d1
 8007650:	080076f5 	.word	0x080076f5
 8007654:	080076f5 	.word	0x080076f5
 8007658:	080076f5 	.word	0x080076f5
 800765c:	080076f5 	.word	0x080076f5
 8007660:	080076f5 	.word	0x080076f5
 8007664:	080076f5 	.word	0x080076f5
 8007668:	080076f5 	.word	0x080076f5
 800766c:	080076e3 	.word	0x080076e3
 8007670:	080076f5 	.word	0x080076f5
 8007674:	080076f5 	.word	0x080076f5
 8007678:	080076f5 	.word	0x080076f5
 800767c:	080076f5 	.word	0x080076f5
 8007680:	080076f5 	.word	0x080076f5
 8007684:	080076f5 	.word	0x080076f5
 8007688:	080076f5 	.word	0x080076f5
 800768c:	080076fb 	.word	0x080076fb
 8007690:	080076f5 	.word	0x080076f5
 8007694:	080076f5 	.word	0x080076f5
 8007698:	080076f5 	.word	0x080076f5
 800769c:	080076f5 	.word	0x080076f5
 80076a0:	080076f5 	.word	0x080076f5
 80076a4:	080076f5 	.word	0x080076f5
 80076a8:	080076f5 	.word	0x080076f5
 80076ac:	080076fb 	.word	0x080076fb
 80076b0:	080076f5 	.word	0x080076f5
 80076b4:	080076f5 	.word	0x080076f5
 80076b8:	080076f5 	.word	0x080076f5
 80076bc:	080076f5 	.word	0x080076f5
 80076c0:	080076f5 	.word	0x080076f5
 80076c4:	080076f5 	.word	0x080076f5
 80076c8:	080076f5 	.word	0x080076f5
 80076cc:	080076fb 	.word	0x080076fb
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	3304      	adds	r3, #4
 80076d4:	2101      	movs	r1, #1
 80076d6:	4618      	mov	r0, r3
 80076d8:	f001 fb5a 	bl	8008d90 <RCCEx_PLL2_Config>
 80076dc:	4603      	mov	r3, r0
 80076de:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80076e0:	e00c      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	3324      	adds	r3, #36	; 0x24
 80076e6:	2101      	movs	r1, #1
 80076e8:	4618      	mov	r0, r3
 80076ea:	f001 fc03 	bl	8008ef4 <RCCEx_PLL3_Config>
 80076ee:	4603      	mov	r3, r0
 80076f0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80076f2:	e003      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	75fb      	strb	r3, [r7, #23]
      break;
 80076f8:	e000      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 80076fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076fc:	7dfb      	ldrb	r3, [r7, #23]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d109      	bne.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007702:	4b45      	ldr	r3, [pc, #276]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007706:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800770e:	4942      	ldr	r1, [pc, #264]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007710:	4313      	orrs	r3, r2
 8007712:	654b      	str	r3, [r1, #84]	; 0x54
 8007714:	e001      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007716:	7dfb      	ldrb	r3, [r7, #23]
 8007718:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f003 0302 	and.w	r3, r3, #2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d037      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800772a:	2b05      	cmp	r3, #5
 800772c:	d820      	bhi.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800772e:	a201      	add	r2, pc, #4	; (adr r2, 8007734 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8007730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007734:	08007777 	.word	0x08007777
 8007738:	0800774d 	.word	0x0800774d
 800773c:	0800775f 	.word	0x0800775f
 8007740:	08007777 	.word	0x08007777
 8007744:	08007777 	.word	0x08007777
 8007748:	08007777 	.word	0x08007777
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	3304      	adds	r3, #4
 8007750:	2101      	movs	r1, #1
 8007752:	4618      	mov	r0, r3
 8007754:	f001 fb1c 	bl	8008d90 <RCCEx_PLL2_Config>
 8007758:	4603      	mov	r3, r0
 800775a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800775c:	e00c      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	3324      	adds	r3, #36	; 0x24
 8007762:	2101      	movs	r1, #1
 8007764:	4618      	mov	r0, r3
 8007766:	f001 fbc5 	bl	8008ef4 <RCCEx_PLL3_Config>
 800776a:	4603      	mov	r3, r0
 800776c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800776e:	e003      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	75fb      	strb	r3, [r7, #23]
      break;
 8007774:	e000      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8007776:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007778:	7dfb      	ldrb	r3, [r7, #23]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d109      	bne.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800777e:	4b26      	ldr	r3, [pc, #152]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007782:	f023 0207 	bic.w	r2, r3, #7
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800778a:	4923      	ldr	r1, [pc, #140]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800778c:	4313      	orrs	r3, r2
 800778e:	654b      	str	r3, [r1, #84]	; 0x54
 8007790:	e001      	b.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007792:	7dfb      	ldrb	r3, [r7, #23]
 8007794:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f003 0304 	and.w	r3, r3, #4
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d040      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077a8:	2b05      	cmp	r3, #5
 80077aa:	d821      	bhi.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80077ac:	a201      	add	r2, pc, #4	; (adr r2, 80077b4 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80077ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b2:	bf00      	nop
 80077b4:	080077f7 	.word	0x080077f7
 80077b8:	080077cd 	.word	0x080077cd
 80077bc:	080077df 	.word	0x080077df
 80077c0:	080077f7 	.word	0x080077f7
 80077c4:	080077f7 	.word	0x080077f7
 80077c8:	080077f7 	.word	0x080077f7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	3304      	adds	r3, #4
 80077d0:	2101      	movs	r1, #1
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 fadc 	bl	8008d90 <RCCEx_PLL2_Config>
 80077d8:	4603      	mov	r3, r0
 80077da:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80077dc:	e00c      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	3324      	adds	r3, #36	; 0x24
 80077e2:	2101      	movs	r1, #1
 80077e4:	4618      	mov	r0, r3
 80077e6:	f001 fb85 	bl	8008ef4 <RCCEx_PLL3_Config>
 80077ea:	4603      	mov	r3, r0
 80077ec:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80077ee:	e003      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	75fb      	strb	r3, [r7, #23]
      break;
 80077f4:	e000      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 80077f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077f8:	7dfb      	ldrb	r3, [r7, #23]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d110      	bne.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077fe:	4b06      	ldr	r3, [pc, #24]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007802:	f023 0207 	bic.w	r2, r3, #7
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800780c:	4902      	ldr	r1, [pc, #8]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800780e:	4313      	orrs	r3, r2
 8007810:	658b      	str	r3, [r1, #88]	; 0x58
 8007812:	e007      	b.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8007814:	58024800 	.word	0x58024800
 8007818:	58024400 	.word	0x58024400
 800781c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007820:	7dfb      	ldrb	r3, [r7, #23]
 8007822:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 0320 	and.w	r3, r3, #32
 800782c:	2b00      	cmp	r3, #0
 800782e:	d04b      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007836:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800783a:	d02e      	beq.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x966>
 800783c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007840:	d828      	bhi.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007846:	d02a      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8007848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800784c:	d822      	bhi.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800784e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007852:	d026      	beq.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007854:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007858:	d81c      	bhi.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800785a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800785e:	d010      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8007860:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007864:	d816      	bhi.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007866:	2b00      	cmp	r3, #0
 8007868:	d01d      	beq.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800786a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800786e:	d111      	bne.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3304      	adds	r3, #4
 8007874:	2100      	movs	r1, #0
 8007876:	4618      	mov	r0, r3
 8007878:	f001 fa8a 	bl	8008d90 <RCCEx_PLL2_Config>
 800787c:	4603      	mov	r3, r0
 800787e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007880:	e012      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	3324      	adds	r3, #36	; 0x24
 8007886:	2102      	movs	r1, #2
 8007888:	4618      	mov	r0, r3
 800788a:	f001 fb33 	bl	8008ef4 <RCCEx_PLL3_Config>
 800788e:	4603      	mov	r3, r0
 8007890:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007892:	e009      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	75fb      	strb	r3, [r7, #23]
      break;
 8007898:	e006      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800789a:	bf00      	nop
 800789c:	e004      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800789e:	bf00      	nop
 80078a0:	e002      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80078a2:	bf00      	nop
 80078a4:	e000      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80078a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078a8:	7dfb      	ldrb	r3, [r7, #23]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10a      	bne.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80078ae:	4bb2      	ldr	r3, [pc, #712]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80078b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078b2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078bc:	49ae      	ldr	r1, [pc, #696]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80078be:	4313      	orrs	r3, r2
 80078c0:	654b      	str	r3, [r1, #84]	; 0x54
 80078c2:	e001      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078c4:	7dfb      	ldrb	r3, [r7, #23]
 80078c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d04b      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078da:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80078de:	d02e      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80078e0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80078e4:	d828      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80078e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078ea:	d02a      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80078ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f0:	d822      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80078f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078f6:	d026      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80078f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078fc:	d81c      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80078fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007902:	d010      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8007904:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007908:	d816      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800790a:	2b00      	cmp	r3, #0
 800790c:	d01d      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800790e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007912:	d111      	bne.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	3304      	adds	r3, #4
 8007918:	2100      	movs	r1, #0
 800791a:	4618      	mov	r0, r3
 800791c:	f001 fa38 	bl	8008d90 <RCCEx_PLL2_Config>
 8007920:	4603      	mov	r3, r0
 8007922:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007924:	e012      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	3324      	adds	r3, #36	; 0x24
 800792a:	2102      	movs	r1, #2
 800792c:	4618      	mov	r0, r3
 800792e:	f001 fae1 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007932:	4603      	mov	r3, r0
 8007934:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007936:	e009      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	75fb      	strb	r3, [r7, #23]
      break;
 800793c:	e006      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800793e:	bf00      	nop
 8007940:	e004      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007942:	bf00      	nop
 8007944:	e002      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007946:	bf00      	nop
 8007948:	e000      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800794a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800794c:	7dfb      	ldrb	r3, [r7, #23]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10a      	bne.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007952:	4b89      	ldr	r3, [pc, #548]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007956:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007960:	4985      	ldr	r1, [pc, #532]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007962:	4313      	orrs	r3, r2
 8007964:	658b      	str	r3, [r1, #88]	; 0x58
 8007966:	e001      	b.n	800796c <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007968:	7dfb      	ldrb	r3, [r7, #23]
 800796a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007974:	2b00      	cmp	r3, #0
 8007976:	d04b      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800797e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007982:	d02e      	beq.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8007984:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007988:	d828      	bhi.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800798a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800798e:	d02a      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8007990:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007994:	d822      	bhi.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8007996:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800799a:	d026      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800799c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80079a0:	d81c      	bhi.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80079a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079a6:	d010      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80079a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079ac:	d816      	bhi.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d01d      	beq.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80079b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079b6:	d111      	bne.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	3304      	adds	r3, #4
 80079bc:	2100      	movs	r1, #0
 80079be:	4618      	mov	r0, r3
 80079c0:	f001 f9e6 	bl	8008d90 <RCCEx_PLL2_Config>
 80079c4:	4603      	mov	r3, r0
 80079c6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80079c8:	e012      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	3324      	adds	r3, #36	; 0x24
 80079ce:	2102      	movs	r1, #2
 80079d0:	4618      	mov	r0, r3
 80079d2:	f001 fa8f 	bl	8008ef4 <RCCEx_PLL3_Config>
 80079d6:	4603      	mov	r3, r0
 80079d8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80079da:	e009      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	75fb      	strb	r3, [r7, #23]
      break;
 80079e0:	e006      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80079e2:	bf00      	nop
 80079e4:	e004      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80079e6:	bf00      	nop
 80079e8:	e002      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80079ea:	bf00      	nop
 80079ec:	e000      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80079ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079f0:	7dfb      	ldrb	r3, [r7, #23]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d10a      	bne.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80079f6:	4b60      	ldr	r3, [pc, #384]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80079f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007a04:	495c      	ldr	r1, [pc, #368]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007a06:	4313      	orrs	r3, r2
 8007a08:	658b      	str	r3, [r1, #88]	; 0x58
 8007a0a:	e001      	b.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a0c:	7dfb      	ldrb	r3, [r7, #23]
 8007a0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0308 	and.w	r3, r3, #8
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d018      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a24:	d10a      	bne.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	3324      	adds	r3, #36	; 0x24
 8007a2a:	2102      	movs	r1, #2
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f001 fa61 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007a3c:	4b4e      	ldr	r3, [pc, #312]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a40:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a48:	494b      	ldr	r1, [pc, #300]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 0310 	and.w	r3, r3, #16
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d01a      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a64:	d10a      	bne.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	3324      	adds	r3, #36	; 0x24
 8007a6a:	2102      	movs	r1, #2
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f001 fa41 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d001      	beq.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a7c:	4b3e      	ldr	r3, [pc, #248]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a8a:	493b      	ldr	r1, [pc, #236]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d034      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007aa2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007aa6:	d01d      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8007aa8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007aac:	d817      	bhi.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d003      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8007ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ab6:	d009      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007ab8:	e011      	b.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	3304      	adds	r3, #4
 8007abe:	2100      	movs	r1, #0
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f001 f965 	bl	8008d90 <RCCEx_PLL2_Config>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007aca:	e00c      	b.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	3324      	adds	r3, #36	; 0x24
 8007ad0:	2102      	movs	r1, #2
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f001 fa0e 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007adc:	e003      	b.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	75fb      	strb	r3, [r7, #23]
      break;
 8007ae2:	e000      	b.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8007ae4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ae6:	7dfb      	ldrb	r3, [r7, #23]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d10a      	bne.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007aec:	4b22      	ldr	r3, [pc, #136]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007af0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007afa:	491f      	ldr	r1, [pc, #124]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007afc:	4313      	orrs	r3, r2
 8007afe:	658b      	str	r3, [r1, #88]	; 0x58
 8007b00:	e001      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b02:	7dfb      	ldrb	r3, [r7, #23]
 8007b04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d036      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b18:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007b1c:	d01c      	beq.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8007b1e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007b22:	d816      	bhi.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007b24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b28:	d003      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007b2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b2e:	d007      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8007b30:	e00f      	b.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b32:	4b11      	ldr	r3, [pc, #68]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b36:	4a10      	ldr	r2, [pc, #64]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b3c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007b3e:	e00c      	b.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	3324      	adds	r3, #36	; 0x24
 8007b44:	2101      	movs	r1, #1
 8007b46:	4618      	mov	r0, r3
 8007b48:	f001 f9d4 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007b50:	e003      	b.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	75fb      	strb	r3, [r7, #23]
      break;
 8007b56:	e000      	b.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8007b58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10d      	bne.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b60:	4b05      	ldr	r3, [pc, #20]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b6e:	4902      	ldr	r1, [pc, #8]	; (8007b78 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	654b      	str	r3, [r1, #84]	; 0x54
 8007b74:	e004      	b.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8007b76:	bf00      	nop
 8007b78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
 8007b7e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d029      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d003      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8007b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b98:	d007      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007b9a:	e00f      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b9c:	4b61      	ldr	r3, [pc, #388]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba0:	4a60      	ldr	r2, [pc, #384]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007ba2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ba6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007ba8:	e00b      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	3304      	adds	r3, #4
 8007bae:	2102      	movs	r1, #2
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f001 f8ed 	bl	8008d90 <RCCEx_PLL2_Config>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007bba:	e002      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	75fb      	strb	r3, [r7, #23]
      break;
 8007bc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007bc2:	7dfb      	ldrb	r3, [r7, #23]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d109      	bne.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007bc8:	4b56      	ldr	r3, [pc, #344]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bcc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bd4:	4953      	ldr	r1, [pc, #332]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007bda:	e001      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bdc:	7dfb      	ldrb	r3, [r7, #23]
 8007bde:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00a      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3324      	adds	r3, #36	; 0x24
 8007bf0:	2102      	movs	r1, #2
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f001 f97e 	bl	8008ef4 <RCCEx_PLL3_Config>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d030      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c16:	d017      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007c18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c1c:	d811      	bhi.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007c1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c22:	d013      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8007c24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c28:	d80b      	bhi.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d010      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8007c2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c32:	d106      	bne.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c34:	4b3b      	ldr	r3, [pc, #236]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c38:	4a3a      	ldr	r2, [pc, #232]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c3e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007c40:	e007      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	75fb      	strb	r3, [r7, #23]
      break;
 8007c46:	e004      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007c48:	bf00      	nop
 8007c4a:	e002      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007c4c:	bf00      	nop
 8007c4e:	e000      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007c50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c52:	7dfb      	ldrb	r3, [r7, #23]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d109      	bne.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c58:	4b32      	ldr	r3, [pc, #200]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c64:	492f      	ldr	r1, [pc, #188]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c66:	4313      	orrs	r3, r2
 8007c68:	654b      	str	r3, [r1, #84]	; 0x54
 8007c6a:	e001      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c6c:	7dfb      	ldrb	r3, [r7, #23]
 8007c6e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d008      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007c7c:	4b29      	ldr	r3, [pc, #164]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c88:	4926      	ldr	r1, [pc, #152]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d008      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007c9a:	4b22      	ldr	r3, [pc, #136]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c9e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ca6:	491f      	ldr	r1, [pc, #124]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00d      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007cb8:	4b1a      	ldr	r3, [pc, #104]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cba:	691b      	ldr	r3, [r3, #16]
 8007cbc:	4a19      	ldr	r2, [pc, #100]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cbe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007cc2:	6113      	str	r3, [r2, #16]
 8007cc4:	4b17      	ldr	r3, [pc, #92]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cc6:	691a      	ldr	r2, [r3, #16]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007cce:	4915      	ldr	r1, [pc, #84]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	da08      	bge.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007cdc:	4b11      	ldr	r3, [pc, #68]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ce0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ce8:	490e      	ldr	r1, [pc, #56]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cea:	4313      	orrs	r3, r2
 8007cec:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d009      	beq.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007cfa:	4b0a      	ldr	r3, [pc, #40]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cfe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d08:	4906      	ldr	r1, [pc, #24]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007d0e:	7dbb      	ldrb	r3, [r7, #22]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d101      	bne.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8007d14:	2300      	movs	r3, #0
 8007d16:	e000      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3718      	adds	r7, #24
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	58024400 	.word	0x58024400

08007d28 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b090      	sub	sp, #64	; 0x40
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d36:	f040 8089 	bne.w	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8007d3a:	4b95      	ldr	r3, [pc, #596]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d3e:	f003 0307 	and.w	r3, r3, #7
 8007d42:	633b      	str	r3, [r7, #48]	; 0x30
 8007d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d46:	2b04      	cmp	r3, #4
 8007d48:	d87d      	bhi.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8007d4a:	a201      	add	r2, pc, #4	; (adr r2, 8007d50 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8007d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d50:	08007d65 	.word	0x08007d65
 8007d54:	08007d89 	.word	0x08007d89
 8007d58:	08007dad 	.word	0x08007dad
 8007d5c:	08007e41 	.word	0x08007e41
 8007d60:	08007dd1 	.word	0x08007dd1

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007d64:	4b8a      	ldr	r3, [pc, #552]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d70:	d107      	bne.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007d76:	4618      	mov	r0, r3
 8007d78:	f000 feb8 	bl	8008aec <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007d80:	e3ed      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007d82:	2300      	movs	r3, #0
 8007d84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d86:	e3ea      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007d88:	4b81      	ldr	r3, [pc, #516]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d94:	d107      	bne.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d96:	f107 0318 	add.w	r3, r7, #24
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 fbfe 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007da4:	e3db      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007da6:	2300      	movs	r3, #0
 8007da8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007daa:	e3d8      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007dac:	4b78      	ldr	r3, [pc, #480]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007db4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007db8:	d107      	bne.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dba:	f107 030c 	add.w	r3, r7, #12
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 fd40 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007dc8:	e3c9      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007dce:	e3c6      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007dd0:	4b6f      	ldr	r3, [pc, #444]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dd4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007dd8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007dda:	4b6d      	ldr	r3, [pc, #436]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f003 0304 	and.w	r3, r3, #4
 8007de2:	2b04      	cmp	r3, #4
 8007de4:	d10c      	bne.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8007de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d109      	bne.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007dec:	4b68      	ldr	r3, [pc, #416]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	08db      	lsrs	r3, r3, #3
 8007df2:	f003 0303 	and.w	r3, r3, #3
 8007df6:	4a67      	ldr	r2, [pc, #412]	; (8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8007df8:	fa22 f303 	lsr.w	r3, r2, r3
 8007dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007dfe:	e01e      	b.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e00:	4b63      	ldr	r3, [pc, #396]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e0c:	d106      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8007e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e14:	d102      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007e16:	4b60      	ldr	r3, [pc, #384]	; (8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007e18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e1a:	e010      	b.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e1c:	4b5c      	ldr	r3, [pc, #368]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e28:	d106      	bne.n	8007e38 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e30:	d102      	bne.n	8007e38 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007e32:	4b5a      	ldr	r3, [pc, #360]	; (8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007e34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e36:	e002      	b.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007e3c:	e38f      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007e3e:	e38e      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007e40:	4b57      	ldr	r3, [pc, #348]	; (8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007e42:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007e44:	e38b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8007e46:	2300      	movs	r3, #0
 8007e48:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007e4a:	e388      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e52:	f040 80a7 	bne.w	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8007e56:	4b4e      	ldr	r3, [pc, #312]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e5a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8007e5e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e62:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e66:	d054      	beq.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e6e:	f200 808b 	bhi.w	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8007e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e74:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e78:	f000 8083 	beq.w	8007f82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e7e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e82:	f200 8081 	bhi.w	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8007e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e8c:	d02f      	beq.n	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 8007e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e94:	d878      	bhi.n	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8007e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d004      	beq.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8007e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ea2:	d012      	beq.n	8007eca <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8007ea4:	e070      	b.n	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ea6:	4b3a      	ldr	r3, [pc, #232]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007eae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007eb2:	d107      	bne.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f000 fe17 	bl	8008aec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007ec2:	e34c      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ec8:	e349      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007eca:	4b31      	ldr	r3, [pc, #196]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ed2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ed6:	d107      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ed8:	f107 0318 	add.w	r3, r7, #24
 8007edc:	4618      	mov	r0, r3
 8007ede:	f000 fb5d 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007ee6:	e33a      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007eec:	e337      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007eee:	4b28      	ldr	r3, [pc, #160]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ef6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007efa:	d107      	bne.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007efc:	f107 030c 	add.w	r3, r7, #12
 8007f00:	4618      	mov	r0, r3
 8007f02:	f000 fc9f 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007f0a:	e328      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007f10:	e325      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007f12:	4b1f      	ldr	r3, [pc, #124]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007f1a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f1c:	4b1c      	ldr	r3, [pc, #112]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0304 	and.w	r3, r3, #4
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d10c      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8007f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d109      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f2e:	4b18      	ldr	r3, [pc, #96]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	08db      	lsrs	r3, r3, #3
 8007f34:	f003 0303 	and.w	r3, r3, #3
 8007f38:	4a16      	ldr	r2, [pc, #88]	; (8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8007f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f40:	e01e      	b.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007f42:	4b13      	ldr	r3, [pc, #76]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f4e:	d106      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8007f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f56:	d102      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007f58:	4b0f      	ldr	r3, [pc, #60]	; (8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f5c:	e010      	b.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007f5e:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f6a:	d106      	bne.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8007f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f72:	d102      	bne.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007f74:	4b09      	ldr	r3, [pc, #36]	; (8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007f76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f78:	e002      	b.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007f7e:	e2ee      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007f80:	e2ed      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007f82:	4b07      	ldr	r3, [pc, #28]	; (8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007f84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007f86:	e2ea      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007f8c:	e2e7      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007f8e:	bf00      	nop
 8007f90:	58024400 	.word	0x58024400
 8007f94:	03d09000 	.word	0x03d09000
 8007f98:	003d0900 	.word	0x003d0900
 8007f9c:	017d7840 	.word	0x017d7840
 8007fa0:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007faa:	f040 809c 	bne.w	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8007fae:	4b9e      	ldr	r3, [pc, #632]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fb2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8007fb6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007fbe:	d054      	beq.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8007fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007fc6:	f200 808b 	bhi.w	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8007fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fcc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007fd0:	f000 8083 	beq.w	80080da <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8007fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007fda:	f200 8081 	bhi.w	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8007fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007fe4:	d02f      	beq.n	8008046 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007fec:	d878      	bhi.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8007fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d004      	beq.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8007ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ffa:	d012      	beq.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8007ffc:	e070      	b.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ffe:	4b8a      	ldr	r3, [pc, #552]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008006:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800800a:	d107      	bne.n	800801c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800800c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008010:	4618      	mov	r0, r3
 8008012:	f000 fd6b 	bl	8008aec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008018:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800801a:	e2a0      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800801c:	2300      	movs	r3, #0
 800801e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008020:	e29d      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008022:	4b81      	ldr	r3, [pc, #516]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800802a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800802e:	d107      	bne.n	8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008030:	f107 0318 	add.w	r3, r7, #24
 8008034:	4618      	mov	r0, r3
 8008036:	f000 fab1 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800803e:	e28e      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008040:	2300      	movs	r3, #0
 8008042:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008044:	e28b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008046:	4b78      	ldr	r3, [pc, #480]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800804e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008052:	d107      	bne.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008054:	f107 030c 	add.w	r3, r7, #12
 8008058:	4618      	mov	r0, r3
 800805a:	f000 fbf3 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008062:	e27c      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008064:	2300      	movs	r3, #0
 8008066:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008068:	e279      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800806a:	4b6f      	ldr	r3, [pc, #444]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800806c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800806e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008072:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008074:	4b6c      	ldr	r3, [pc, #432]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 0304 	and.w	r3, r3, #4
 800807c:	2b04      	cmp	r3, #4
 800807e:	d10c      	bne.n	800809a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008082:	2b00      	cmp	r3, #0
 8008084:	d109      	bne.n	800809a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008086:	4b68      	ldr	r3, [pc, #416]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	08db      	lsrs	r3, r3, #3
 800808c:	f003 0303 	and.w	r3, r3, #3
 8008090:	4a66      	ldr	r2, [pc, #408]	; (800822c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008092:	fa22 f303 	lsr.w	r3, r2, r3
 8008096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008098:	e01e      	b.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800809a:	4b63      	ldr	r3, [pc, #396]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080a6:	d106      	bne.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 80080a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80080ae:	d102      	bne.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80080b0:	4b5f      	ldr	r3, [pc, #380]	; (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80080b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080b4:	e010      	b.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80080b6:	4b5c      	ldr	r3, [pc, #368]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80080c2:	d106      	bne.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80080c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80080ca:	d102      	bne.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80080cc:	4b59      	ldr	r3, [pc, #356]	; (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80080ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080d0:	e002      	b.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80080d2:	2300      	movs	r3, #0
 80080d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80080d6:	e242      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80080d8:	e241      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80080da:	4b57      	ldr	r3, [pc, #348]	; (8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80080dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80080de:	e23e      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80080e0:	2300      	movs	r3, #0
 80080e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80080e4:	e23b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080ec:	f040 80a6 	bne.w	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80080f0:	4b4d      	ldr	r3, [pc, #308]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80080f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080f4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80080f8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80080fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008100:	d054      	beq.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8008102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008104:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008108:	f200 808b 	bhi.w	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800810c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800810e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008112:	f000 8083 	beq.w	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8008116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008118:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800811c:	f200 8081 	bhi.w	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008122:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008126:	d02f      	beq.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 8008128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800812a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800812e:	d878      	bhi.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008132:	2b00      	cmp	r3, #0
 8008134:	d004      	beq.n	8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8008136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800813c:	d012      	beq.n	8008164 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 800813e:	e070      	b.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008140:	4b39      	ldr	r3, [pc, #228]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008148:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800814c:	d107      	bne.n	800815e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800814e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008152:	4618      	mov	r0, r3
 8008154:	f000 fcca 	bl	8008aec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800815c:	e1ff      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800815e:	2300      	movs	r3, #0
 8008160:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008162:	e1fc      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008164:	4b30      	ldr	r3, [pc, #192]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800816c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008170:	d107      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008172:	f107 0318 	add.w	r3, r7, #24
 8008176:	4618      	mov	r0, r3
 8008178:	f000 fa10 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008180:	e1ed      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008182:	2300      	movs	r3, #0
 8008184:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008186:	e1ea      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008188:	4b27      	ldr	r3, [pc, #156]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008190:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008194:	d107      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008196:	f107 030c 	add.w	r3, r7, #12
 800819a:	4618      	mov	r0, r3
 800819c:	f000 fb52 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80081a4:	e1db      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80081a6:	2300      	movs	r3, #0
 80081a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80081aa:	e1d8      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80081ac:	4b1e      	ldr	r3, [pc, #120]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80081ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80081b4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081b6:	4b1c      	ldr	r3, [pc, #112]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0304 	and.w	r3, r3, #4
 80081be:	2b04      	cmp	r3, #4
 80081c0:	d10c      	bne.n	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 80081c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d109      	bne.n	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80081c8:	4b17      	ldr	r3, [pc, #92]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	08db      	lsrs	r3, r3, #3
 80081ce:	f003 0303 	and.w	r3, r3, #3
 80081d2:	4a16      	ldr	r2, [pc, #88]	; (800822c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80081d4:	fa22 f303 	lsr.w	r3, r2, r3
 80081d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081da:	e01e      	b.n	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80081dc:	4b12      	ldr	r3, [pc, #72]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081e8:	d106      	bne.n	80081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80081ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80081f0:	d102      	bne.n	80081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80081f2:	4b0f      	ldr	r3, [pc, #60]	; (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80081f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081f6:	e010      	b.n	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80081f8:	4b0b      	ldr	r3, [pc, #44]	; (8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008200:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008204:	d106      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008208:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800820c:	d102      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800820e:	4b09      	ldr	r3, [pc, #36]	; (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8008210:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008212:	e002      	b.n	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008214:	2300      	movs	r3, #0
 8008216:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008218:	e1a1      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800821a:	e1a0      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800821c:	4b06      	ldr	r3, [pc, #24]	; (8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800821e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008220:	e19d      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8008222:	2300      	movs	r3, #0
 8008224:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008226:	e19a      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8008228:	58024400 	.word	0x58024400
 800822c:	03d09000 	.word	0x03d09000
 8008230:	003d0900 	.word	0x003d0900
 8008234:	017d7840 	.word	0x017d7840
 8008238:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008242:	d173      	bne.n	800832c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8008244:	4b9a      	ldr	r3, [pc, #616]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008248:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800824c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800824e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008250:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008254:	d02f      	beq.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8008256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008258:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800825c:	d863      	bhi.n	8008326 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800825e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008260:	2b00      	cmp	r3, #0
 8008262:	d004      	beq.n	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8008264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008266:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800826a:	d012      	beq.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 800826c:	e05b      	b.n	8008326 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800826e:	4b90      	ldr	r3, [pc, #576]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008276:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800827a:	d107      	bne.n	800828c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800827c:	f107 0318 	add.w	r3, r7, #24
 8008280:	4618      	mov	r0, r3
 8008282:	f000 f98b 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800828a:	e168      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800828c:	2300      	movs	r3, #0
 800828e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008290:	e165      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008292:	4b87      	ldr	r3, [pc, #540]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800829a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800829e:	d107      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082a0:	f107 030c 	add.w	r3, r7, #12
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 facd 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80082ae:	e156      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80082b0:	2300      	movs	r3, #0
 80082b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80082b4:	e153      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80082b6:	4b7e      	ldr	r3, [pc, #504]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80082b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80082be:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80082c0:	4b7b      	ldr	r3, [pc, #492]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f003 0304 	and.w	r3, r3, #4
 80082c8:	2b04      	cmp	r3, #4
 80082ca:	d10c      	bne.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 80082cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d109      	bne.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082d2:	4b77      	ldr	r3, [pc, #476]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	08db      	lsrs	r3, r3, #3
 80082d8:	f003 0303 	and.w	r3, r3, #3
 80082dc:	4a75      	ldr	r2, [pc, #468]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80082de:	fa22 f303 	lsr.w	r3, r2, r3
 80082e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082e4:	e01e      	b.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80082e6:	4b72      	ldr	r3, [pc, #456]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082f2:	d106      	bne.n	8008302 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80082f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80082fa:	d102      	bne.n	8008302 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80082fc:	4b6e      	ldr	r3, [pc, #440]	; (80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80082fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008300:	e010      	b.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008302:	4b6b      	ldr	r3, [pc, #428]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800830a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800830e:	d106      	bne.n	800831e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008312:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008316:	d102      	bne.n	800831e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008318:	4b68      	ldr	r3, [pc, #416]	; (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 800831a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800831c:	e002      	b.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008322:	e11c      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8008324:	e11b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8008326:	2300      	movs	r3, #0
 8008328:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800832a:	e118      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008332:	d133      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8008334:	4b5e      	ldr	r3, [pc, #376]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800833c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800833e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008340:	2b00      	cmp	r3, #0
 8008342:	d004      	beq.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8008344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008346:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800834a:	d012      	beq.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 800834c:	e023      	b.n	8008396 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800834e:	4b58      	ldr	r3, [pc, #352]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008356:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800835a:	d107      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800835c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008360:	4618      	mov	r0, r3
 8008362:	f000 fbc3 	bl	8008aec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008368:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800836a:	e0f8      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800836c:	2300      	movs	r3, #0
 800836e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008370:	e0f5      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008372:	4b4f      	ldr	r3, [pc, #316]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800837a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800837e:	d107      	bne.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008380:	f107 0318 	add.w	r3, r7, #24
 8008384:	4618      	mov	r0, r3
 8008386:	f000 f909 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800838e:	e0e6      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008390:	2300      	movs	r3, #0
 8008392:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008394:	e0e3      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8008396:	2300      	movs	r3, #0
 8008398:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800839a:	e0e0      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80083a2:	f040 808d 	bne.w	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80083a6:	4b42      	ldr	r3, [pc, #264]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80083a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083aa:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80083ae:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80083b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80083b6:	d06b      	beq.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 80083b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80083be:	d874      	bhi.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80083c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083c6:	d056      	beq.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 80083c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083ce:	d86c      	bhi.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80083d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80083d6:	d03b      	beq.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 80083d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80083de:	d864      	bhi.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80083e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083e6:	d021      	beq.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80083e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083ee:	d85c      	bhi.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80083f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d004      	beq.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80083f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083fc:	d004      	beq.n	8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80083fe:	e054      	b.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008400:	f000 f8b6 	bl	8008570 <HAL_RCCEx_GetD3PCLK1Freq>
 8008404:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8008406:	e0aa      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008408:	4b29      	ldr	r3, [pc, #164]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008410:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008414:	d107      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008416:	f107 0318 	add.w	r3, r7, #24
 800841a:	4618      	mov	r0, r3
 800841c:	f000 f8be 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008424:	e09b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008426:	2300      	movs	r3, #0
 8008428:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800842a:	e098      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800842c:	4b20      	ldr	r3, [pc, #128]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008434:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008438:	d107      	bne.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800843a:	f107 030c 	add.w	r3, r7, #12
 800843e:	4618      	mov	r0, r3
 8008440:	f000 fa00 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008448:	e089      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800844a:	2300      	movs	r3, #0
 800844c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800844e:	e086      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008450:	4b17      	ldr	r3, [pc, #92]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f003 0304 	and.w	r3, r3, #4
 8008458:	2b04      	cmp	r3, #4
 800845a:	d109      	bne.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800845c:	4b14      	ldr	r3, [pc, #80]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	08db      	lsrs	r3, r3, #3
 8008462:	f003 0303 	and.w	r3, r3, #3
 8008466:	4a13      	ldr	r2, [pc, #76]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8008468:	fa22 f303 	lsr.w	r3, r2, r3
 800846c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800846e:	e076      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008470:	2300      	movs	r3, #0
 8008472:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008474:	e073      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008476:	4b0e      	ldr	r3, [pc, #56]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800847e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008482:	d102      	bne.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 8008484:	4b0c      	ldr	r3, [pc, #48]	; (80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8008486:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008488:	e069      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800848a:	2300      	movs	r3, #0
 800848c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800848e:	e066      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008490:	4b07      	ldr	r3, [pc, #28]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008498:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800849c:	d102      	bne.n	80084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 800849e:	4b07      	ldr	r3, [pc, #28]	; (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80084a0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80084a2:	e05c      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80084a4:	2300      	movs	r3, #0
 80084a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084a8:	e059      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80084aa:	2300      	movs	r3, #0
 80084ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084ae:	e056      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80084b0:	58024400 	.word	0x58024400
 80084b4:	03d09000 	.word	0x03d09000
 80084b8:	003d0900 	.word	0x003d0900
 80084bc:	017d7840 	.word	0x017d7840
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084c6:	d148      	bne.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80084c8:	4b27      	ldr	r3, [pc, #156]	; (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80084d0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80084d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084d8:	d02a      	beq.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 80084da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084e0:	d838      	bhi.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 80084e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d004      	beq.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 80084e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084ee:	d00d      	beq.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 80084f0:	e030      	b.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80084f2:	4b1d      	ldr	r3, [pc, #116]	; (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084fe:	d102      	bne.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 8008500:	4b1a      	ldr	r3, [pc, #104]	; (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008502:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008504:	e02b      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008506:	2300      	movs	r3, #0
 8008508:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800850a:	e028      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800850c:	4b16      	ldr	r3, [pc, #88]	; (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008514:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008518:	d107      	bne.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800851a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800851e:	4618      	mov	r0, r3
 8008520:	f000 fae4 	bl	8008aec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008526:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008528:	e019      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800852a:	2300      	movs	r3, #0
 800852c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800852e:	e016      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008530:	4b0d      	ldr	r3, [pc, #52]	; (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008538:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800853c:	d107      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800853e:	f107 0318 	add.w	r3, r7, #24
 8008542:	4618      	mov	r0, r3
 8008544:	f000 f82a 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800854c:	e007      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800854e:	2300      	movs	r3, #0
 8008550:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008552:	e004      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8008554:	2300      	movs	r3, #0
 8008556:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008558:	e001      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 800855a:	2300      	movs	r3, #0
 800855c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800855e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008560:	4618      	mov	r0, r3
 8008562:	3740      	adds	r7, #64	; 0x40
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	58024400 	.word	0x58024400
 800856c:	017d7840 	.word	0x017d7840

08008570 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008574:	f7fe fc82 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8008578:	4602      	mov	r2, r0
 800857a:	4b06      	ldr	r3, [pc, #24]	; (8008594 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800857c:	6a1b      	ldr	r3, [r3, #32]
 800857e:	091b      	lsrs	r3, r3, #4
 8008580:	f003 0307 	and.w	r3, r3, #7
 8008584:	4904      	ldr	r1, [pc, #16]	; (8008598 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008586:	5ccb      	ldrb	r3, [r1, r3]
 8008588:	f003 031f 	and.w	r3, r3, #31
 800858c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008590:	4618      	mov	r0, r3
 8008592:	bd80      	pop	{r7, pc}
 8008594:	58024400 	.word	0x58024400
 8008598:	0800d9d4 	.word	0x0800d9d4

0800859c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800859c:	b480      	push	{r7}
 800859e:	b089      	sub	sp, #36	; 0x24
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80085a4:	4ba1      	ldr	r3, [pc, #644]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a8:	f003 0303 	and.w	r3, r3, #3
 80085ac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80085ae:	4b9f      	ldr	r3, [pc, #636]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085b2:	0b1b      	lsrs	r3, r3, #12
 80085b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085b8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80085ba:	4b9c      	ldr	r3, [pc, #624]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085be:	091b      	lsrs	r3, r3, #4
 80085c0:	f003 0301 	and.w	r3, r3, #1
 80085c4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80085c6:	4b99      	ldr	r3, [pc, #612]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ca:	08db      	lsrs	r3, r3, #3
 80085cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	fb02 f303 	mul.w	r3, r2, r3
 80085d6:	ee07 3a90 	vmov	s15, r3
 80085da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 8111 	beq.w	800880c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	f000 8083 	beq.w	80086f8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	2b02      	cmp	r3, #2
 80085f6:	f200 80a1 	bhi.w	800873c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d003      	beq.n	8008608 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d056      	beq.n	80086b4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008606:	e099      	b.n	800873c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008608:	4b88      	ldr	r3, [pc, #544]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f003 0320 	and.w	r3, r3, #32
 8008610:	2b00      	cmp	r3, #0
 8008612:	d02d      	beq.n	8008670 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008614:	4b85      	ldr	r3, [pc, #532]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	08db      	lsrs	r3, r3, #3
 800861a:	f003 0303 	and.w	r3, r3, #3
 800861e:	4a84      	ldr	r2, [pc, #528]	; (8008830 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008620:	fa22 f303 	lsr.w	r3, r2, r3
 8008624:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	ee07 3a90 	vmov	s15, r3
 800862c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	ee07 3a90 	vmov	s15, r3
 8008636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800863a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800863e:	4b7b      	ldr	r3, [pc, #492]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008642:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008646:	ee07 3a90 	vmov	s15, r3
 800864a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800864e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008652:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008834 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008656:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800865a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800865e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008662:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800866a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800866e:	e087      	b.n	8008780 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	ee07 3a90 	vmov	s15, r3
 8008676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800867a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008838 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800867e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008682:	4b6a      	ldr	r3, [pc, #424]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800868a:	ee07 3a90 	vmov	s15, r3
 800868e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008692:	ed97 6a03 	vldr	s12, [r7, #12]
 8008696:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008834 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800869a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800869e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086b2:	e065      	b.n	8008780 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	ee07 3a90 	vmov	s15, r3
 80086ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086be:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800883c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80086c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086c6:	4b59      	ldr	r3, [pc, #356]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086ce:	ee07 3a90 	vmov	s15, r3
 80086d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80086da:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008834 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086f6:	e043      	b.n	8008780 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	ee07 3a90 	vmov	s15, r3
 80086fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008702:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008840 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800870a:	4b48      	ldr	r3, [pc, #288]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800870c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008712:	ee07 3a90 	vmov	s15, r3
 8008716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800871a:	ed97 6a03 	vldr	s12, [r7, #12]
 800871e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008834 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008722:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008726:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800872a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800872e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008736:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800873a:	e021      	b.n	8008780 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	ee07 3a90 	vmov	s15, r3
 8008742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008746:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800883c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800874a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800874e:	4b37      	ldr	r3, [pc, #220]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008756:	ee07 3a90 	vmov	s15, r3
 800875a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800875e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008762:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008834 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800876a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800876e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800877a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800877e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008780:	4b2a      	ldr	r3, [pc, #168]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008784:	0a5b      	lsrs	r3, r3, #9
 8008786:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800878a:	ee07 3a90 	vmov	s15, r3
 800878e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008792:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008796:	ee37 7a87 	vadd.f32	s14, s15, s14
 800879a:	edd7 6a07 	vldr	s13, [r7, #28]
 800879e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087a6:	ee17 2a90 	vmov	r2, s15
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80087ae:	4b1f      	ldr	r3, [pc, #124]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b2:	0c1b      	lsrs	r3, r3, #16
 80087b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087b8:	ee07 3a90 	vmov	s15, r3
 80087bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80087c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80087c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80087cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087d4:	ee17 2a90 	vmov	r2, s15
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80087dc:	4b13      	ldr	r3, [pc, #76]	; (800882c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e0:	0e1b      	lsrs	r3, r3, #24
 80087e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087e6:	ee07 3a90 	vmov	s15, r3
 80087ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80087f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80087f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80087fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008802:	ee17 2a90 	vmov	r2, s15
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800880a:	e008      	b.n	800881e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	609a      	str	r2, [r3, #8]
}
 800881e:	bf00      	nop
 8008820:	3724      	adds	r7, #36	; 0x24
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	58024400 	.word	0x58024400
 8008830:	03d09000 	.word	0x03d09000
 8008834:	46000000 	.word	0x46000000
 8008838:	4c742400 	.word	0x4c742400
 800883c:	4a742400 	.word	0x4a742400
 8008840:	4bbebc20 	.word	0x4bbebc20

08008844 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008844:	b480      	push	{r7}
 8008846:	b089      	sub	sp, #36	; 0x24
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800884c:	4ba1      	ldr	r3, [pc, #644]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800884e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008850:	f003 0303 	and.w	r3, r3, #3
 8008854:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008856:	4b9f      	ldr	r3, [pc, #636]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800885a:	0d1b      	lsrs	r3, r3, #20
 800885c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008860:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008862:	4b9c      	ldr	r3, [pc, #624]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008866:	0a1b      	lsrs	r3, r3, #8
 8008868:	f003 0301 	and.w	r3, r3, #1
 800886c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800886e:	4b99      	ldr	r3, [pc, #612]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008872:	08db      	lsrs	r3, r3, #3
 8008874:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008878:	693a      	ldr	r2, [r7, #16]
 800887a:	fb02 f303 	mul.w	r3, r2, r3
 800887e:	ee07 3a90 	vmov	s15, r3
 8008882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008886:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	2b00      	cmp	r3, #0
 800888e:	f000 8111 	beq.w	8008ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	2b02      	cmp	r3, #2
 8008896:	f000 8083 	beq.w	80089a0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	2b02      	cmp	r3, #2
 800889e:	f200 80a1 	bhi.w	80089e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d003      	beq.n	80088b0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d056      	beq.n	800895c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80088ae:	e099      	b.n	80089e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088b0:	4b88      	ldr	r3, [pc, #544]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f003 0320 	and.w	r3, r3, #32
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d02d      	beq.n	8008918 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80088bc:	4b85      	ldr	r3, [pc, #532]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	08db      	lsrs	r3, r3, #3
 80088c2:	f003 0303 	and.w	r3, r3, #3
 80088c6:	4a84      	ldr	r2, [pc, #528]	; (8008ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80088c8:	fa22 f303 	lsr.w	r3, r2, r3
 80088cc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	ee07 3a90 	vmov	s15, r3
 80088d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	ee07 3a90 	vmov	s15, r3
 80088de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088e6:	4b7b      	ldr	r3, [pc, #492]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088ee:	ee07 3a90 	vmov	s15, r3
 80088f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80088fa:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008adc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80088fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008906:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800890a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800890e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008912:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008916:	e087      	b.n	8008a28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	ee07 3a90 	vmov	s15, r3
 800891e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008922:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800892a:	4b6a      	ldr	r3, [pc, #424]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800892c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800892e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008932:	ee07 3a90 	vmov	s15, r3
 8008936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800893a:	ed97 6a03 	vldr	s12, [r7, #12]
 800893e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008adc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800894a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800894e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008956:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800895a:	e065      	b.n	8008a28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	ee07 3a90 	vmov	s15, r3
 8008962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008966:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800896a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800896e:	4b59      	ldr	r3, [pc, #356]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008976:	ee07 3a90 	vmov	s15, r3
 800897a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800897e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008982:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008adc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800898a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800898e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800899a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800899e:	e043      	b.n	8008a28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	ee07 3a90 	vmov	s15, r3
 80089a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089aa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80089ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089b2:	4b48      	ldr	r3, [pc, #288]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ba:	ee07 3a90 	vmov	s15, r3
 80089be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80089c6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008adc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80089d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80089e2:	e021      	b.n	8008a28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	ee07 3a90 	vmov	s15, r3
 80089ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ee:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80089f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089f6:	4b37      	ldr	r3, [pc, #220]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089fe:	ee07 3a90 	vmov	s15, r3
 8008a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a06:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a0a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008adc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008a26:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008a28:	4b2a      	ldr	r3, [pc, #168]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a2c:	0a5b      	lsrs	r3, r3, #9
 8008a2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a32:	ee07 3a90 	vmov	s15, r3
 8008a36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a42:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a4e:	ee17 2a90 	vmov	r2, s15
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008a56:	4b1f      	ldr	r3, [pc, #124]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5a:	0c1b      	lsrs	r3, r3, #16
 8008a5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a60:	ee07 3a90 	vmov	s15, r3
 8008a64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a70:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a7c:	ee17 2a90 	vmov	r2, s15
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008a84:	4b13      	ldr	r3, [pc, #76]	; (8008ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a88:	0e1b      	lsrs	r3, r3, #24
 8008a8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a8e:	ee07 3a90 	vmov	s15, r3
 8008a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008aa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008aa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008aaa:	ee17 2a90 	vmov	r2, s15
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008ab2:	e008      	b.n	8008ac6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	609a      	str	r2, [r3, #8]
}
 8008ac6:	bf00      	nop
 8008ac8:	3724      	adds	r7, #36	; 0x24
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr
 8008ad2:	bf00      	nop
 8008ad4:	58024400 	.word	0x58024400
 8008ad8:	03d09000 	.word	0x03d09000
 8008adc:	46000000 	.word	0x46000000
 8008ae0:	4c742400 	.word	0x4c742400
 8008ae4:	4a742400 	.word	0x4a742400
 8008ae8:	4bbebc20 	.word	0x4bbebc20

08008aec <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b089      	sub	sp, #36	; 0x24
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008af4:	4ba0      	ldr	r3, [pc, #640]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008af8:	f003 0303 	and.w	r3, r3, #3
 8008afc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8008afe:	4b9e      	ldr	r3, [pc, #632]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b02:	091b      	lsrs	r3, r3, #4
 8008b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b08:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008b0a:	4b9b      	ldr	r3, [pc, #620]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008b14:	4b98      	ldr	r3, [pc, #608]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b18:	08db      	lsrs	r3, r3, #3
 8008b1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	fb02 f303 	mul.w	r3, r2, r3
 8008b24:	ee07 3a90 	vmov	s15, r3
 8008b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b2c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f000 8111 	beq.w	8008d5a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	2b02      	cmp	r3, #2
 8008b3c:	f000 8083 	beq.w	8008c46 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	f200 80a1 	bhi.w	8008c8a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d003      	beq.n	8008b56 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d056      	beq.n	8008c02 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008b54:	e099      	b.n	8008c8a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b56:	4b88      	ldr	r3, [pc, #544]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0320 	and.w	r3, r3, #32
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d02d      	beq.n	8008bbe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b62:	4b85      	ldr	r3, [pc, #532]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	08db      	lsrs	r3, r3, #3
 8008b68:	f003 0303 	and.w	r3, r3, #3
 8008b6c:	4a83      	ldr	r2, [pc, #524]	; (8008d7c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8008b72:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	ee07 3a90 	vmov	s15, r3
 8008b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	ee07 3a90 	vmov	s15, r3
 8008b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b8c:	4b7a      	ldr	r3, [pc, #488]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b94:	ee07 3a90 	vmov	s15, r3
 8008b98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ba0:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008d80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008ba4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ba8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008bb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bb8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008bbc:	e087      	b.n	8008cce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	ee07 3a90 	vmov	s15, r3
 8008bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bc8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8008d84 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008bcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bd0:	4b69      	ldr	r3, [pc, #420]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bd8:	ee07 3a90 	vmov	s15, r3
 8008bdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008be0:	ed97 6a03 	vldr	s12, [r7, #12]
 8008be4:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008d80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008be8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bf0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008bf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bfc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c00:	e065      	b.n	8008cce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	ee07 3a90 	vmov	s15, r3
 8008c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c0c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008d88 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008c10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c14:	4b58      	ldr	r3, [pc, #352]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c1c:	ee07 3a90 	vmov	s15, r3
 8008c20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c24:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c28:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008d80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c44:	e043      	b.n	8008cce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	ee07 3a90 	vmov	s15, r3
 8008c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c50:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008d8c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008c54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c58:	4b47      	ldr	r3, [pc, #284]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c60:	ee07 3a90 	vmov	s15, r3
 8008c64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c68:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c6c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008d80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c88:	e021      	b.n	8008cce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	ee07 3a90 	vmov	s15, r3
 8008c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c94:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8008d84 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008c98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c9c:	4b36      	ldr	r3, [pc, #216]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ca4:	ee07 3a90 	vmov	s15, r3
 8008ca8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cac:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cb0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008d80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008cb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cc8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008ccc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8008cce:	4b2a      	ldr	r3, [pc, #168]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd2:	0a5b      	lsrs	r3, r3, #9
 8008cd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cd8:	ee07 3a90 	vmov	s15, r3
 8008cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ce4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cf4:	ee17 2a90 	vmov	r2, s15
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8008cfc:	4b1e      	ldr	r3, [pc, #120]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d00:	0c1b      	lsrs	r3, r3, #16
 8008d02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d06:	ee07 3a90 	vmov	s15, r3
 8008d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d16:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d22:	ee17 2a90 	vmov	r2, s15
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008d2a:	4b13      	ldr	r3, [pc, #76]	; (8008d78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d2e:	0e1b      	lsrs	r3, r3, #24
 8008d30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d34:	ee07 3a90 	vmov	s15, r3
 8008d38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d44:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d50:	ee17 2a90 	vmov	r2, s15
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008d58:	e008      	b.n	8008d6c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2200      	movs	r2, #0
 8008d64:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	609a      	str	r2, [r3, #8]
}
 8008d6c:	bf00      	nop
 8008d6e:	3724      	adds	r7, #36	; 0x24
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr
 8008d78:	58024400 	.word	0x58024400
 8008d7c:	03d09000 	.word	0x03d09000
 8008d80:	46000000 	.word	0x46000000
 8008d84:	4c742400 	.word	0x4c742400
 8008d88:	4a742400 	.word	0x4a742400
 8008d8c:	4bbebc20 	.word	0x4bbebc20

08008d90 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d9e:	4b53      	ldr	r3, [pc, #332]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da2:	f003 0303 	and.w	r3, r3, #3
 8008da6:	2b03      	cmp	r3, #3
 8008da8:	d101      	bne.n	8008dae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	e099      	b.n	8008ee2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008dae:	4b4f      	ldr	r3, [pc, #316]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a4e      	ldr	r2, [pc, #312]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008db4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008db8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008dba:	f7fa f847 	bl	8002e4c <HAL_GetTick>
 8008dbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008dc0:	e008      	b.n	8008dd4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008dc2:	f7fa f843 	bl	8002e4c <HAL_GetTick>
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	1ad3      	subs	r3, r2, r3
 8008dcc:	2b02      	cmp	r3, #2
 8008dce:	d901      	bls.n	8008dd4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	e086      	b.n	8008ee2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008dd4:	4b45      	ldr	r3, [pc, #276]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d1f0      	bne.n	8008dc2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008de0:	4b42      	ldr	r3, [pc, #264]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	031b      	lsls	r3, r3, #12
 8008dee:	493f      	ldr	r1, [pc, #252]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008df0:	4313      	orrs	r3, r2
 8008df2:	628b      	str	r3, [r1, #40]	; 0x28
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	3b01      	subs	r3, #1
 8008dfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	3b01      	subs	r3, #1
 8008e04:	025b      	lsls	r3, r3, #9
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	431a      	orrs	r2, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	041b      	lsls	r3, r3, #16
 8008e12:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008e16:	431a      	orrs	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	691b      	ldr	r3, [r3, #16]
 8008e1c:	3b01      	subs	r3, #1
 8008e1e:	061b      	lsls	r3, r3, #24
 8008e20:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008e24:	4931      	ldr	r1, [pc, #196]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e26:	4313      	orrs	r3, r2
 8008e28:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008e2a:	4b30      	ldr	r3, [pc, #192]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	695b      	ldr	r3, [r3, #20]
 8008e36:	492d      	ldr	r1, [pc, #180]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008e3c:	4b2b      	ldr	r3, [pc, #172]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e40:	f023 0220 	bic.w	r2, r3, #32
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	4928      	ldr	r1, [pc, #160]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008e4e:	4b27      	ldr	r3, [pc, #156]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e52:	4a26      	ldr	r2, [pc, #152]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e54:	f023 0310 	bic.w	r3, r3, #16
 8008e58:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008e5a:	4b24      	ldr	r3, [pc, #144]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e5e:	4b24      	ldr	r3, [pc, #144]	; (8008ef0 <RCCEx_PLL2_Config+0x160>)
 8008e60:	4013      	ands	r3, r2
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	69d2      	ldr	r2, [r2, #28]
 8008e66:	00d2      	lsls	r2, r2, #3
 8008e68:	4920      	ldr	r1, [pc, #128]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008e6e:	4b1f      	ldr	r3, [pc, #124]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e72:	4a1e      	ldr	r2, [pc, #120]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e74:	f043 0310 	orr.w	r3, r3, #16
 8008e78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d106      	bne.n	8008e8e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008e80:	4b1a      	ldr	r3, [pc, #104]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e84:	4a19      	ldr	r2, [pc, #100]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008e8c:	e00f      	b.n	8008eae <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d106      	bne.n	8008ea2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008e94:	4b15      	ldr	r3, [pc, #84]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e98:	4a14      	ldr	r2, [pc, #80]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008e9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e9e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008ea0:	e005      	b.n	8008eae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008ea2:	4b12      	ldr	r3, [pc, #72]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ea6:	4a11      	ldr	r2, [pc, #68]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008ea8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008eac:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008eae:	4b0f      	ldr	r3, [pc, #60]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a0e      	ldr	r2, [pc, #56]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008eb4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008eb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008eba:	f7f9 ffc7 	bl	8002e4c <HAL_GetTick>
 8008ebe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ec0:	e008      	b.n	8008ed4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008ec2:	f7f9 ffc3 	bl	8002e4c <HAL_GetTick>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	1ad3      	subs	r3, r2, r3
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d901      	bls.n	8008ed4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008ed0:	2303      	movs	r3, #3
 8008ed2:	e006      	b.n	8008ee2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ed4:	4b05      	ldr	r3, [pc, #20]	; (8008eec <RCCEx_PLL2_Config+0x15c>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d0f0      	beq.n	8008ec2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3710      	adds	r7, #16
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	58024400 	.word	0x58024400
 8008ef0:	ffff0007 	.word	0xffff0007

08008ef4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f02:	4b53      	ldr	r3, [pc, #332]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f06:	f003 0303 	and.w	r3, r3, #3
 8008f0a:	2b03      	cmp	r3, #3
 8008f0c:	d101      	bne.n	8008f12 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e099      	b.n	8009046 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008f12:	4b4f      	ldr	r3, [pc, #316]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a4e      	ldr	r2, [pc, #312]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f1e:	f7f9 ff95 	bl	8002e4c <HAL_GetTick>
 8008f22:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f24:	e008      	b.n	8008f38 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008f26:	f7f9 ff91 	bl	8002e4c <HAL_GetTick>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d901      	bls.n	8008f38 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	e086      	b.n	8009046 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f38:	4b45      	ldr	r3, [pc, #276]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d1f0      	bne.n	8008f26 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008f44:	4b42      	ldr	r3, [pc, #264]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f48:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	051b      	lsls	r3, r3, #20
 8008f52:	493f      	ldr	r1, [pc, #252]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f54:	4313      	orrs	r3, r2
 8008f56:	628b      	str	r3, [r1, #40]	; 0x28
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	025b      	lsls	r3, r3, #9
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	431a      	orrs	r2, r3
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	3b01      	subs	r3, #1
 8008f74:	041b      	lsls	r3, r3, #16
 8008f76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008f7a:	431a      	orrs	r2, r3
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	3b01      	subs	r3, #1
 8008f82:	061b      	lsls	r3, r3, #24
 8008f84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008f88:	4931      	ldr	r1, [pc, #196]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008f8e:	4b30      	ldr	r3, [pc, #192]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	492d      	ldr	r1, [pc, #180]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008fa0:	4b2b      	ldr	r3, [pc, #172]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	699b      	ldr	r3, [r3, #24]
 8008fac:	4928      	ldr	r1, [pc, #160]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008fb2:	4b27      	ldr	r3, [pc, #156]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fb6:	4a26      	ldr	r2, [pc, #152]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fbc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008fbe:	4b24      	ldr	r3, [pc, #144]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008fc2:	4b24      	ldr	r3, [pc, #144]	; (8009054 <RCCEx_PLL3_Config+0x160>)
 8008fc4:	4013      	ands	r3, r2
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	69d2      	ldr	r2, [r2, #28]
 8008fca:	00d2      	lsls	r2, r2, #3
 8008fcc:	4920      	ldr	r1, [pc, #128]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008fd2:	4b1f      	ldr	r3, [pc, #124]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fd6:	4a1e      	ldr	r2, [pc, #120]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fdc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d106      	bne.n	8008ff2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008fe4:	4b1a      	ldr	r3, [pc, #104]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe8:	4a19      	ldr	r2, [pc, #100]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008fea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008fee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008ff0:	e00f      	b.n	8009012 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d106      	bne.n	8009006 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008ff8:	4b15      	ldr	r3, [pc, #84]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ffc:	4a14      	ldr	r2, [pc, #80]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8008ffe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009002:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009004:	e005      	b.n	8009012 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009006:	4b12      	ldr	r3, [pc, #72]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8009008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800900a:	4a11      	ldr	r2, [pc, #68]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 800900c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009010:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009012:	4b0f      	ldr	r3, [pc, #60]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4a0e      	ldr	r2, [pc, #56]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 8009018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800901c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800901e:	f7f9 ff15 	bl	8002e4c <HAL_GetTick>
 8009022:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009024:	e008      	b.n	8009038 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009026:	f7f9 ff11 	bl	8002e4c <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	2b02      	cmp	r3, #2
 8009032:	d901      	bls.n	8009038 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009034:	2303      	movs	r3, #3
 8009036:	e006      	b.n	8009046 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009038:	4b05      	ldr	r3, [pc, #20]	; (8009050 <RCCEx_PLL3_Config+0x15c>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d0f0      	beq.n	8009026 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009044:	7bfb      	ldrb	r3, [r7, #15]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	58024400 	.word	0x58024400
 8009054:	ffff0007 	.word	0xffff0007

08009058 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08a      	sub	sp, #40	; 0x28
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d101      	bne.n	800906a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009066:	2301      	movs	r3, #1
 8009068:	e1fb      	b.n	8009462 <HAL_SAI_Init+0x40a>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009070:	2b01      	cmp	r3, #1
 8009072:	d113      	bne.n	800909c <HAL_SAI_Init+0x44>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a96      	ldr	r2, [pc, #600]	; (80092d4 <HAL_SAI_Init+0x27c>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d004      	beq.n	8009088 <HAL_SAI_Init+0x30>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a95      	ldr	r2, [pc, #596]	; (80092d8 <HAL_SAI_Init+0x280>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d107      	bne.n	8009098 <HAL_SAI_Init+0x40>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800908c:	2b01      	cmp	r3, #1
 800908e:	d103      	bne.n	8009098 <HAL_SAI_Init+0x40>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009094:	2b00      	cmp	r3, #0
 8009096:	d001      	beq.n	800909c <HAL_SAI_Init+0x44>
    {
      return HAL_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e1e2      	b.n	8009462 <HAL_SAI_Init+0x40a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a8c      	ldr	r2, [pc, #560]	; (80092d4 <HAL_SAI_Init+0x27c>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d004      	beq.n	80090b0 <HAL_SAI_Init+0x58>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a8c      	ldr	r2, [pc, #560]	; (80092dc <HAL_SAI_Init+0x284>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d102      	bne.n	80090b6 <HAL_SAI_Init+0x5e>
  {
    SaiBaseAddress = SAI1;
 80090b0:	4b8b      	ldr	r3, [pc, #556]	; (80092e0 <HAL_SAI_Init+0x288>)
 80090b2:	61bb      	str	r3, [r7, #24]
 80090b4:	e00e      	b.n	80090d4 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI3;
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a87      	ldr	r2, [pc, #540]	; (80092d8 <HAL_SAI_Init+0x280>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d004      	beq.n	80090ca <HAL_SAI_Init+0x72>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a87      	ldr	r2, [pc, #540]	; (80092e4 <HAL_SAI_Init+0x28c>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d102      	bne.n	80090d0 <HAL_SAI_Init+0x78>
  {
    SaiBaseAddress = SAI4;
 80090ca:	4b87      	ldr	r3, [pc, #540]	; (80092e8 <HAL_SAI_Init+0x290>)
 80090cc:	61bb      	str	r3, [r7, #24]
 80090ce:	e001      	b.n	80090d4 <HAL_SAI_Init+0x7c>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e1c6      	b.n	8009462 <HAL_SAI_Init+0x40a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80090da:	b2db      	uxtb	r3, r3
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d106      	bne.n	80090ee <HAL_SAI_Init+0x96>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f002 f8eb 	bl	800b2c4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fac8 	bl	8009684 <SAI_Disable>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d001      	beq.n	80090fe <HAL_SAI_Init+0xa6>
  {
    return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e1b1      	b.n	8009462 <HAL_SAI_Init+0x40a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2202      	movs	r2, #2
 8009102:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	68db      	ldr	r3, [r3, #12]
 800910a:	2b02      	cmp	r3, #2
 800910c:	d00c      	beq.n	8009128 <HAL_SAI_Init+0xd0>
 800910e:	2b02      	cmp	r3, #2
 8009110:	d80d      	bhi.n	800912e <HAL_SAI_Init+0xd6>
 8009112:	2b00      	cmp	r3, #0
 8009114:	d002      	beq.n	800911c <HAL_SAI_Init+0xc4>
 8009116:	2b01      	cmp	r3, #1
 8009118:	d003      	beq.n	8009122 <HAL_SAI_Init+0xca>
 800911a:	e008      	b.n	800912e <HAL_SAI_Init+0xd6>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800911c:	2300      	movs	r3, #0
 800911e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8009120:	e008      	b.n	8009134 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009122:	2310      	movs	r3, #16
 8009124:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8009126:	e005      	b.n	8009134 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009128:	2320      	movs	r3, #32
 800912a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800912c:	e002      	b.n	8009134 <HAL_SAI_Init+0xdc>
    default:
      tmpregisterGCR = 0;
 800912e:	2300      	movs	r3, #0
 8009130:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8009132:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	2b05      	cmp	r3, #5
 800913a:	d822      	bhi.n	8009182 <HAL_SAI_Init+0x12a>
 800913c:	a201      	add	r2, pc, #4	; (adr r2, 8009144 <HAL_SAI_Init+0xec>)
 800913e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009142:	bf00      	nop
 8009144:	0800915d 	.word	0x0800915d
 8009148:	08009163 	.word	0x08009163
 800914c:	0800916b 	.word	0x0800916b
 8009150:	08009183 	.word	0x08009183
 8009154:	08009183 	.word	0x08009183
 8009158:	08009173 	.word	0x08009173
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800915c:	2300      	movs	r3, #0
 800915e:	61fb      	str	r3, [r7, #28]
      break;
 8009160:	e012      	b.n	8009188 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009166:	61fb      	str	r3, [r7, #28]
      break;
 8009168:	e00e      	b.n	8009188 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800916a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800916e:	61fb      	str	r3, [r7, #28]
      break;
 8009170:	e00a      	b.n	8009188 <HAL_SAI_Init+0x130>
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
      break;
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009172:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009176:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	f043 0303 	orr.w	r3, r3, #3
 800917e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8009180:	e002      	b.n	8009188 <HAL_SAI_Init+0x130>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8009182:	2300      	movs	r3, #0
 8009184:	61fb      	str	r3, [r7, #28]
      break;
 8009186:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800918c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6a1b      	ldr	r3, [r3, #32]
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 8084 	beq.w	80092a0 <HAL_SAI_Init+0x248>
  {
    uint32_t freq = 0;
 8009198:	2300      	movs	r3, #0
 800919a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a4c      	ldr	r2, [pc, #304]	; (80092d4 <HAL_SAI_Init+0x27c>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d004      	beq.n	80091b0 <HAL_SAI_Init+0x158>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a4c      	ldr	r2, [pc, #304]	; (80092dc <HAL_SAI_Init+0x284>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d104      	bne.n	80091ba <HAL_SAI_Init+0x162>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80091b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80091b4:	f7fe fdb8 	bl	8007d28 <HAL_RCCEx_GetPeriphCLKFreq>
 80091b8:	6178      	str	r0, [r7, #20]
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a46      	ldr	r2, [pc, #280]	; (80092d8 <HAL_SAI_Init+0x280>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d104      	bne.n	80091ce <HAL_SAI_Init+0x176>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 80091c4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80091c8:	f7fe fdae 	bl	8007d28 <HAL_RCCEx_GetPeriphCLKFreq>
 80091cc:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4a44      	ldr	r2, [pc, #272]	; (80092e4 <HAL_SAI_Init+0x28c>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d104      	bne.n	80091e2 <HAL_SAI_Init+0x18a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 80091d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80091dc:	f7fe fda4 	bl	8007d28 <HAL_RCCEx_GetPeriphCLKFreq>
 80091e0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	699b      	ldr	r3, [r3, #24]
 80091e6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80091ea:	d120      	bne.n	800922e <HAL_SAI_Init+0x1d6>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091f0:	2b04      	cmp	r3, #4
 80091f2:	d102      	bne.n	80091fa <HAL_SAI_Init+0x1a2>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 80091f4:	2340      	movs	r3, #64	; 0x40
 80091f6:	60fb      	str	r3, [r7, #12]
 80091f8:	e00a      	b.n	8009210 <HAL_SAI_Init+0x1b8>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091fe:	2b08      	cmp	r3, #8
 8009200:	d103      	bne.n	800920a <HAL_SAI_Init+0x1b2>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8009202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009206:	60fb      	str	r3, [r7, #12]
 8009208:	e002      	b.n	8009210 <HAL_SAI_Init+0x1b8>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800920e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8009210:	697a      	ldr	r2, [r7, #20]
 8009212:	4613      	mov	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	4413      	add	r3, r2
 8009218:	005b      	lsls	r3, r3, #1
 800921a:	4619      	mov	r1, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6a1b      	ldr	r3, [r3, #32]
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	fb02 f303 	mul.w	r3, r2, r3
 8009226:	fbb1 f3f3 	udiv	r3, r1, r3
 800922a:	613b      	str	r3, [r7, #16]
 800922c:	e017      	b.n	800925e <HAL_SAI_Init+0x206>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009232:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009236:	d101      	bne.n	800923c <HAL_SAI_Init+0x1e4>
 8009238:	2302      	movs	r3, #2
 800923a:	e000      	b.n	800923e <HAL_SAI_Init+0x1e6>
 800923c:	2301      	movs	r3, #1
 800923e:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8009240:	697a      	ldr	r2, [r7, #20]
 8009242:	4613      	mov	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	005b      	lsls	r3, r3, #1
 800924a:	4619      	mov	r1, r3
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a1b      	ldr	r3, [r3, #32]
 8009250:	68ba      	ldr	r2, [r7, #8]
 8009252:	fb02 f303 	mul.w	r3, r2, r3
 8009256:	021b      	lsls	r3, r3, #8
 8009258:	fbb1 f3f3 	udiv	r3, r1, r3
 800925c:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	4a22      	ldr	r2, [pc, #136]	; (80092ec <HAL_SAI_Init+0x294>)
 8009262:	fba2 2303 	umull	r2, r3, r2, r3
 8009266:	08da      	lsrs	r2, r3, #3
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800926c:	6939      	ldr	r1, [r7, #16]
 800926e:	4b1f      	ldr	r3, [pc, #124]	; (80092ec <HAL_SAI_Init+0x294>)
 8009270:	fba3 2301 	umull	r2, r3, r3, r1
 8009274:	08da      	lsrs	r2, r3, #3
 8009276:	4613      	mov	r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4413      	add	r3, r2
 800927c:	005b      	lsls	r3, r3, #1
 800927e:	1aca      	subs	r2, r1, r3
 8009280:	2a08      	cmp	r2, #8
 8009282:	d904      	bls.n	800928e <HAL_SAI_Init+0x236>
    {
      hsai->Init.Mckdiv += 1U;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009288:	1c5a      	adds	r2, r3, #1
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009292:	2b04      	cmp	r3, #4
 8009294:	d104      	bne.n	80092a0 <HAL_SAI_Init+0x248>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800929a:	085a      	lsrs	r2, r3, #1
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d003      	beq.n	80092b0 <HAL_SAI_Init+0x258>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	2b02      	cmp	r3, #2
 80092ae:	d109      	bne.n	80092c4 <HAL_SAI_Init+0x26c>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d101      	bne.n	80092bc <HAL_SAI_Init+0x264>
 80092b8:	2300      	movs	r3, #0
 80092ba:	e001      	b.n	80092c0 <HAL_SAI_Init+0x268>
 80092bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092c0:	623b      	str	r3, [r7, #32]
 80092c2:	e017      	b.n	80092f4 <HAL_SAI_Init+0x29c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d111      	bne.n	80092f0 <HAL_SAI_Init+0x298>
 80092cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092d0:	e00f      	b.n	80092f2 <HAL_SAI_Init+0x29a>
 80092d2:	bf00      	nop
 80092d4:	40015804 	.word	0x40015804
 80092d8:	58005404 	.word	0x58005404
 80092dc:	40015824 	.word	0x40015824
 80092e0:	40015800 	.word	0x40015800
 80092e4:	58005424 	.word	0x58005424
 80092e8:	58005400 	.word	0x58005400
 80092ec:	cccccccd 	.word	0xcccccccd
 80092f0:	2300      	movs	r3, #0
 80092f2:	623b      	str	r3, [r7, #32]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                            hsai->Init.MckOverSampling);
  }
#else /* SAI_VER_V2_1*/
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	6819      	ldr	r1, [r3, #0]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	4b5b      	ldr	r3, [pc, #364]	; (800946c <HAL_SAI_Init+0x414>)
 8009300:	400b      	ands	r3, r1
 8009302:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	6819      	ldr	r1, [r3, #0]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	685a      	ldr	r2, [r3, #4]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009312:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009318:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800931e:	431a      	orrs	r2, r3
 8009320:	6a3b      	ldr	r3, [r7, #32]
 8009322:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                          ckstr_bits | syncen_bits |                             \
 800932c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	695b      	ldr	r3, [r3, #20]
 8009332:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009338:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933e:	051b      	lsls	r3, r3, #20
 8009340:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009346:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	691b      	ldr	r3, [r3, #16]
 800934c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	430a      	orrs	r2, r1
 8009354:	601a      	str	r2, [r3, #0]
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	6859      	ldr	r1, [r3, #4]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	4b43      	ldr	r3, [pc, #268]	; (8009470 <HAL_SAI_Init+0x418>)
 8009362:	400b      	ands	r3, r1
 8009364:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	6859      	ldr	r1, [r3, #4]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	69da      	ldr	r2, [r3, #28]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009374:	431a      	orrs	r2, r3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800937a:	431a      	orrs	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	430a      	orrs	r2, r1
 8009382:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	6899      	ldr	r1, [r3, #8]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681a      	ldr	r2, [r3, #0]
 800938e:	4b39      	ldr	r3, [pc, #228]	; (8009474 <HAL_SAI_Init+0x41c>)
 8009390:	400b      	ands	r3, r1
 8009392:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	6899      	ldr	r1, [r3, #8]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800939e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80093a4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 80093aa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 80093b0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093b6:	3b01      	subs	r3, #1
 80093b8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80093ba:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	430a      	orrs	r2, r1
 80093c2:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	68d9      	ldr	r1, [r3, #12]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	f24f 0320 	movw	r3, #61472	; 0xf020
 80093d2:	400b      	ands	r3, r1
 80093d4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68d9      	ldr	r1, [r3, #12]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093e4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80093ea:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80093ec:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093f2:	3b01      	subs	r3, #1
 80093f4:	021b      	lsls	r3, r3, #8
 80093f6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	430a      	orrs	r2, r1
 80093fe:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a1c      	ldr	r2, [pc, #112]	; (8009478 <HAL_SAI_Init+0x420>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d004      	beq.n	8009414 <HAL_SAI_Init+0x3bc>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a1b      	ldr	r2, [pc, #108]	; (800947c <HAL_SAI_Init+0x424>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d119      	bne.n	8009448 <HAL_SAI_Init+0x3f0>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009418:	f023 0201 	bic.w	r2, r3, #1
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009426:	2b01      	cmp	r3, #1
 8009428:	d10e      	bne.n	8009448 <HAL_SAI_Init+0x3f0>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009432:	3b01      	subs	r3, #1
 8009434:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009436:	431a      	orrs	r2, r3
 8009438:	69bb      	ldr	r3, [r7, #24]
 800943a:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009440:	f043 0201 	orr.w	r2, r3, #1
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8009460:	2300      	movs	r3, #0
}
 8009462:	4618      	mov	r0, r3
 8009464:	3728      	adds	r7, #40	; 0x28
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
 800946a:	bf00      	nop
 800946c:	f005c010 	.word	0xf005c010
 8009470:	ffff1ff0 	.word	0xffff1ff0
 8009474:	fff88000 	.word	0xfff88000
 8009478:	40015804 	.word	0x40015804
 800947c:	58005404 	.word	0x58005404

08009480 <HAL_SAI_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b086      	sub	sp, #24
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	603b      	str	r3, [r7, #0]
 800948c:	4613      	mov	r3, r2
 800948e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8009490:	f7f9 fcdc 	bl	8002e4c <HAL_GetTick>
 8009494:	6178      	str	r0, [r7, #20]
  uint32_t temp;

  if ((pData == NULL) || (Size == 0U))
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d002      	beq.n	80094a2 <HAL_SAI_Receive+0x22>
 800949c:	88fb      	ldrh	r3, [r7, #6]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d101      	bne.n	80094a6 <HAL_SAI_Receive+0x26>
  {
    return  HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	e0e9      	b.n	800967a <HAL_SAI_Receive+0x1fa>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	f040 80e2 	bne.w	8009678 <HAL_SAI_Receive+0x1f8>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d101      	bne.n	80094c2 <HAL_SAI_Receive+0x42>
 80094be:	2302      	movs	r3, #2
 80094c0:	e0db      	b.n	800967a <HAL_SAI_Receive+0x1fa>
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2201      	movs	r2, #1
 80094c6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	68ba      	ldr	r2, [r7, #8]
 80094ce:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	88fa      	ldrh	r2, [r7, #6]
 80094d4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	88fa      	ldrh	r2, [r7, #6]
 80094dc:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2222      	movs	r2, #34	; 0x22
 80094e4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f040 80ac 	bne.w	8009658 <HAL_SAI_Receive+0x1d8>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800950e:	601a      	str	r2, [r3, #0]
    }

    /* Receive data */
    while (hsai->XferCount > 0U)
 8009510:	e0a2      	b.n	8009658 <HAL_SAI_Receive+0x1d8>
    {
      if ((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_EMPTY)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	695b      	ldr	r3, [r3, #20]
 8009518:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800951c:	2b00      	cmp	r3, #0
 800951e:	d06a      	beq.n	80095f6 <HAL_SAI_Receive+0x176>
      {
        if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009524:	2b40      	cmp	r3, #64	; 0x40
 8009526:	d110      	bne.n	800954a <HAL_SAI_Receive+0xca>
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800952c:	2b00      	cmp	r3, #0
 800952e:	d10c      	bne.n	800954a <HAL_SAI_Receive+0xca>
        {
          *hsai->pBuffPtr = (uint8_t)hsai->Instance->DR;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	69da      	ldr	r2, [r3, #28]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800953a:	b2d2      	uxtb	r2, r2
 800953c:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009542:	1c5a      	adds	r2, r3, #1
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	679a      	str	r2, [r3, #120]	; 0x78
 8009548:	e04c      	b.n	80095e4 <HAL_SAI_Receive+0x164>
        }
        else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800954e:	2b80      	cmp	r3, #128	; 0x80
 8009550:	d819      	bhi.n	8009586 <HAL_SAI_Receive+0x106>
        {
          temp = hsai->Instance->DR;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	69db      	ldr	r3, [r3, #28]
 8009558:	613b      	str	r3, [r7, #16]
          *hsai->pBuffPtr = (uint8_t)temp;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	b2d2      	uxtb	r2, r2
 8009562:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 8);
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	0a1a      	lsrs	r2, r3, #8
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009576:	b2d2      	uxtb	r2, r2
 8009578:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800957e:	1c5a      	adds	r2, r3, #1
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	679a      	str	r2, [r3, #120]	; 0x78
 8009584:	e02e      	b.n	80095e4 <HAL_SAI_Receive+0x164>
        }
        else
        {
          temp = hsai->Instance->DR;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	69db      	ldr	r3, [r3, #28]
 800958c:	613b      	str	r3, [r7, #16]
          *hsai->pBuffPtr = (uint8_t)temp;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	b2d2      	uxtb	r2, r2
 8009596:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800959c:	1c5a      	adds	r2, r3, #1
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 8);
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	0a1a      	lsrs	r2, r3, #8
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095aa:	b2d2      	uxtb	r2, r2
 80095ac:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095b2:	1c5a      	adds	r2, r3, #1
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 16);
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	0c1a      	lsrs	r2, r3, #16
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095c0:	b2d2      	uxtb	r2, r2
 80095c2:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 24);
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	0e1a      	lsrs	r2, r3, #24
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095d6:	b2d2      	uxtb	r2, r2
 80095d8:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	679a      	str	r2, [r3, #120]	; 0x78
        }
        hsai->XferCount--;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 80095ea:	3b01      	subs	r3, #1
 80095ec:	b29a      	uxth	r2, r3
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 80095f4:	e030      	b.n	8009658 <HAL_SAI_Receive+0x1d8>
      }
      else
      {
        /* Check for the Timeout */
        if ((((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) && (Timeout != HAL_MAX_DELAY))
 80095f6:	f7f9 fc29 	bl	8002e4c <HAL_GetTick>
 80095fa:	4602      	mov	r2, r0
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	1ad3      	subs	r3, r2, r3
 8009600:	683a      	ldr	r2, [r7, #0]
 8009602:	429a      	cmp	r2, r3
 8009604:	d302      	bcc.n	800960c <HAL_SAI_Receive+0x18c>
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d125      	bne.n	8009658 <HAL_SAI_Receive+0x1d8>
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009612:	d021      	beq.n	8009658 <HAL_SAI_Receive+0x1d8>
        {
          /* Update error code */
          hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800961a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

          /* Clear all the flags */
          hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800962c:	619a      	str	r2, [r3, #24]

          /* Disable SAI peripheral */
          /* No need to check return value because state update, unlock and error return will be performed later */
          (void) SAI_Disable(hsai);
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f000 f828 	bl	8009684 <SAI_Disable>

          /* Flush the fifo */
          SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	685a      	ldr	r2, [r3, #4]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f042 0208 	orr.w	r2, r2, #8
 8009642:	605a      	str	r2, [r3, #4]

          /* Change the SAI state */
          hsai->State = HAL_SAI_STATE_READY;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2201      	movs	r2, #1
 8009648:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

          /* Process Unlocked */
          __HAL_UNLOCK(hsai);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

          return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e010      	b.n	800967a <HAL_SAI_Receive+0x1fa>
    while (hsai->XferCount > 0U)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 800965e:	2b00      	cmp	r3, #0
 8009660:	f47f af57 	bne.w	8009512 <HAL_SAI_Receive+0x92>
        }
      }
    }

    hsai->State = HAL_SAI_STATE_READY;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 8009674:	2300      	movs	r3, #0
 8009676:	e000      	b.n	800967a <HAL_SAI_Receive+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8009678:	2302      	movs	r3, #2
  }
}
 800967a:	4618      	mov	r0, r3
 800967c:	3718      	adds	r7, #24
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
	...

08009684 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800968c:	4b18      	ldr	r3, [pc, #96]	; (80096f0 <SAI_Disable+0x6c>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a18      	ldr	r2, [pc, #96]	; (80096f4 <SAI_Disable+0x70>)
 8009692:	fba2 2303 	umull	r2, r3, r2, r3
 8009696:	0b1b      	lsrs	r3, r3, #12
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800969c:	2300      	movs	r3, #0
 800969e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80096ae:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d10a      	bne.n	80096cc <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80096bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 80096c6:	2303      	movs	r3, #3
 80096c8:	72fb      	strb	r3, [r7, #11]
      break;
 80096ca:	e009      	b.n	80096e0 <SAI_Disable+0x5c>
    }
    count--;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	3b01      	subs	r3, #1
 80096d0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e7      	bne.n	80096b0 <SAI_Disable+0x2c>

  return status;
 80096e0:	7afb      	ldrb	r3, [r7, #11]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3714      	adds	r7, #20
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr
 80096ee:	bf00      	nop
 80096f0:	24000454 	.word	0x24000454
 80096f4:	95cbec1b 	.word	0x95cbec1b

080096f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d101      	bne.n	800970a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e042      	b.n	8009790 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009710:	2b00      	cmp	r3, #0
 8009712:	d106      	bne.n	8009722 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f001 fd6b 	bl	800b1f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2224      	movs	r2, #36	; 0x24
 8009726:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f022 0201 	bic.w	r2, r2, #1
 8009738:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 f82c 	bl	8009798 <UART_SetConfig>
 8009740:	4603      	mov	r3, r0
 8009742:	2b01      	cmp	r3, #1
 8009744:	d101      	bne.n	800974a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e022      	b.n	8009790 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800974e:	2b00      	cmp	r3, #0
 8009750:	d002      	beq.n	8009758 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 fe7e 	bl	800a454 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009766:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	689a      	ldr	r2, [r3, #8]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009776:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f042 0201 	orr.w	r2, r2, #1
 8009786:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 ff05 	bl	800a598 <UART_CheckIdleState>
 800978e:	4603      	mov	r3, r0
}
 8009790:	4618      	mov	r0, r3
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009798:	b5b0      	push	{r4, r5, r7, lr}
 800979a:	b08e      	sub	sp, #56	; 0x38
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	689a      	ldr	r2, [r3, #8]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	691b      	ldr	r3, [r3, #16]
 80097ae:	431a      	orrs	r2, r3
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	695b      	ldr	r3, [r3, #20]
 80097b4:	431a      	orrs	r2, r3
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	69db      	ldr	r3, [r3, #28]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	4bbf      	ldr	r3, [pc, #764]	; (8009ac4 <UART_SetConfig+0x32c>)
 80097c6:	4013      	ands	r3, r2
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	6812      	ldr	r2, [r2, #0]
 80097cc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80097ce:	430b      	orrs	r3, r1
 80097d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	68da      	ldr	r2, [r3, #12]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	430a      	orrs	r2, r1
 80097e6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	699b      	ldr	r3, [r3, #24]
 80097ec:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4ab5      	ldr	r2, [pc, #724]	; (8009ac8 <UART_SetConfig+0x330>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d004      	beq.n	8009802 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a1b      	ldr	r3, [r3, #32]
 80097fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097fe:	4313      	orrs	r3, r2
 8009800:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	689a      	ldr	r2, [r3, #8]
 8009808:	4bb0      	ldr	r3, [pc, #704]	; (8009acc <UART_SetConfig+0x334>)
 800980a:	4013      	ands	r3, r2
 800980c:	687a      	ldr	r2, [r7, #4]
 800980e:	6812      	ldr	r2, [r2, #0]
 8009810:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009812:	430b      	orrs	r3, r1
 8009814:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800981c:	f023 010f 	bic.w	r1, r3, #15
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	430a      	orrs	r2, r1
 800982a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4aa7      	ldr	r2, [pc, #668]	; (8009ad0 <UART_SetConfig+0x338>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d176      	bne.n	8009924 <UART_SetConfig+0x18c>
 8009836:	4ba7      	ldr	r3, [pc, #668]	; (8009ad4 <UART_SetConfig+0x33c>)
 8009838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800983a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800983e:	2b28      	cmp	r3, #40	; 0x28
 8009840:	d86c      	bhi.n	800991c <UART_SetConfig+0x184>
 8009842:	a201      	add	r2, pc, #4	; (adr r2, 8009848 <UART_SetConfig+0xb0>)
 8009844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009848:	080098ed 	.word	0x080098ed
 800984c:	0800991d 	.word	0x0800991d
 8009850:	0800991d 	.word	0x0800991d
 8009854:	0800991d 	.word	0x0800991d
 8009858:	0800991d 	.word	0x0800991d
 800985c:	0800991d 	.word	0x0800991d
 8009860:	0800991d 	.word	0x0800991d
 8009864:	0800991d 	.word	0x0800991d
 8009868:	080098f5 	.word	0x080098f5
 800986c:	0800991d 	.word	0x0800991d
 8009870:	0800991d 	.word	0x0800991d
 8009874:	0800991d 	.word	0x0800991d
 8009878:	0800991d 	.word	0x0800991d
 800987c:	0800991d 	.word	0x0800991d
 8009880:	0800991d 	.word	0x0800991d
 8009884:	0800991d 	.word	0x0800991d
 8009888:	080098fd 	.word	0x080098fd
 800988c:	0800991d 	.word	0x0800991d
 8009890:	0800991d 	.word	0x0800991d
 8009894:	0800991d 	.word	0x0800991d
 8009898:	0800991d 	.word	0x0800991d
 800989c:	0800991d 	.word	0x0800991d
 80098a0:	0800991d 	.word	0x0800991d
 80098a4:	0800991d 	.word	0x0800991d
 80098a8:	08009905 	.word	0x08009905
 80098ac:	0800991d 	.word	0x0800991d
 80098b0:	0800991d 	.word	0x0800991d
 80098b4:	0800991d 	.word	0x0800991d
 80098b8:	0800991d 	.word	0x0800991d
 80098bc:	0800991d 	.word	0x0800991d
 80098c0:	0800991d 	.word	0x0800991d
 80098c4:	0800991d 	.word	0x0800991d
 80098c8:	0800990d 	.word	0x0800990d
 80098cc:	0800991d 	.word	0x0800991d
 80098d0:	0800991d 	.word	0x0800991d
 80098d4:	0800991d 	.word	0x0800991d
 80098d8:	0800991d 	.word	0x0800991d
 80098dc:	0800991d 	.word	0x0800991d
 80098e0:	0800991d 	.word	0x0800991d
 80098e4:	0800991d 	.word	0x0800991d
 80098e8:	08009915 	.word	0x08009915
 80098ec:	2301      	movs	r3, #1
 80098ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098f2:	e326      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80098f4:	2304      	movs	r3, #4
 80098f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098fa:	e322      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80098fc:	2308      	movs	r3, #8
 80098fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009902:	e31e      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009904:	2310      	movs	r3, #16
 8009906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800990a:	e31a      	b.n	8009f42 <UART_SetConfig+0x7aa>
 800990c:	2320      	movs	r3, #32
 800990e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009912:	e316      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009914:	2340      	movs	r3, #64	; 0x40
 8009916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800991a:	e312      	b.n	8009f42 <UART_SetConfig+0x7aa>
 800991c:	2380      	movs	r3, #128	; 0x80
 800991e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009922:	e30e      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a6b      	ldr	r2, [pc, #428]	; (8009ad8 <UART_SetConfig+0x340>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d130      	bne.n	8009990 <UART_SetConfig+0x1f8>
 800992e:	4b69      	ldr	r3, [pc, #420]	; (8009ad4 <UART_SetConfig+0x33c>)
 8009930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009932:	f003 0307 	and.w	r3, r3, #7
 8009936:	2b05      	cmp	r3, #5
 8009938:	d826      	bhi.n	8009988 <UART_SetConfig+0x1f0>
 800993a:	a201      	add	r2, pc, #4	; (adr r2, 8009940 <UART_SetConfig+0x1a8>)
 800993c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009940:	08009959 	.word	0x08009959
 8009944:	08009961 	.word	0x08009961
 8009948:	08009969 	.word	0x08009969
 800994c:	08009971 	.word	0x08009971
 8009950:	08009979 	.word	0x08009979
 8009954:	08009981 	.word	0x08009981
 8009958:	2300      	movs	r3, #0
 800995a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800995e:	e2f0      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009960:	2304      	movs	r3, #4
 8009962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009966:	e2ec      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009968:	2308      	movs	r3, #8
 800996a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800996e:	e2e8      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009970:	2310      	movs	r3, #16
 8009972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009976:	e2e4      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009978:	2320      	movs	r3, #32
 800997a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800997e:	e2e0      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009980:	2340      	movs	r3, #64	; 0x40
 8009982:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009986:	e2dc      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009988:	2380      	movs	r3, #128	; 0x80
 800998a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800998e:	e2d8      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a51      	ldr	r2, [pc, #324]	; (8009adc <UART_SetConfig+0x344>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d130      	bne.n	80099fc <UART_SetConfig+0x264>
 800999a:	4b4e      	ldr	r3, [pc, #312]	; (8009ad4 <UART_SetConfig+0x33c>)
 800999c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800999e:	f003 0307 	and.w	r3, r3, #7
 80099a2:	2b05      	cmp	r3, #5
 80099a4:	d826      	bhi.n	80099f4 <UART_SetConfig+0x25c>
 80099a6:	a201      	add	r2, pc, #4	; (adr r2, 80099ac <UART_SetConfig+0x214>)
 80099a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ac:	080099c5 	.word	0x080099c5
 80099b0:	080099cd 	.word	0x080099cd
 80099b4:	080099d5 	.word	0x080099d5
 80099b8:	080099dd 	.word	0x080099dd
 80099bc:	080099e5 	.word	0x080099e5
 80099c0:	080099ed 	.word	0x080099ed
 80099c4:	2300      	movs	r3, #0
 80099c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099ca:	e2ba      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099cc:	2304      	movs	r3, #4
 80099ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099d2:	e2b6      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099d4:	2308      	movs	r3, #8
 80099d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099da:	e2b2      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099dc:	2310      	movs	r3, #16
 80099de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099e2:	e2ae      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099e4:	2320      	movs	r3, #32
 80099e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099ea:	e2aa      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099ec:	2340      	movs	r3, #64	; 0x40
 80099ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099f2:	e2a6      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099f4:	2380      	movs	r3, #128	; 0x80
 80099f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099fa:	e2a2      	b.n	8009f42 <UART_SetConfig+0x7aa>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a37      	ldr	r2, [pc, #220]	; (8009ae0 <UART_SetConfig+0x348>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d130      	bne.n	8009a68 <UART_SetConfig+0x2d0>
 8009a06:	4b33      	ldr	r3, [pc, #204]	; (8009ad4 <UART_SetConfig+0x33c>)
 8009a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a0a:	f003 0307 	and.w	r3, r3, #7
 8009a0e:	2b05      	cmp	r3, #5
 8009a10:	d826      	bhi.n	8009a60 <UART_SetConfig+0x2c8>
 8009a12:	a201      	add	r2, pc, #4	; (adr r2, 8009a18 <UART_SetConfig+0x280>)
 8009a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a18:	08009a31 	.word	0x08009a31
 8009a1c:	08009a39 	.word	0x08009a39
 8009a20:	08009a41 	.word	0x08009a41
 8009a24:	08009a49 	.word	0x08009a49
 8009a28:	08009a51 	.word	0x08009a51
 8009a2c:	08009a59 	.word	0x08009a59
 8009a30:	2300      	movs	r3, #0
 8009a32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a36:	e284      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a38:	2304      	movs	r3, #4
 8009a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a3e:	e280      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a40:	2308      	movs	r3, #8
 8009a42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a46:	e27c      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a48:	2310      	movs	r3, #16
 8009a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a4e:	e278      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a50:	2320      	movs	r3, #32
 8009a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a56:	e274      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a58:	2340      	movs	r3, #64	; 0x40
 8009a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a5e:	e270      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a60:	2380      	movs	r3, #128	; 0x80
 8009a62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a66:	e26c      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a1d      	ldr	r2, [pc, #116]	; (8009ae4 <UART_SetConfig+0x34c>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d142      	bne.n	8009af8 <UART_SetConfig+0x360>
 8009a72:	4b18      	ldr	r3, [pc, #96]	; (8009ad4 <UART_SetConfig+0x33c>)
 8009a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a76:	f003 0307 	and.w	r3, r3, #7
 8009a7a:	2b05      	cmp	r3, #5
 8009a7c:	d838      	bhi.n	8009af0 <UART_SetConfig+0x358>
 8009a7e:	a201      	add	r2, pc, #4	; (adr r2, 8009a84 <UART_SetConfig+0x2ec>)
 8009a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a84:	08009a9d 	.word	0x08009a9d
 8009a88:	08009aa5 	.word	0x08009aa5
 8009a8c:	08009aad 	.word	0x08009aad
 8009a90:	08009ab5 	.word	0x08009ab5
 8009a94:	08009abd 	.word	0x08009abd
 8009a98:	08009ae9 	.word	0x08009ae9
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aa2:	e24e      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009aa4:	2304      	movs	r3, #4
 8009aa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aaa:	e24a      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009aac:	2308      	movs	r3, #8
 8009aae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ab2:	e246      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ab4:	2310      	movs	r3, #16
 8009ab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aba:	e242      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009abc:	2320      	movs	r3, #32
 8009abe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ac2:	e23e      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ac4:	cfff69f3 	.word	0xcfff69f3
 8009ac8:	58000c00 	.word	0x58000c00
 8009acc:	11fff4ff 	.word	0x11fff4ff
 8009ad0:	40011000 	.word	0x40011000
 8009ad4:	58024400 	.word	0x58024400
 8009ad8:	40004400 	.word	0x40004400
 8009adc:	40004800 	.word	0x40004800
 8009ae0:	40004c00 	.word	0x40004c00
 8009ae4:	40005000 	.word	0x40005000
 8009ae8:	2340      	movs	r3, #64	; 0x40
 8009aea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aee:	e228      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009af0:	2380      	movs	r3, #128	; 0x80
 8009af2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009af6:	e224      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4ab1      	ldr	r2, [pc, #708]	; (8009dc4 <UART_SetConfig+0x62c>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d176      	bne.n	8009bf0 <UART_SetConfig+0x458>
 8009b02:	4bb1      	ldr	r3, [pc, #708]	; (8009dc8 <UART_SetConfig+0x630>)
 8009b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b0a:	2b28      	cmp	r3, #40	; 0x28
 8009b0c:	d86c      	bhi.n	8009be8 <UART_SetConfig+0x450>
 8009b0e:	a201      	add	r2, pc, #4	; (adr r2, 8009b14 <UART_SetConfig+0x37c>)
 8009b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b14:	08009bb9 	.word	0x08009bb9
 8009b18:	08009be9 	.word	0x08009be9
 8009b1c:	08009be9 	.word	0x08009be9
 8009b20:	08009be9 	.word	0x08009be9
 8009b24:	08009be9 	.word	0x08009be9
 8009b28:	08009be9 	.word	0x08009be9
 8009b2c:	08009be9 	.word	0x08009be9
 8009b30:	08009be9 	.word	0x08009be9
 8009b34:	08009bc1 	.word	0x08009bc1
 8009b38:	08009be9 	.word	0x08009be9
 8009b3c:	08009be9 	.word	0x08009be9
 8009b40:	08009be9 	.word	0x08009be9
 8009b44:	08009be9 	.word	0x08009be9
 8009b48:	08009be9 	.word	0x08009be9
 8009b4c:	08009be9 	.word	0x08009be9
 8009b50:	08009be9 	.word	0x08009be9
 8009b54:	08009bc9 	.word	0x08009bc9
 8009b58:	08009be9 	.word	0x08009be9
 8009b5c:	08009be9 	.word	0x08009be9
 8009b60:	08009be9 	.word	0x08009be9
 8009b64:	08009be9 	.word	0x08009be9
 8009b68:	08009be9 	.word	0x08009be9
 8009b6c:	08009be9 	.word	0x08009be9
 8009b70:	08009be9 	.word	0x08009be9
 8009b74:	08009bd1 	.word	0x08009bd1
 8009b78:	08009be9 	.word	0x08009be9
 8009b7c:	08009be9 	.word	0x08009be9
 8009b80:	08009be9 	.word	0x08009be9
 8009b84:	08009be9 	.word	0x08009be9
 8009b88:	08009be9 	.word	0x08009be9
 8009b8c:	08009be9 	.word	0x08009be9
 8009b90:	08009be9 	.word	0x08009be9
 8009b94:	08009bd9 	.word	0x08009bd9
 8009b98:	08009be9 	.word	0x08009be9
 8009b9c:	08009be9 	.word	0x08009be9
 8009ba0:	08009be9 	.word	0x08009be9
 8009ba4:	08009be9 	.word	0x08009be9
 8009ba8:	08009be9 	.word	0x08009be9
 8009bac:	08009be9 	.word	0x08009be9
 8009bb0:	08009be9 	.word	0x08009be9
 8009bb4:	08009be1 	.word	0x08009be1
 8009bb8:	2301      	movs	r3, #1
 8009bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bbe:	e1c0      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009bc0:	2304      	movs	r3, #4
 8009bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bc6:	e1bc      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009bc8:	2308      	movs	r3, #8
 8009bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bce:	e1b8      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009bd0:	2310      	movs	r3, #16
 8009bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bd6:	e1b4      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009bd8:	2320      	movs	r3, #32
 8009bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bde:	e1b0      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009be0:	2340      	movs	r3, #64	; 0x40
 8009be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009be6:	e1ac      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009be8:	2380      	movs	r3, #128	; 0x80
 8009bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bee:	e1a8      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a75      	ldr	r2, [pc, #468]	; (8009dcc <UART_SetConfig+0x634>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d130      	bne.n	8009c5c <UART_SetConfig+0x4c4>
 8009bfa:	4b73      	ldr	r3, [pc, #460]	; (8009dc8 <UART_SetConfig+0x630>)
 8009bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bfe:	f003 0307 	and.w	r3, r3, #7
 8009c02:	2b05      	cmp	r3, #5
 8009c04:	d826      	bhi.n	8009c54 <UART_SetConfig+0x4bc>
 8009c06:	a201      	add	r2, pc, #4	; (adr r2, 8009c0c <UART_SetConfig+0x474>)
 8009c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c0c:	08009c25 	.word	0x08009c25
 8009c10:	08009c2d 	.word	0x08009c2d
 8009c14:	08009c35 	.word	0x08009c35
 8009c18:	08009c3d 	.word	0x08009c3d
 8009c1c:	08009c45 	.word	0x08009c45
 8009c20:	08009c4d 	.word	0x08009c4d
 8009c24:	2300      	movs	r3, #0
 8009c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c2a:	e18a      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c2c:	2304      	movs	r3, #4
 8009c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c32:	e186      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c34:	2308      	movs	r3, #8
 8009c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c3a:	e182      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c3c:	2310      	movs	r3, #16
 8009c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c42:	e17e      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c44:	2320      	movs	r3, #32
 8009c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c4a:	e17a      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c4c:	2340      	movs	r3, #64	; 0x40
 8009c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c52:	e176      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c54:	2380      	movs	r3, #128	; 0x80
 8009c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c5a:	e172      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a5b      	ldr	r2, [pc, #364]	; (8009dd0 <UART_SetConfig+0x638>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d130      	bne.n	8009cc8 <UART_SetConfig+0x530>
 8009c66:	4b58      	ldr	r3, [pc, #352]	; (8009dc8 <UART_SetConfig+0x630>)
 8009c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c6a:	f003 0307 	and.w	r3, r3, #7
 8009c6e:	2b05      	cmp	r3, #5
 8009c70:	d826      	bhi.n	8009cc0 <UART_SetConfig+0x528>
 8009c72:	a201      	add	r2, pc, #4	; (adr r2, 8009c78 <UART_SetConfig+0x4e0>)
 8009c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c78:	08009c91 	.word	0x08009c91
 8009c7c:	08009c99 	.word	0x08009c99
 8009c80:	08009ca1 	.word	0x08009ca1
 8009c84:	08009ca9 	.word	0x08009ca9
 8009c88:	08009cb1 	.word	0x08009cb1
 8009c8c:	08009cb9 	.word	0x08009cb9
 8009c90:	2300      	movs	r3, #0
 8009c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c96:	e154      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009c98:	2304      	movs	r3, #4
 8009c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c9e:	e150      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ca0:	2308      	movs	r3, #8
 8009ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ca6:	e14c      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ca8:	2310      	movs	r3, #16
 8009caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cae:	e148      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009cb0:	2320      	movs	r3, #32
 8009cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cb6:	e144      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009cb8:	2340      	movs	r3, #64	; 0x40
 8009cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cbe:	e140      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009cc0:	2380      	movs	r3, #128	; 0x80
 8009cc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cc6:	e13c      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a41      	ldr	r2, [pc, #260]	; (8009dd4 <UART_SetConfig+0x63c>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	f040 8082 	bne.w	8009dd8 <UART_SetConfig+0x640>
 8009cd4:	4b3c      	ldr	r3, [pc, #240]	; (8009dc8 <UART_SetConfig+0x630>)
 8009cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009cdc:	2b28      	cmp	r3, #40	; 0x28
 8009cde:	d86d      	bhi.n	8009dbc <UART_SetConfig+0x624>
 8009ce0:	a201      	add	r2, pc, #4	; (adr r2, 8009ce8 <UART_SetConfig+0x550>)
 8009ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce6:	bf00      	nop
 8009ce8:	08009d8d 	.word	0x08009d8d
 8009cec:	08009dbd 	.word	0x08009dbd
 8009cf0:	08009dbd 	.word	0x08009dbd
 8009cf4:	08009dbd 	.word	0x08009dbd
 8009cf8:	08009dbd 	.word	0x08009dbd
 8009cfc:	08009dbd 	.word	0x08009dbd
 8009d00:	08009dbd 	.word	0x08009dbd
 8009d04:	08009dbd 	.word	0x08009dbd
 8009d08:	08009d95 	.word	0x08009d95
 8009d0c:	08009dbd 	.word	0x08009dbd
 8009d10:	08009dbd 	.word	0x08009dbd
 8009d14:	08009dbd 	.word	0x08009dbd
 8009d18:	08009dbd 	.word	0x08009dbd
 8009d1c:	08009dbd 	.word	0x08009dbd
 8009d20:	08009dbd 	.word	0x08009dbd
 8009d24:	08009dbd 	.word	0x08009dbd
 8009d28:	08009d9d 	.word	0x08009d9d
 8009d2c:	08009dbd 	.word	0x08009dbd
 8009d30:	08009dbd 	.word	0x08009dbd
 8009d34:	08009dbd 	.word	0x08009dbd
 8009d38:	08009dbd 	.word	0x08009dbd
 8009d3c:	08009dbd 	.word	0x08009dbd
 8009d40:	08009dbd 	.word	0x08009dbd
 8009d44:	08009dbd 	.word	0x08009dbd
 8009d48:	08009da5 	.word	0x08009da5
 8009d4c:	08009dbd 	.word	0x08009dbd
 8009d50:	08009dbd 	.word	0x08009dbd
 8009d54:	08009dbd 	.word	0x08009dbd
 8009d58:	08009dbd 	.word	0x08009dbd
 8009d5c:	08009dbd 	.word	0x08009dbd
 8009d60:	08009dbd 	.word	0x08009dbd
 8009d64:	08009dbd 	.word	0x08009dbd
 8009d68:	08009dad 	.word	0x08009dad
 8009d6c:	08009dbd 	.word	0x08009dbd
 8009d70:	08009dbd 	.word	0x08009dbd
 8009d74:	08009dbd 	.word	0x08009dbd
 8009d78:	08009dbd 	.word	0x08009dbd
 8009d7c:	08009dbd 	.word	0x08009dbd
 8009d80:	08009dbd 	.word	0x08009dbd
 8009d84:	08009dbd 	.word	0x08009dbd
 8009d88:	08009db5 	.word	0x08009db5
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d92:	e0d6      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009d94:	2304      	movs	r3, #4
 8009d96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d9a:	e0d2      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009d9c:	2308      	movs	r3, #8
 8009d9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009da2:	e0ce      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009da4:	2310      	movs	r3, #16
 8009da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009daa:	e0ca      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009dac:	2320      	movs	r3, #32
 8009dae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009db2:	e0c6      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009db4:	2340      	movs	r3, #64	; 0x40
 8009db6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dba:	e0c2      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009dbc:	2380      	movs	r3, #128	; 0x80
 8009dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dc2:	e0be      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009dc4:	40011400 	.word	0x40011400
 8009dc8:	58024400 	.word	0x58024400
 8009dcc:	40007800 	.word	0x40007800
 8009dd0:	40007c00 	.word	0x40007c00
 8009dd4:	40011800 	.word	0x40011800
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4aad      	ldr	r2, [pc, #692]	; (800a094 <UART_SetConfig+0x8fc>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d176      	bne.n	8009ed0 <UART_SetConfig+0x738>
 8009de2:	4bad      	ldr	r3, [pc, #692]	; (800a098 <UART_SetConfig+0x900>)
 8009de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009de6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009dea:	2b28      	cmp	r3, #40	; 0x28
 8009dec:	d86c      	bhi.n	8009ec8 <UART_SetConfig+0x730>
 8009dee:	a201      	add	r2, pc, #4	; (adr r2, 8009df4 <UART_SetConfig+0x65c>)
 8009df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df4:	08009e99 	.word	0x08009e99
 8009df8:	08009ec9 	.word	0x08009ec9
 8009dfc:	08009ec9 	.word	0x08009ec9
 8009e00:	08009ec9 	.word	0x08009ec9
 8009e04:	08009ec9 	.word	0x08009ec9
 8009e08:	08009ec9 	.word	0x08009ec9
 8009e0c:	08009ec9 	.word	0x08009ec9
 8009e10:	08009ec9 	.word	0x08009ec9
 8009e14:	08009ea1 	.word	0x08009ea1
 8009e18:	08009ec9 	.word	0x08009ec9
 8009e1c:	08009ec9 	.word	0x08009ec9
 8009e20:	08009ec9 	.word	0x08009ec9
 8009e24:	08009ec9 	.word	0x08009ec9
 8009e28:	08009ec9 	.word	0x08009ec9
 8009e2c:	08009ec9 	.word	0x08009ec9
 8009e30:	08009ec9 	.word	0x08009ec9
 8009e34:	08009ea9 	.word	0x08009ea9
 8009e38:	08009ec9 	.word	0x08009ec9
 8009e3c:	08009ec9 	.word	0x08009ec9
 8009e40:	08009ec9 	.word	0x08009ec9
 8009e44:	08009ec9 	.word	0x08009ec9
 8009e48:	08009ec9 	.word	0x08009ec9
 8009e4c:	08009ec9 	.word	0x08009ec9
 8009e50:	08009ec9 	.word	0x08009ec9
 8009e54:	08009eb1 	.word	0x08009eb1
 8009e58:	08009ec9 	.word	0x08009ec9
 8009e5c:	08009ec9 	.word	0x08009ec9
 8009e60:	08009ec9 	.word	0x08009ec9
 8009e64:	08009ec9 	.word	0x08009ec9
 8009e68:	08009ec9 	.word	0x08009ec9
 8009e6c:	08009ec9 	.word	0x08009ec9
 8009e70:	08009ec9 	.word	0x08009ec9
 8009e74:	08009eb9 	.word	0x08009eb9
 8009e78:	08009ec9 	.word	0x08009ec9
 8009e7c:	08009ec9 	.word	0x08009ec9
 8009e80:	08009ec9 	.word	0x08009ec9
 8009e84:	08009ec9 	.word	0x08009ec9
 8009e88:	08009ec9 	.word	0x08009ec9
 8009e8c:	08009ec9 	.word	0x08009ec9
 8009e90:	08009ec9 	.word	0x08009ec9
 8009e94:	08009ec1 	.word	0x08009ec1
 8009e98:	2301      	movs	r3, #1
 8009e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e9e:	e050      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ea0:	2304      	movs	r3, #4
 8009ea2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ea6:	e04c      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ea8:	2308      	movs	r3, #8
 8009eaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eae:	e048      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009eb0:	2310      	movs	r3, #16
 8009eb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eb6:	e044      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009eb8:	2320      	movs	r3, #32
 8009eba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ebe:	e040      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ec0:	2340      	movs	r3, #64	; 0x40
 8009ec2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ec6:	e03c      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ec8:	2380      	movs	r3, #128	; 0x80
 8009eca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ece:	e038      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a71      	ldr	r2, [pc, #452]	; (800a09c <UART_SetConfig+0x904>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d130      	bne.n	8009f3c <UART_SetConfig+0x7a4>
 8009eda:	4b6f      	ldr	r3, [pc, #444]	; (800a098 <UART_SetConfig+0x900>)
 8009edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ede:	f003 0307 	and.w	r3, r3, #7
 8009ee2:	2b05      	cmp	r3, #5
 8009ee4:	d826      	bhi.n	8009f34 <UART_SetConfig+0x79c>
 8009ee6:	a201      	add	r2, pc, #4	; (adr r2, 8009eec <UART_SetConfig+0x754>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009f05 	.word	0x08009f05
 8009ef0:	08009f0d 	.word	0x08009f0d
 8009ef4:	08009f15 	.word	0x08009f15
 8009ef8:	08009f1d 	.word	0x08009f1d
 8009efc:	08009f25 	.word	0x08009f25
 8009f00:	08009f2d 	.word	0x08009f2d
 8009f04:	2302      	movs	r3, #2
 8009f06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f0a:	e01a      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f0c:	2304      	movs	r3, #4
 8009f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f12:	e016      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f14:	2308      	movs	r3, #8
 8009f16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f1a:	e012      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f1c:	2310      	movs	r3, #16
 8009f1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f22:	e00e      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f24:	2320      	movs	r3, #32
 8009f26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f2a:	e00a      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f2c:	2340      	movs	r3, #64	; 0x40
 8009f2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f32:	e006      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f34:	2380      	movs	r3, #128	; 0x80
 8009f36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f3a:	e002      	b.n	8009f42 <UART_SetConfig+0x7aa>
 8009f3c:	2380      	movs	r3, #128	; 0x80
 8009f3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a55      	ldr	r2, [pc, #340]	; (800a09c <UART_SetConfig+0x904>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	f040 80f0 	bne.w	800a12e <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f4e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f52:	2b20      	cmp	r3, #32
 8009f54:	dc46      	bgt.n	8009fe4 <UART_SetConfig+0x84c>
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	db75      	blt.n	800a046 <UART_SetConfig+0x8ae>
 8009f5a:	3b02      	subs	r3, #2
 8009f5c:	2b1e      	cmp	r3, #30
 8009f5e:	d872      	bhi.n	800a046 <UART_SetConfig+0x8ae>
 8009f60:	a201      	add	r2, pc, #4	; (adr r2, 8009f68 <UART_SetConfig+0x7d0>)
 8009f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f66:	bf00      	nop
 8009f68:	08009feb 	.word	0x08009feb
 8009f6c:	0800a047 	.word	0x0800a047
 8009f70:	08009ff3 	.word	0x08009ff3
 8009f74:	0800a047 	.word	0x0800a047
 8009f78:	0800a047 	.word	0x0800a047
 8009f7c:	0800a047 	.word	0x0800a047
 8009f80:	0800a003 	.word	0x0800a003
 8009f84:	0800a047 	.word	0x0800a047
 8009f88:	0800a047 	.word	0x0800a047
 8009f8c:	0800a047 	.word	0x0800a047
 8009f90:	0800a047 	.word	0x0800a047
 8009f94:	0800a047 	.word	0x0800a047
 8009f98:	0800a047 	.word	0x0800a047
 8009f9c:	0800a047 	.word	0x0800a047
 8009fa0:	0800a013 	.word	0x0800a013
 8009fa4:	0800a047 	.word	0x0800a047
 8009fa8:	0800a047 	.word	0x0800a047
 8009fac:	0800a047 	.word	0x0800a047
 8009fb0:	0800a047 	.word	0x0800a047
 8009fb4:	0800a047 	.word	0x0800a047
 8009fb8:	0800a047 	.word	0x0800a047
 8009fbc:	0800a047 	.word	0x0800a047
 8009fc0:	0800a047 	.word	0x0800a047
 8009fc4:	0800a047 	.word	0x0800a047
 8009fc8:	0800a047 	.word	0x0800a047
 8009fcc:	0800a047 	.word	0x0800a047
 8009fd0:	0800a047 	.word	0x0800a047
 8009fd4:	0800a047 	.word	0x0800a047
 8009fd8:	0800a047 	.word	0x0800a047
 8009fdc:	0800a047 	.word	0x0800a047
 8009fe0:	0800a039 	.word	0x0800a039
 8009fe4:	2b40      	cmp	r3, #64	; 0x40
 8009fe6:	d02a      	beq.n	800a03e <UART_SetConfig+0x8a6>
 8009fe8:	e02d      	b.n	800a046 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009fea:	f7fe fac1 	bl	8008570 <HAL_RCCEx_GetD3PCLK1Freq>
 8009fee:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009ff0:	e02f      	b.n	800a052 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ff2:	f107 0314 	add.w	r3, r7, #20
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe fad0 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ffc:	69bb      	ldr	r3, [r7, #24]
 8009ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a000:	e027      	b.n	800a052 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a002:	f107 0308 	add.w	r3, r7, #8
 800a006:	4618      	mov	r0, r3
 800a008:	f7fe fc1c 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a010:	e01f      	b.n	800a052 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a012:	4b21      	ldr	r3, [pc, #132]	; (800a098 <UART_SetConfig+0x900>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 0320 	and.w	r3, r3, #32
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d009      	beq.n	800a032 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a01e:	4b1e      	ldr	r3, [pc, #120]	; (800a098 <UART_SetConfig+0x900>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	08db      	lsrs	r3, r3, #3
 800a024:	f003 0303 	and.w	r3, r3, #3
 800a028:	4a1d      	ldr	r2, [pc, #116]	; (800a0a0 <UART_SetConfig+0x908>)
 800a02a:	fa22 f303 	lsr.w	r3, r2, r3
 800a02e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a030:	e00f      	b.n	800a052 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 800a032:	4b1b      	ldr	r3, [pc, #108]	; (800a0a0 <UART_SetConfig+0x908>)
 800a034:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a036:	e00c      	b.n	800a052 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a038:	4b1a      	ldr	r3, [pc, #104]	; (800a0a4 <UART_SetConfig+0x90c>)
 800a03a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a03c:	e009      	b.n	800a052 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a03e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a042:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a044:	e005      	b.n	800a052 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 800a046:	2300      	movs	r3, #0
 800a048:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a04a:	2301      	movs	r3, #1
 800a04c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a050:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a054:	2b00      	cmp	r3, #0
 800a056:	f000 81e6 	beq.w	800a426 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a05e:	4a12      	ldr	r2, [pc, #72]	; (800a0a8 <UART_SetConfig+0x910>)
 800a060:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a064:	461a      	mov	r2, r3
 800a066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a068:	fbb3 f3f2 	udiv	r3, r3, r2
 800a06c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685a      	ldr	r2, [r3, #4]
 800a072:	4613      	mov	r3, r2
 800a074:	005b      	lsls	r3, r3, #1
 800a076:	4413      	add	r3, r2
 800a078:	6a3a      	ldr	r2, [r7, #32]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d305      	bcc.n	800a08a <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a084:	6a3a      	ldr	r2, [r7, #32]
 800a086:	429a      	cmp	r2, r3
 800a088:	d910      	bls.n	800a0ac <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a090:	e1c9      	b.n	800a426 <UART_SetConfig+0xc8e>
 800a092:	bf00      	nop
 800a094:	40011c00 	.word	0x40011c00
 800a098:	58024400 	.word	0x58024400
 800a09c:	58000c00 	.word	0x58000c00
 800a0a0:	03d09000 	.word	0x03d09000
 800a0a4:	003d0900 	.word	0x003d0900
 800a0a8:	0800d9ac 	.word	0x0800d9ac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f04f 0100 	mov.w	r1, #0
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0b8:	4ac1      	ldr	r2, [pc, #772]	; (800a3c0 <UART_SetConfig+0xc28>)
 800a0ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0be:	b29a      	uxth	r2, r3
 800a0c0:	f04f 0300 	mov.w	r3, #0
 800a0c4:	f7f6 f924 	bl	8000310 <__aeabi_uldivmod>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	4610      	mov	r0, r2
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	f04f 0200 	mov.w	r2, #0
 800a0d4:	f04f 0300 	mov.w	r3, #0
 800a0d8:	020b      	lsls	r3, r1, #8
 800a0da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0de:	0202      	lsls	r2, r0, #8
 800a0e0:	6879      	ldr	r1, [r7, #4]
 800a0e2:	6849      	ldr	r1, [r1, #4]
 800a0e4:	0849      	lsrs	r1, r1, #1
 800a0e6:	4608      	mov	r0, r1
 800a0e8:	f04f 0100 	mov.w	r1, #0
 800a0ec:	1814      	adds	r4, r2, r0
 800a0ee:	eb43 0501 	adc.w	r5, r3, r1
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	f04f 0300 	mov.w	r3, #0
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	4629      	mov	r1, r5
 800a100:	f7f6 f906 	bl	8000310 <__aeabi_uldivmod>
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	4613      	mov	r3, r2
 800a10a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a10e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a112:	d308      	bcc.n	800a126 <UART_SetConfig+0x98e>
 800a114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a116:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a11a:	d204      	bcs.n	800a126 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a122:	60da      	str	r2, [r3, #12]
 800a124:	e17f      	b.n	800a426 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a12c:	e17b      	b.n	800a426 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	69db      	ldr	r3, [r3, #28]
 800a132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a136:	f040 80bd 	bne.w	800a2b4 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 800a13a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a13e:	2b20      	cmp	r3, #32
 800a140:	dc48      	bgt.n	800a1d4 <UART_SetConfig+0xa3c>
 800a142:	2b00      	cmp	r3, #0
 800a144:	db7b      	blt.n	800a23e <UART_SetConfig+0xaa6>
 800a146:	2b20      	cmp	r3, #32
 800a148:	d879      	bhi.n	800a23e <UART_SetConfig+0xaa6>
 800a14a:	a201      	add	r2, pc, #4	; (adr r2, 800a150 <UART_SetConfig+0x9b8>)
 800a14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a150:	0800a1db 	.word	0x0800a1db
 800a154:	0800a1e3 	.word	0x0800a1e3
 800a158:	0800a23f 	.word	0x0800a23f
 800a15c:	0800a23f 	.word	0x0800a23f
 800a160:	0800a1eb 	.word	0x0800a1eb
 800a164:	0800a23f 	.word	0x0800a23f
 800a168:	0800a23f 	.word	0x0800a23f
 800a16c:	0800a23f 	.word	0x0800a23f
 800a170:	0800a1fb 	.word	0x0800a1fb
 800a174:	0800a23f 	.word	0x0800a23f
 800a178:	0800a23f 	.word	0x0800a23f
 800a17c:	0800a23f 	.word	0x0800a23f
 800a180:	0800a23f 	.word	0x0800a23f
 800a184:	0800a23f 	.word	0x0800a23f
 800a188:	0800a23f 	.word	0x0800a23f
 800a18c:	0800a23f 	.word	0x0800a23f
 800a190:	0800a20b 	.word	0x0800a20b
 800a194:	0800a23f 	.word	0x0800a23f
 800a198:	0800a23f 	.word	0x0800a23f
 800a19c:	0800a23f 	.word	0x0800a23f
 800a1a0:	0800a23f 	.word	0x0800a23f
 800a1a4:	0800a23f 	.word	0x0800a23f
 800a1a8:	0800a23f 	.word	0x0800a23f
 800a1ac:	0800a23f 	.word	0x0800a23f
 800a1b0:	0800a23f 	.word	0x0800a23f
 800a1b4:	0800a23f 	.word	0x0800a23f
 800a1b8:	0800a23f 	.word	0x0800a23f
 800a1bc:	0800a23f 	.word	0x0800a23f
 800a1c0:	0800a23f 	.word	0x0800a23f
 800a1c4:	0800a23f 	.word	0x0800a23f
 800a1c8:	0800a23f 	.word	0x0800a23f
 800a1cc:	0800a23f 	.word	0x0800a23f
 800a1d0:	0800a231 	.word	0x0800a231
 800a1d4:	2b40      	cmp	r3, #64	; 0x40
 800a1d6:	d02e      	beq.n	800a236 <UART_SetConfig+0xa9e>
 800a1d8:	e031      	b.n	800a23e <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1da:	f7fc fe7f 	bl	8006edc <HAL_RCC_GetPCLK1Freq>
 800a1de:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a1e0:	e033      	b.n	800a24a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1e2:	f7fc fe91 	bl	8006f08 <HAL_RCC_GetPCLK2Freq>
 800a1e6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a1e8:	e02f      	b.n	800a24a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1ea:	f107 0314 	add.w	r3, r7, #20
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f7fe f9d4 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1f4:	69bb      	ldr	r3, [r7, #24]
 800a1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1f8:	e027      	b.n	800a24a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1fa:	f107 0308 	add.w	r3, r7, #8
 800a1fe:	4618      	mov	r0, r3
 800a200:	f7fe fb20 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a208:	e01f      	b.n	800a24a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a20a:	4b6e      	ldr	r3, [pc, #440]	; (800a3c4 <UART_SetConfig+0xc2c>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f003 0320 	and.w	r3, r3, #32
 800a212:	2b00      	cmp	r3, #0
 800a214:	d009      	beq.n	800a22a <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a216:	4b6b      	ldr	r3, [pc, #428]	; (800a3c4 <UART_SetConfig+0xc2c>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	08db      	lsrs	r3, r3, #3
 800a21c:	f003 0303 	and.w	r3, r3, #3
 800a220:	4a69      	ldr	r2, [pc, #420]	; (800a3c8 <UART_SetConfig+0xc30>)
 800a222:	fa22 f303 	lsr.w	r3, r2, r3
 800a226:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a228:	e00f      	b.n	800a24a <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 800a22a:	4b67      	ldr	r3, [pc, #412]	; (800a3c8 <UART_SetConfig+0xc30>)
 800a22c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a22e:	e00c      	b.n	800a24a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a230:	4b66      	ldr	r3, [pc, #408]	; (800a3cc <UART_SetConfig+0xc34>)
 800a232:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a234:	e009      	b.n	800a24a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a23a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a23c:	e005      	b.n	800a24a <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a242:	2301      	movs	r3, #1
 800a244:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a248:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a24a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	f000 80ea 	beq.w	800a426 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a256:	4a5a      	ldr	r2, [pc, #360]	; (800a3c0 <UART_SetConfig+0xc28>)
 800a258:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a25c:	461a      	mov	r2, r3
 800a25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a260:	fbb3 f3f2 	udiv	r3, r3, r2
 800a264:	005a      	lsls	r2, r3, #1
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	085b      	lsrs	r3, r3, #1
 800a26c:	441a      	add	r2, r3
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	fbb2 f3f3 	udiv	r3, r2, r3
 800a276:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a27a:	2b0f      	cmp	r3, #15
 800a27c:	d916      	bls.n	800a2ac <UART_SetConfig+0xb14>
 800a27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a284:	d212      	bcs.n	800a2ac <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a288:	b29b      	uxth	r3, r3
 800a28a:	f023 030f 	bic.w	r3, r3, #15
 800a28e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a292:	085b      	lsrs	r3, r3, #1
 800a294:	b29b      	uxth	r3, r3
 800a296:	f003 0307 	and.w	r3, r3, #7
 800a29a:	b29a      	uxth	r2, r3
 800a29c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a2a8:	60da      	str	r2, [r3, #12]
 800a2aa:	e0bc      	b.n	800a426 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a2b2:	e0b8      	b.n	800a426 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a2b8:	2b20      	cmp	r3, #32
 800a2ba:	dc4b      	bgt.n	800a354 <UART_SetConfig+0xbbc>
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	f2c0 8087 	blt.w	800a3d0 <UART_SetConfig+0xc38>
 800a2c2:	2b20      	cmp	r3, #32
 800a2c4:	f200 8084 	bhi.w	800a3d0 <UART_SetConfig+0xc38>
 800a2c8:	a201      	add	r2, pc, #4	; (adr r2, 800a2d0 <UART_SetConfig+0xb38>)
 800a2ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ce:	bf00      	nop
 800a2d0:	0800a35b 	.word	0x0800a35b
 800a2d4:	0800a363 	.word	0x0800a363
 800a2d8:	0800a3d1 	.word	0x0800a3d1
 800a2dc:	0800a3d1 	.word	0x0800a3d1
 800a2e0:	0800a36b 	.word	0x0800a36b
 800a2e4:	0800a3d1 	.word	0x0800a3d1
 800a2e8:	0800a3d1 	.word	0x0800a3d1
 800a2ec:	0800a3d1 	.word	0x0800a3d1
 800a2f0:	0800a37b 	.word	0x0800a37b
 800a2f4:	0800a3d1 	.word	0x0800a3d1
 800a2f8:	0800a3d1 	.word	0x0800a3d1
 800a2fc:	0800a3d1 	.word	0x0800a3d1
 800a300:	0800a3d1 	.word	0x0800a3d1
 800a304:	0800a3d1 	.word	0x0800a3d1
 800a308:	0800a3d1 	.word	0x0800a3d1
 800a30c:	0800a3d1 	.word	0x0800a3d1
 800a310:	0800a38b 	.word	0x0800a38b
 800a314:	0800a3d1 	.word	0x0800a3d1
 800a318:	0800a3d1 	.word	0x0800a3d1
 800a31c:	0800a3d1 	.word	0x0800a3d1
 800a320:	0800a3d1 	.word	0x0800a3d1
 800a324:	0800a3d1 	.word	0x0800a3d1
 800a328:	0800a3d1 	.word	0x0800a3d1
 800a32c:	0800a3d1 	.word	0x0800a3d1
 800a330:	0800a3d1 	.word	0x0800a3d1
 800a334:	0800a3d1 	.word	0x0800a3d1
 800a338:	0800a3d1 	.word	0x0800a3d1
 800a33c:	0800a3d1 	.word	0x0800a3d1
 800a340:	0800a3d1 	.word	0x0800a3d1
 800a344:	0800a3d1 	.word	0x0800a3d1
 800a348:	0800a3d1 	.word	0x0800a3d1
 800a34c:	0800a3d1 	.word	0x0800a3d1
 800a350:	0800a3b1 	.word	0x0800a3b1
 800a354:	2b40      	cmp	r3, #64	; 0x40
 800a356:	d02e      	beq.n	800a3b6 <UART_SetConfig+0xc1e>
 800a358:	e03a      	b.n	800a3d0 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a35a:	f7fc fdbf 	bl	8006edc <HAL_RCC_GetPCLK1Freq>
 800a35e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a360:	e03c      	b.n	800a3dc <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a362:	f7fc fdd1 	bl	8006f08 <HAL_RCC_GetPCLK2Freq>
 800a366:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a368:	e038      	b.n	800a3dc <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a36a:	f107 0314 	add.w	r3, r7, #20
 800a36e:	4618      	mov	r0, r3
 800a370:	f7fe f914 	bl	800859c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a378:	e030      	b.n	800a3dc <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a37a:	f107 0308 	add.w	r3, r7, #8
 800a37e:	4618      	mov	r0, r3
 800a380:	f7fe fa60 	bl	8008844 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a388:	e028      	b.n	800a3dc <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a38a:	4b0e      	ldr	r3, [pc, #56]	; (800a3c4 <UART_SetConfig+0xc2c>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f003 0320 	and.w	r3, r3, #32
 800a392:	2b00      	cmp	r3, #0
 800a394:	d009      	beq.n	800a3aa <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a396:	4b0b      	ldr	r3, [pc, #44]	; (800a3c4 <UART_SetConfig+0xc2c>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	08db      	lsrs	r3, r3, #3
 800a39c:	f003 0303 	and.w	r3, r3, #3
 800a3a0:	4a09      	ldr	r2, [pc, #36]	; (800a3c8 <UART_SetConfig+0xc30>)
 800a3a2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3a8:	e018      	b.n	800a3dc <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 800a3aa:	4b07      	ldr	r3, [pc, #28]	; (800a3c8 <UART_SetConfig+0xc30>)
 800a3ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a3ae:	e015      	b.n	800a3dc <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3b0:	4b06      	ldr	r3, [pc, #24]	; (800a3cc <UART_SetConfig+0xc34>)
 800a3b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a3b4:	e012      	b.n	800a3dc <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a3bc:	e00e      	b.n	800a3dc <UART_SetConfig+0xc44>
 800a3be:	bf00      	nop
 800a3c0:	0800d9ac 	.word	0x0800d9ac
 800a3c4:	58024400 	.word	0x58024400
 800a3c8:	03d09000 	.word	0x03d09000
 800a3cc:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a3da:	bf00      	nop
    }

    if (pclk != 0U)
 800a3dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d021      	beq.n	800a426 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e6:	4a1a      	ldr	r2, [pc, #104]	; (800a450 <UART_SetConfig+0xcb8>)
 800a3e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3f0:	fbb3 f2f2 	udiv	r2, r3, r2
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	085b      	lsrs	r3, r3, #1
 800a3fa:	441a      	add	r2, r3
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	fbb2 f3f3 	udiv	r3, r2, r3
 800a404:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a408:	2b0f      	cmp	r3, #15
 800a40a:	d909      	bls.n	800a420 <UART_SetConfig+0xc88>
 800a40c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a40e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a412:	d205      	bcs.n	800a420 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a416:	b29a      	uxth	r2, r3
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	60da      	str	r2, [r3, #12]
 800a41e:	e002      	b.n	800a426 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800a420:	2301      	movs	r3, #1
 800a422:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2201      	movs	r2, #1
 800a42a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2201      	movs	r2, #1
 800a432:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a442:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a446:	4618      	mov	r0, r3
 800a448:	3738      	adds	r7, #56	; 0x38
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bdb0      	pop	{r4, r5, r7, pc}
 800a44e:	bf00      	nop
 800a450:	0800d9ac 	.word	0x0800d9ac

0800a454 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a454:	b480      	push	{r7}
 800a456:	b083      	sub	sp, #12
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	2b00      	cmp	r3, #0
 800a466:	d00a      	beq.n	800a47e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	430a      	orrs	r2, r1
 800a47c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a482:	f003 0302 	and.w	r3, r3, #2
 800a486:	2b00      	cmp	r3, #0
 800a488:	d00a      	beq.n	800a4a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	430a      	orrs	r2, r1
 800a49e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4a4:	f003 0304 	and.w	r3, r3, #4
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00a      	beq.n	800a4c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4c6:	f003 0308 	and.w	r3, r3, #8
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d00a      	beq.n	800a4e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	430a      	orrs	r2, r1
 800a4e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4e8:	f003 0310 	and.w	r3, r3, #16
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00a      	beq.n	800a506 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	430a      	orrs	r2, r1
 800a504:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50a:	f003 0320 	and.w	r3, r3, #32
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00a      	beq.n	800a528 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	430a      	orrs	r2, r1
 800a526:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a52c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a530:	2b00      	cmp	r3, #0
 800a532:	d01a      	beq.n	800a56a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	430a      	orrs	r2, r1
 800a548:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a54e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a552:	d10a      	bne.n	800a56a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	685b      	ldr	r3, [r3, #4]
 800a55a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	430a      	orrs	r2, r1
 800a568:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a56e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a572:	2b00      	cmp	r3, #0
 800a574:	d00a      	beq.n	800a58c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	430a      	orrs	r2, r1
 800a58a:	605a      	str	r2, [r3, #4]
  }
}
 800a58c:	bf00      	nop
 800a58e:	370c      	adds	r7, #12
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b086      	sub	sp, #24
 800a59c:	af02      	add	r7, sp, #8
 800a59e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5a8:	f7f8 fc50 	bl	8002e4c <HAL_GetTick>
 800a5ac:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f003 0308 	and.w	r3, r3, #8
 800a5b8:	2b08      	cmp	r3, #8
 800a5ba:	d10e      	bne.n	800a5da <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5c0:	9300      	str	r3, [sp, #0]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f82f 	bl	800a62e <UART_WaitOnFlagUntilTimeout>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d001      	beq.n	800a5da <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e025      	b.n	800a626 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0304 	and.w	r3, r3, #4
 800a5e4:	2b04      	cmp	r3, #4
 800a5e6:	d10e      	bne.n	800a606 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5ec:	9300      	str	r3, [sp, #0]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f000 f819 	bl	800a62e <UART_WaitOnFlagUntilTimeout>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d001      	beq.n	800a606 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a602:	2303      	movs	r3, #3
 800a604:	e00f      	b.n	800a626 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2220      	movs	r2, #32
 800a60a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2220      	movs	r2, #32
 800a612:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2200      	movs	r2, #0
 800a61a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b09c      	sub	sp, #112	; 0x70
 800a632:	af00      	add	r7, sp, #0
 800a634:	60f8      	str	r0, [r7, #12]
 800a636:	60b9      	str	r1, [r7, #8]
 800a638:	603b      	str	r3, [r7, #0]
 800a63a:	4613      	mov	r3, r2
 800a63c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a63e:	e0a9      	b.n	800a794 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a640:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a642:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a646:	f000 80a5 	beq.w	800a794 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a64a:	f7f8 fbff 	bl	8002e4c <HAL_GetTick>
 800a64e:	4602      	mov	r2, r0
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	1ad3      	subs	r3, r2, r3
 800a654:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a656:	429a      	cmp	r2, r3
 800a658:	d302      	bcc.n	800a660 <UART_WaitOnFlagUntilTimeout+0x32>
 800a65a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d140      	bne.n	800a6e2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a666:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a668:	e853 3f00 	ldrex	r3, [r3]
 800a66c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a66e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a670:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a674:	667b      	str	r3, [r7, #100]	; 0x64
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	461a      	mov	r2, r3
 800a67c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a67e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a680:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a682:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a684:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a686:	e841 2300 	strex	r3, r2, [r1]
 800a68a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a68c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d1e6      	bne.n	800a660 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	3308      	adds	r3, #8
 800a698:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a69a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a69c:	e853 3f00 	ldrex	r3, [r3]
 800a6a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a4:	f023 0301 	bic.w	r3, r3, #1
 800a6a8:	663b      	str	r3, [r7, #96]	; 0x60
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	3308      	adds	r3, #8
 800a6b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a6b2:	64ba      	str	r2, [r7, #72]	; 0x48
 800a6b4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a6b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a6ba:	e841 2300 	strex	r3, r2, [r1]
 800a6be:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a6c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d1e5      	bne.n	800a692 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2220      	movs	r2, #32
 800a6ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2220      	movs	r2, #32
 800a6d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e069      	b.n	800a7b6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f003 0304 	and.w	r3, r3, #4
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d051      	beq.n	800a794 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	69db      	ldr	r3, [r3, #28]
 800a6f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6fe:	d149      	bne.n	800a794 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a708:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a712:	e853 3f00 	ldrex	r3, [r3]
 800a716:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a71e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	461a      	mov	r2, r3
 800a726:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a728:	637b      	str	r3, [r7, #52]	; 0x34
 800a72a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a72e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a730:	e841 2300 	strex	r3, r2, [r1]
 800a734:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d1e6      	bne.n	800a70a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	3308      	adds	r3, #8
 800a742:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	e853 3f00 	ldrex	r3, [r3]
 800a74a:	613b      	str	r3, [r7, #16]
   return(result);
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	f023 0301 	bic.w	r3, r3, #1
 800a752:	66bb      	str	r3, [r7, #104]	; 0x68
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	3308      	adds	r3, #8
 800a75a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a75c:	623a      	str	r2, [r7, #32]
 800a75e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a760:	69f9      	ldr	r1, [r7, #28]
 800a762:	6a3a      	ldr	r2, [r7, #32]
 800a764:	e841 2300 	strex	r3, r2, [r1]
 800a768:	61bb      	str	r3, [r7, #24]
   return(result);
 800a76a:	69bb      	ldr	r3, [r7, #24]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d1e5      	bne.n	800a73c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	2220      	movs	r2, #32
 800a774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	2220      	movs	r2, #32
 800a77c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2220      	movs	r2, #32
 800a784:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a790:	2303      	movs	r3, #3
 800a792:	e010      	b.n	800a7b6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	69da      	ldr	r2, [r3, #28]
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	4013      	ands	r3, r2
 800a79e:	68ba      	ldr	r2, [r7, #8]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	bf0c      	ite	eq
 800a7a4:	2301      	moveq	r3, #1
 800a7a6:	2300      	movne	r3, #0
 800a7a8:	b2db      	uxtb	r3, r3
 800a7aa:	461a      	mov	r2, r3
 800a7ac:	79fb      	ldrb	r3, [r7, #7]
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	f43f af46 	beq.w	800a640 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3770      	adds	r7, #112	; 0x70
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a7be:	b480      	push	{r7}
 800a7c0:	b085      	sub	sp, #20
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a7cc:	2b01      	cmp	r3, #1
 800a7ce:	d101      	bne.n	800a7d4 <HAL_UARTEx_DisableFifoMode+0x16>
 800a7d0:	2302      	movs	r3, #2
 800a7d2:	e027      	b.n	800a824 <HAL_UARTEx_DisableFifoMode+0x66>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2224      	movs	r2, #36	; 0x24
 800a7e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f022 0201 	bic.w	r2, r2, #1
 800a7fa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a802:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2200      	movs	r2, #0
 800a808:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	68fa      	ldr	r2, [r7, #12]
 800a810:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2220      	movs	r2, #32
 800a816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2200      	movs	r2, #0
 800a81e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a822:	2300      	movs	r3, #0
}
 800a824:	4618      	mov	r0, r3
 800a826:	3714      	adds	r7, #20
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr

0800a830 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b084      	sub	sp, #16
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a840:	2b01      	cmp	r3, #1
 800a842:	d101      	bne.n	800a848 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a844:	2302      	movs	r3, #2
 800a846:	e02d      	b.n	800a8a4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2224      	movs	r2, #36	; 0x24
 800a854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f022 0201 	bic.w	r2, r2, #1
 800a86e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	683a      	ldr	r2, [r7, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f84f 	bl	800a928 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	68fa      	ldr	r2, [r7, #12]
 800a890:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2220      	movs	r2, #32
 800a896:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8a2:	2300      	movs	r3, #0
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3710      	adds	r7, #16
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b084      	sub	sp, #16
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d101      	bne.n	800a8c4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a8c0:	2302      	movs	r3, #2
 800a8c2:	e02d      	b.n	800a920 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2224      	movs	r2, #36	; 0x24
 800a8d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f022 0201 	bic.w	r2, r2, #1
 800a8ea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	689b      	ldr	r3, [r3, #8]
 800a8f2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	683a      	ldr	r2, [r7, #0]
 800a8fc:	430a      	orrs	r2, r1
 800a8fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f000 f811 	bl	800a928 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	68fa      	ldr	r2, [r7, #12]
 800a90c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2220      	movs	r2, #32
 800a912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a91e:	2300      	movs	r3, #0
}
 800a920:	4618      	mov	r0, r3
 800a922:	3710      	adds	r7, #16
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a928:	b480      	push	{r7}
 800a92a:	b085      	sub	sp, #20
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a934:	2b00      	cmp	r3, #0
 800a936:	d108      	bne.n	800a94a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2201      	movs	r2, #1
 800a93c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2201      	movs	r2, #1
 800a944:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a948:	e031      	b.n	800a9ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a94a:	2310      	movs	r3, #16
 800a94c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a94e:	2310      	movs	r3, #16
 800a950:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	689b      	ldr	r3, [r3, #8]
 800a958:	0e5b      	lsrs	r3, r3, #25
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	f003 0307 	and.w	r3, r3, #7
 800a960:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	0f5b      	lsrs	r3, r3, #29
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	f003 0307 	and.w	r3, r3, #7
 800a970:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a972:	7bbb      	ldrb	r3, [r7, #14]
 800a974:	7b3a      	ldrb	r2, [r7, #12]
 800a976:	4911      	ldr	r1, [pc, #68]	; (800a9bc <UARTEx_SetNbDataToProcess+0x94>)
 800a978:	5c8a      	ldrb	r2, [r1, r2]
 800a97a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a97e:	7b3a      	ldrb	r2, [r7, #12]
 800a980:	490f      	ldr	r1, [pc, #60]	; (800a9c0 <UARTEx_SetNbDataToProcess+0x98>)
 800a982:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a984:	fb93 f3f2 	sdiv	r3, r3, r2
 800a988:	b29a      	uxth	r2, r3
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a990:	7bfb      	ldrb	r3, [r7, #15]
 800a992:	7b7a      	ldrb	r2, [r7, #13]
 800a994:	4909      	ldr	r1, [pc, #36]	; (800a9bc <UARTEx_SetNbDataToProcess+0x94>)
 800a996:	5c8a      	ldrb	r2, [r1, r2]
 800a998:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a99c:	7b7a      	ldrb	r2, [r7, #13]
 800a99e:	4908      	ldr	r1, [pc, #32]	; (800a9c0 <UARTEx_SetNbDataToProcess+0x98>)
 800a9a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9a2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a9ae:	bf00      	nop
 800a9b0:	3714      	adds	r7, #20
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr
 800a9ba:	bf00      	nop
 800a9bc:	0800d9c4 	.word	0x0800d9c4
 800a9c0:	0800d9cc 	.word	0x0800d9cc

0800a9c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	f5ad 5d10 	sub.w	sp, sp, #9216	; 0x2400
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	  // for pdm: input buffer is uint8 with length >= (48 * 64 * 1/8) = 384
	  uint8_t pdm_buffer[PLAY_BUFF_SIZE/4] = {0};
 800a9ce:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	601a      	str	r2, [r3, #0]
 800a9d6:	3304      	adds	r3, #4
 800a9d8:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 800a9dc:	2100      	movs	r1, #0
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f002 fdaa 	bl	800d538 <memset>

	  // for pdm: output buffer is uint16 with length >= 48
	  uint16_t pcm_buffer[PLAY_BUFF_SIZE] = {0};
 800a9e4:	4b25      	ldr	r3, [pc, #148]	; (800aa7c <main+0xb8>)
 800a9e6:	f242 4208 	movw	r2, #9224	; 0x2408
 800a9ea:	443a      	add	r2, r7
 800a9ec:	4413      	add	r3, r2
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a9f4:	461a      	mov	r2, r3
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	f002 fd9e 	bl	800d538 <memset>

	  uint32_t PlaybackPosition   = PLAY_BUFF_SIZE + pcm_buffer;
 800a9fc:	4b1f      	ldr	r3, [pc, #124]	; (800aa7c <main+0xb8>)
 800a9fe:	f242 4208 	movw	r2, #9224	; 0x2408
 800aa02:	443a      	add	r2, r7
 800aa04:	4413      	add	r3, r2
 800aa06:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800aa0a:	f242 4204 	movw	r2, #9220	; 0x2404
 800aa0e:	443a      	add	r2, r7
 800aa10:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800aa12:	f7f8 f995 	bl	8002d40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800aa16:	f000 f839 	bl	800aa8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800aa1a:	f000 fb2d 	bl	800b078 <MX_GPIO_Init>
  MX_BDMA_Init();
 800aa1e:	f000 faab 	bl	800af78 <MX_BDMA_Init>
  MX_SAI4_Init();
 800aa22:	f000 f9fd 	bl	800ae20 <MX_SAI4_Init>
  MX_CRC_Init();
 800aa26:	f000 f89f 	bl	800ab68 <MX_CRC_Init>
  MX_USART3_UART_Init();
 800aa2a:	f000 fa59 	bl	800aee0 <MX_USART3_UART_Init>
  MX_DMA_Init();
 800aa2e:	f000 facb 	bl	800afc8 <MX_DMA_Init>
  MX_PDM2PCM_Init();
 800aa32:	f000 fb7d 	bl	800b130 <MX_PDM2PCM_Init>
  //MX_DFSDM1_Init();
  //MX_SAI1_Init();

  /* USER CODE BEGIN 2 */

  HAL_SAI_MspInit(&hdma_sai1_b);
 800aa36:	4812      	ldr	r0, [pc, #72]	; (800aa80 <main+0xbc>)
 800aa38:	f000 fc44 	bl	800b2c4 <HAL_SAI_MspInit>
  /* Infinite loop */
  // output freq (pcm freq) = 48kHz
  // decimiation factor = 64

  /* INITIALIZE */
  HAL_SAI_MspInit(&hsai_BlockA4);
 800aa3c:	4811      	ldr	r0, [pc, #68]	; (800aa84 <main+0xc0>)
 800aa3e:	f000 fc41 	bl	800b2c4 <HAL_SAI_MspInit>
  HAL_SAI_Init(&hsai_BlockA4);
 800aa42:	4810      	ldr	r0, [pc, #64]	; (800aa84 <main+0xc0>)
 800aa44:	f7fe fb08 	bl	8009058 <HAL_SAI_Init>

  // polling mode - SIZE = # BYTES
  HAL_SAI_Receive(&hsai_BlockA4, pdm_buffer, 64, 1000);
 800aa48:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800aa4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800aa50:	2240      	movs	r2, #64	; 0x40
 800aa52:	480c      	ldr	r0, [pc, #48]	; (800aa84 <main+0xc0>)
 800aa54:	f7fe fd14 	bl	8009480 <HAL_SAI_Receive>
  uint32_t pdm_status = PDM_Filter(pdm_buffer, pcm_buffer, &PDM1_filter_handler);
 800aa58:	4b08      	ldr	r3, [pc, #32]	; (800aa7c <main+0xb8>)
 800aa5a:	f242 4208 	movw	r2, #9224	; 0x2408
 800aa5e:	443a      	add	r2, r7
 800aa60:	4413      	add	r3, r2
 800aa62:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800aa66:	4a08      	ldr	r2, [pc, #32]	; (800aa88 <main+0xc4>)
 800aa68:	4619      	mov	r1, r3
 800aa6a:	f002 fd21 	bl	800d4b0 <PDM_Filter>
 800aa6e:	f507 5310 	add.w	r3, r7, #9216	; 0x2400
 800aa72:	6018      	str	r0, [r3, #0]
  Playback_Init();
 800aa74:	f000 f914 	bl	800aca0 <Playback_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800aa78:	e7fe      	b.n	800aa78 <main+0xb4>
 800aa7a:	bf00      	nop
 800aa7c:	ffffdbf8 	.word	0xffffdbf8
 800aa80:	240032ec 	.word	0x240032ec
 800aa84:	24003158 	.word	0x24003158
 800aa88:	240032a0 	.word	0x240032a0

0800aa8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b09c      	sub	sp, #112	; 0x70
 800aa90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800aa92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aa96:	224c      	movs	r2, #76	; 0x4c
 800aa98:	2100      	movs	r1, #0
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f002 fd4c 	bl	800d538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800aaa0:	1d3b      	adds	r3, r7, #4
 800aaa2:	2220      	movs	r2, #32
 800aaa4:	2100      	movs	r1, #0
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f002 fd46 	bl	800d538 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800aaac:	2004      	movs	r0, #4
 800aaae:	f7fb faaf 	bl	8006010 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800aab2:	2300      	movs	r3, #0
 800aab4:	603b      	str	r3, [r7, #0]
 800aab6:	4b2b      	ldr	r3, [pc, #172]	; (800ab64 <SystemClock_Config+0xd8>)
 800aab8:	699b      	ldr	r3, [r3, #24]
 800aaba:	4a2a      	ldr	r2, [pc, #168]	; (800ab64 <SystemClock_Config+0xd8>)
 800aabc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800aac0:	6193      	str	r3, [r2, #24]
 800aac2:	4b28      	ldr	r3, [pc, #160]	; (800ab64 <SystemClock_Config+0xd8>)
 800aac4:	699b      	ldr	r3, [r3, #24]
 800aac6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aaca:	603b      	str	r3, [r7, #0]
 800aacc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800aace:	bf00      	nop
 800aad0:	4b24      	ldr	r3, [pc, #144]	; (800ab64 <SystemClock_Config+0xd8>)
 800aad2:	699b      	ldr	r3, [r3, #24]
 800aad4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aad8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aadc:	d1f8      	bne.n	800aad0 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800aade:	2302      	movs	r3, #2
 800aae0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800aae2:	2301      	movs	r3, #1
 800aae4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800aae6:	2340      	movs	r3, #64	; 0x40
 800aae8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800aaea:	2302      	movs	r3, #2
 800aaec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800aaf2:	2304      	movs	r3, #4
 800aaf4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 800aaf6:	2318      	movs	r3, #24
 800aaf8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800aafa:	2301      	movs	r3, #1
 800aafc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 125;
 800aafe:	237d      	movs	r3, #125	; 0x7d
 800ab00:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800ab02:	2302      	movs	r3, #2
 800ab04:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800ab06:	230c      	movs	r3, #12
 800ab08:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ab12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab16:	4618      	mov	r0, r3
 800ab18:	f7fb fad4 	bl	80060c4 <HAL_RCC_OscConfig>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d001      	beq.n	800ab26 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800ab22:	f000 faff 	bl	800b124 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ab26:	233f      	movs	r3, #63	; 0x3f
 800ab28:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800ab2e:	2300      	movs	r3, #0
 800ab30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800ab32:	2308      	movs	r3, #8
 800ab34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800ab36:	2340      	movs	r3, #64	; 0x40
 800ab38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800ab3a:	2340      	movs	r3, #64	; 0x40
 800ab3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800ab3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab42:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800ab44:	2340      	movs	r3, #64	; 0x40
 800ab46:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800ab48:	1d3b      	adds	r3, r7, #4
 800ab4a:	2102      	movs	r1, #2
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7fb fe65 	bl	800681c <HAL_RCC_ClockConfig>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d001      	beq.n	800ab5c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800ab58:	f000 fae4 	bl	800b124 <Error_Handler>
  }
}
 800ab5c:	bf00      	nop
 800ab5e:	3770      	adds	r7, #112	; 0x70
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	58024800 	.word	0x58024800

0800ab68 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800ab6e:	4b1c      	ldr	r3, [pc, #112]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab70:	4a1c      	ldr	r2, [pc, #112]	; (800abe4 <MX_CRC_Init+0x7c>)
 800ab72:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800ab74:	4b1a      	ldr	r3, [pc, #104]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab76:	2200      	movs	r2, #0
 800ab78:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800ab7a:	4b19      	ldr	r3, [pc, #100]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800ab80:	4b17      	ldr	r3, [pc, #92]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab82:	2200      	movs	r2, #0
 800ab84:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800ab86:	4b16      	ldr	r3, [pc, #88]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab88:	2200      	movs	r2, #0
 800ab8a:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800ab8c:	4b14      	ldr	r3, [pc, #80]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab8e:	2201      	movs	r2, #1
 800ab90:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800ab92:	4813      	ldr	r0, [pc, #76]	; (800abe0 <MX_CRC_Init+0x78>)
 800ab94:	f7f8 fa76 	bl	8003084 <HAL_CRC_Init>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d001      	beq.n	800aba2 <MX_CRC_Init+0x3a>
  {
    Error_Handler();
 800ab9e:	f000 fac1 	bl	800b124 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 800aba2:	4b0f      	ldr	r3, [pc, #60]	; (800abe0 <MX_CRC_Init+0x78>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	689a      	ldr	r2, [r3, #8]
 800aba8:	4b0d      	ldr	r3, [pc, #52]	; (800abe0 <MX_CRC_Init+0x78>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f042 0201 	orr.w	r2, r2, #1
 800abb0:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  __HAL_RCC_CRC_CLK_ENABLE();
 800abb2:	4b0d      	ldr	r3, [pc, #52]	; (800abe8 <MX_CRC_Init+0x80>)
 800abb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800abb8:	4a0b      	ldr	r2, [pc, #44]	; (800abe8 <MX_CRC_Init+0x80>)
 800abba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800abbe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800abc2:	4b09      	ldr	r3, [pc, #36]	; (800abe8 <MX_CRC_Init+0x80>)
 800abc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800abc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800abcc:	607b      	str	r3, [r7, #4]
 800abce:	687b      	ldr	r3, [r7, #4]
  HAL_CRC_MspInit(&hcrc);
 800abd0:	4803      	ldr	r0, [pc, #12]	; (800abe0 <MX_CRC_Init+0x78>)
 800abd2:	f000 faef 	bl	800b1b4 <HAL_CRC_MspInit>

  /* USER CODE END CRC_Init 2 */

}
 800abd6:	bf00      	nop
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	2400108c 	.word	0x2400108c
 800abe4:	58024c00 	.word	0x58024c00
 800abe8:	58024400 	.word	0x58024400

0800abec <WM8994_Probe>:
/**
  * @brief  Register Bus IOs if component ID is OK
  * @retval error status
  */
static int32_t WM8994_Probe(void)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b088      	sub	sp, #32
 800abf0:	af00      	add	r7, sp, #0
  int32_t                   ret = BSP_ERROR_NONE;
 800abf2:	2300      	movs	r3, #0
 800abf4:	61fb      	str	r3, [r7, #28]
  WM8994_IO_t               hi2c4;
  static WM8994_Object_t    WM8994Obj;
  uint32_t                  wm8994_id;

  /* Configure the audio driver */
  hi2c4.Address     = AUDIO_I2C_ADDRESS;
 800abf6:	2334      	movs	r3, #52	; 0x34
 800abf8:	81bb      	strh	r3, [r7, #12]
  hi2c4.Init        = BSP_I2C4_Init;
 800abfa:	4b20      	ldr	r3, [pc, #128]	; (800ac7c <WM8994_Probe+0x90>)
 800abfc:	607b      	str	r3, [r7, #4]
  hi2c4.DeInit      = BSP_I2C4_DeInit;
 800abfe:	4b20      	ldr	r3, [pc, #128]	; (800ac80 <WM8994_Probe+0x94>)
 800ac00:	60bb      	str	r3, [r7, #8]
  hi2c4.ReadReg     = BSP_I2C4_ReadReg16;
 800ac02:	4b20      	ldr	r3, [pc, #128]	; (800ac84 <WM8994_Probe+0x98>)
 800ac04:	617b      	str	r3, [r7, #20]
  hi2c4.WriteReg    = BSP_I2C4_WriteReg16;
 800ac06:	4b20      	ldr	r3, [pc, #128]	; (800ac88 <WM8994_Probe+0x9c>)
 800ac08:	613b      	str	r3, [r7, #16]
  hi2c4.GetTick     = BSP_GetTick;
 800ac0a:	4b20      	ldr	r3, [pc, #128]	; (800ac8c <WM8994_Probe+0xa0>)
 800ac0c:	61bb      	str	r3, [r7, #24]

  if(WM8994_RegisterBusIO (&WM8994Obj, &hi2c4) != WM8994_OK)
 800ac0e:	1d3b      	adds	r3, r7, #4
 800ac10:	4619      	mov	r1, r3
 800ac12:	481f      	ldr	r0, [pc, #124]	; (800ac90 <WM8994_Probe+0xa4>)
 800ac14:	f7f7 fa08 	bl	8002028 <WM8994_RegisterBusIO>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d003      	beq.n	800ac26 <WM8994_Probe+0x3a>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800ac1e:	f06f 0307 	mvn.w	r3, #7
 800ac22:	61fb      	str	r3, [r7, #28]
 800ac24:	e024      	b.n	800ac70 <WM8994_Probe+0x84>
  }
  else if(WM8994_Reset(&WM8994Obj) != WM8994_OK)
 800ac26:	481a      	ldr	r0, [pc, #104]	; (800ac90 <WM8994_Probe+0xa4>)
 800ac28:	f7f7 f9e6 	bl	8001ff8 <WM8994_Reset>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d003      	beq.n	800ac3a <WM8994_Probe+0x4e>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800ac32:	f06f 0304 	mvn.w	r3, #4
 800ac36:	61fb      	str	r3, [r7, #28]
 800ac38:	e01a      	b.n	800ac70 <WM8994_Probe+0x84>
  }
  else if(WM8994_ReadID(&WM8994Obj, &wm8994_id) != WM8994_OK)
 800ac3a:	463b      	mov	r3, r7
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	4814      	ldr	r0, [pc, #80]	; (800ac90 <WM8994_Probe+0xa4>)
 800ac40:	f7f6 fbd5 	bl	80013ee <WM8994_ReadID>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d003      	beq.n	800ac52 <WM8994_Probe+0x66>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800ac4a:	f06f 0304 	mvn.w	r3, #4
 800ac4e:	61fb      	str	r3, [r7, #28]
 800ac50:	e00e      	b.n	800ac70 <WM8994_Probe+0x84>
  }
  else if(wm8994_id != WM8994_ID)
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	f648 1294 	movw	r2, #35220	; 0x8994
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d003      	beq.n	800ac64 <WM8994_Probe+0x78>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800ac5c:	f06f 0306 	mvn.w	r3, #6
 800ac60:	61fb      	str	r3, [r7, #28]
 800ac62:	e005      	b.n	800ac70 <WM8994_Probe+0x84>
  }
  else
  {
    AudioDrv = (AUDIO_Drv_t *) &WM8994_Driver;
 800ac64:	4b0b      	ldr	r3, [pc, #44]	; (800ac94 <WM8994_Probe+0xa8>)
 800ac66:	4a0c      	ldr	r2, [pc, #48]	; (800ac98 <WM8994_Probe+0xac>)
 800ac68:	601a      	str	r2, [r3, #0]
    AudioCompObj = &WM8994Obj;
 800ac6a:	4b0c      	ldr	r3, [pc, #48]	; (800ac9c <WM8994_Probe+0xb0>)
 800ac6c:	4a08      	ldr	r2, [pc, #32]	; (800ac90 <WM8994_Probe+0xa4>)
 800ac6e:	601a      	str	r2, [r3, #0]
  }

  return ret;
 800ac70:	69fb      	ldr	r3, [r7, #28]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3720      	adds	r7, #32
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	08002499 	.word	0x08002499
 800ac80:	0800250d 	.word	0x0800250d
 800ac84:	0800263d 	.word	0x0800263d
 800ac88:	080025e1 	.word	0x080025e1
 800ac8c:	08002699 	.word	0x08002699
 800ac90:	24000eec 	.word	0x24000eec
 800ac94:	24000ee8 	.word	0x24000ee8
 800ac98:	24000400 	.word	0x24000400
 800ac9c:	24000f80 	.word	0x24000f80

0800aca0 <Playback_Init>:
  * @brief  Playback initialization
  * @param  None
  * @retval None
  */
static void Playback_Init(void)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b0b2      	sub	sp, #200	; 0xc8
 800aca4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

  /* Configure PLLSAI prescalers */
  /* PLL2SAI_VCO: VCO_271M
     SAI_CLK(first level) = PLLSAI_VCO/PLL2P = 271/24 = 11.291 Mhz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800aca6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800acaa:	603b      	str	r3, [r7, #0]
  RCC_PeriphCLKInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 800acac:	2301      	movs	r3, #1
 800acae:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_PeriphCLKInitStruct.PLL2.PLL2P = 24;
 800acb0:	2318      	movs	r3, #24
 800acb2:	60fb      	str	r3, [r7, #12]
  RCC_PeriphCLKInitStruct.PLL2.PLL2Q = 24;
 800acb4:	2318      	movs	r3, #24
 800acb6:	613b      	str	r3, [r7, #16]
  RCC_PeriphCLKInitStruct.PLL2.PLL2R = 1;
 800acb8:	2301      	movs	r3, #1
 800acba:	617b      	str	r3, [r7, #20]
  RCC_PeriphCLKInitStruct.PLL2.PLL2N = 271;
 800acbc:	f240 130f 	movw	r3, #271	; 0x10f
 800acc0:	60bb      	str	r3, [r7, #8]
  RCC_PeriphCLKInitStruct.PLL2.PLL2FRACN = 0;
 800acc2:	2300      	movs	r3, #0
 800acc4:	623b      	str	r3, [r7, #32]
  RCC_PeriphCLKInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800acc6:	2300      	movs	r3, #0
 800acc8:	61bb      	str	r3, [r7, #24]
  RCC_PeriphCLKInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800acca:	2320      	movs	r3, #32
 800accc:	61fb      	str	r3, [r7, #28]
  RCC_PeriphCLKInitStruct.PLL2.PLL2M = 25;
 800acce:	2319      	movs	r3, #25
 800acd0:	607b      	str	r3, [r7, #4]

  if(HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
 800acd2:	463b      	mov	r3, r7
 800acd4:	4618      	mov	r0, r3
 800acd6:	f7fc f92d 	bl	8006f34 <HAL_RCCEx_PeriphCLKConfig>
 800acda:	4603      	mov	r3, r0
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d001      	beq.n	800ace4 <Playback_Init+0x44>
  {
    Error_Handler();
 800ace0:	f000 fa20 	bl	800b124 <Error_Handler>
  }

  /* Initialize SAI */
  __HAL_SAI_RESET_HANDLE_STATE(&hsai_BlockB1);
 800ace4:	4b4a      	ldr	r3, [pc, #296]	; (800ae10 <Playback_Init+0x170>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  hsai_BlockB1.Instance = AUDIO_IN_SAIx;
 800acec:	4b48      	ldr	r3, [pc, #288]	; (800ae10 <Playback_Init+0x170>)
 800acee:	4a49      	ldr	r2, [pc, #292]	; (800ae14 <Playback_Init+0x174>)
 800acf0:	601a      	str	r2, [r3, #0]

  __HAL_SAI_DISABLE(&hsai_BlockB1);
 800acf2:	4b47      	ldr	r3, [pc, #284]	; (800ae10 <Playback_Init+0x170>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	4b45      	ldr	r3, [pc, #276]	; (800ae10 <Playback_Init+0x170>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ad00:	601a      	str	r2, [r3, #0]

  hsai_BlockB1.Init.AudioMode      = SAI_MODEMASTER_TX;
 800ad02:	4b43      	ldr	r3, [pc, #268]	; (800ae10 <Playback_Init+0x170>)
 800ad04:	2200      	movs	r2, #0
 800ad06:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro        = SAI_ASYNCHRONOUS;
 800ad08:	4b41      	ldr	r3, [pc, #260]	; (800ae10 <Playback_Init+0x170>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 800ad0e:	4b40      	ldr	r3, [pc, #256]	; (800ae10 <Playback_Init+0x170>)
 800ad10:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800ad14:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 800ad16:	4b3e      	ldr	r3, [pc, #248]	; (800ae10 <Playback_Init+0x170>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 800ad1c:	4b3c      	ldr	r3, [pc, #240]	; (800ae10 <Playback_Init+0x170>)
 800ad1e:	2201      	movs	r2, #1
 800ad20:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 800ad22:	4b3b      	ldr	r3, [pc, #236]	; (800ae10 <Playback_Init+0x170>)
 800ad24:	f245 6222 	movw	r2, #22050	; 0x5622
 800ad28:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.Protocol       = SAI_FREE_PROTOCOL;
 800ad2a:	4b39      	ldr	r3, [pc, #228]	; (800ae10 <Playback_Init+0x170>)
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.Init.DataSize       = SAI_DATASIZE_16;
 800ad30:	4b37      	ldr	r3, [pc, #220]	; (800ae10 <Playback_Init+0x170>)
 800ad32:	2280      	movs	r2, #128	; 0x80
 800ad34:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 800ad36:	4b36      	ldr	r3, [pc, #216]	; (800ae10 <Playback_Init+0x170>)
 800ad38:	2200      	movs	r2, #0
 800ad3a:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 800ad3c:	4b34      	ldr	r3, [pc, #208]	; (800ae10 <Playback_Init+0x170>)
 800ad3e:	2200      	movs	r2, #0
 800ad40:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 800ad42:	4b33      	ldr	r3, [pc, #204]	; (800ae10 <Playback_Init+0x170>)
 800ad44:	2200      	movs	r2, #0
 800ad46:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.Mckdiv         = 0; /* N.U */
 800ad48:	4b31      	ldr	r3, [pc, #196]	; (800ae10 <Playback_Init+0x170>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800ad4e:	4b30      	ldr	r3, [pc, #192]	; (800ae10 <Playback_Init+0x170>)
 800ad50:	2200      	movs	r2, #0
 800ad52:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800ad54:	4b2e      	ldr	r3, [pc, #184]	; (800ae10 <Playback_Init+0x170>)
 800ad56:	2200      	movs	r2, #0
 800ad58:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 800ad5a:	4b2d      	ldr	r3, [pc, #180]	; (800ae10 <Playback_Init+0x170>)
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.MckOverSampling      = SAI_MCK_OVERSAMPLING_DISABLE;
 800ad60:	4b2b      	ldr	r3, [pc, #172]	; (800ae10 <Playback_Init+0x170>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.PdmInit.Activation   = DISABLE;
 800ad66:	4b2a      	ldr	r3, [pc, #168]	; (800ae10 <Playback_Init+0x170>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  hsai_BlockB1.FrameInit.FrameLength       = 32;
 800ad6e:	4b28      	ldr	r3, [pc, #160]	; (800ae10 <Playback_Init+0x170>)
 800ad70:	2220      	movs	r2, #32
 800ad72:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 16;
 800ad74:	4b26      	ldr	r3, [pc, #152]	; (800ae10 <Playback_Init+0x170>)
 800ad76:	2210      	movs	r2, #16
 800ad78:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 800ad7a:	4b25      	ldr	r3, [pc, #148]	; (800ae10 <Playback_Init+0x170>)
 800ad7c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ad80:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 800ad82:	4b23      	ldr	r3, [pc, #140]	; (800ae10 <Playback_Init+0x170>)
 800ad84:	2200      	movs	r2, #0
 800ad86:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockB1.FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 800ad88:	4b21      	ldr	r3, [pc, #132]	; (800ae10 <Playback_Init+0x170>)
 800ad8a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800ad8e:	665a      	str	r2, [r3, #100]	; 0x64

  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800ad90:	4b1f      	ldr	r3, [pc, #124]	; (800ae10 <Playback_Init+0x170>)
 800ad92:	2200      	movs	r2, #0
 800ad94:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockB1.SlotInit.SlotSize       = SAI_SLOTSIZE_DATASIZE;
 800ad96:	4b1e      	ldr	r3, [pc, #120]	; (800ae10 <Playback_Init+0x170>)
 800ad98:	2200      	movs	r2, #0
 800ad9a:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockB1.SlotInit.SlotNumber     = 2;
 800ad9c:	4b1c      	ldr	r3, [pc, #112]	; (800ae10 <Playback_Init+0x170>)
 800ad9e:	2202      	movs	r2, #2
 800ada0:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockB1.SlotInit.SlotActive     = (SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1);
 800ada2:	4b1b      	ldr	r3, [pc, #108]	; (800ae10 <Playback_Init+0x170>)
 800ada4:	2203      	movs	r2, #3
 800ada6:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_OK != HAL_SAI_Init(&hsai_BlockB1))
 800ada8:	4819      	ldr	r0, [pc, #100]	; (800ae10 <Playback_Init+0x170>)
 800adaa:	f7fe f955 	bl	8009058 <HAL_SAI_Init>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d001      	beq.n	800adb8 <Playback_Init+0x118>
  {
    Error_Handler();
 800adb4:	f000 f9b6 	bl	800b124 <Error_Handler>
  }

  /* Enable SAI to generate clock used by audio driver */
  __HAL_SAI_ENABLE(&hsai_BlockB1);
 800adb8:	4b15      	ldr	r3, [pc, #84]	; (800ae10 <Playback_Init+0x170>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	681a      	ldr	r2, [r3, #0]
 800adbe:	4b14      	ldr	r3, [pc, #80]	; (800ae10 <Playback_Init+0x170>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800adc6:	601a      	str	r2, [r3, #0]

  WM8994_Probe();
 800adc8:	f7ff ff10 	bl	800abec <WM8994_Probe>

  /* Fill codec_init structure */
  codec_init.InputDevice  = WM8994_IN_NONE;
 800adcc:	2300      	movs	r3, #0
 800adce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  codec_init.OutputDevice = WM8994_OUT_HEADPHONE;
 800add2:	2302      	movs	r3, #2
 800add4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  codec_init.Frequency    = AUDIO_FREQUENCY_22K;
 800add8:	f245 6322 	movw	r3, #22050	; 0x5622
 800addc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  codec_init.Resolution   = WM8994_RESOLUTION_16b; /* Not used */
 800ade0:	2300      	movs	r3, #0
 800ade2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  codec_init.Volume       = 80;
 800ade6:	2350      	movs	r3, #80	; 0x50
 800ade8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

  /* Initialize the codec internal registers */
  if(AudioDrv->Init(AudioCompObj, &codec_init) < 0)
 800adec:	4b0a      	ldr	r3, [pc, #40]	; (800ae18 <Playback_Init+0x178>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4a0a      	ldr	r2, [pc, #40]	; (800ae1c <Playback_Init+0x17c>)
 800adf4:	6812      	ldr	r2, [r2, #0]
 800adf6:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800adfa:	4610      	mov	r0, r2
 800adfc:	4798      	blx	r3
 800adfe:	4603      	mov	r3, r0
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	da01      	bge.n	800ae08 <Playback_Init+0x168>
  {
     Error_Handler();
 800ae04:	f000 f98e 	bl	800b124 <Error_Handler>
  }
}
 800ae08:	bf00      	nop
 800ae0a:	37c8      	adds	r7, #200	; 0xc8
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}
 800ae10:	240030c0 	.word	0x240030c0
 800ae14:	40015804 	.word	0x40015804
 800ae18:	24000ee8 	.word	0x24000ee8
 800ae1c:	24000f80 	.word	0x24000f80

0800ae20 <MX_SAI4_Init>:
  * @brief SAI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI4_Init(void)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	af00      	add	r7, sp, #0
  /* USER CODE END SAI4_Init 0 */

  /* USER CODE BEGIN SAI4_Init 1 */

  /* USER CODE END SAI4_Init 1 */
  hsai_BlockA4.Instance = SAI4_Block_A;
 800ae24:	4b2c      	ldr	r3, [pc, #176]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae26:	4a2d      	ldr	r2, [pc, #180]	; (800aedc <MX_SAI4_Init+0xbc>)
 800ae28:	601a      	str	r2, [r3, #0]
  hsai_BlockA4.Init.Protocol = SAI_FREE_PROTOCOL;
 800ae2a:	4b2b      	ldr	r3, [pc, #172]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA4.Init.AudioMode = SAI_MODEMASTER_RX;
 800ae30:	4b29      	ldr	r3, [pc, #164]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae32:	2201      	movs	r2, #1
 800ae34:	605a      	str	r2, [r3, #4]
  hsai_BlockA4.Init.DataSize = SAI_DATASIZE_16;
 800ae36:	4b28      	ldr	r3, [pc, #160]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae38:	2280      	movs	r2, #128	; 0x80
 800ae3a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA4.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800ae3c:	4b26      	ldr	r3, [pc, #152]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae3e:	2200      	movs	r2, #0
 800ae40:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA4.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800ae42:	4b25      	ldr	r3, [pc, #148]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae44:	2200      	movs	r2, #0
 800ae46:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA4.Init.Synchro = SAI_ASYNCHRONOUS;
 800ae48:	4b23      	ldr	r3, [pc, #140]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	609a      	str	r2, [r3, #8]
  hsai_BlockA4.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800ae4e:	4b22      	ldr	r3, [pc, #136]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae50:	2200      	movs	r2, #0
 800ae52:	615a      	str	r2, [r3, #20]
  hsai_BlockA4.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800ae54:	4b20      	ldr	r3, [pc, #128]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae56:	2200      	movs	r2, #0
 800ae58:	619a      	str	r2, [r3, #24]
  hsai_BlockA4.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800ae5a:	4b1f      	ldr	r3, [pc, #124]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	61da      	str	r2, [r3, #28]
  hsai_BlockA4.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800ae60:	4b1d      	ldr	r3, [pc, #116]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae62:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800ae66:	621a      	str	r2, [r3, #32]
  hsai_BlockA4.Init.MonoStereoMode = SAI_STEREOMODE;
 800ae68:	4b1b      	ldr	r3, [pc, #108]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA4.Init.CompandingMode = SAI_NOCOMPANDING;
 800ae6e:	4b1a      	ldr	r3, [pc, #104]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae70:	2200      	movs	r2, #0
 800ae72:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA4.Init.PdmInit.Activation = ENABLE;
 800ae74:	4b18      	ldr	r3, [pc, #96]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae76:	2201      	movs	r2, #1
 800ae78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA4.Init.PdmInit.MicPairsNbr = 1;
 800ae7c:	4b16      	ldr	r3, [pc, #88]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae7e:	2201      	movs	r2, #1
 800ae80:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA4.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK2_ENABLE;
 800ae82:	4b15      	ldr	r3, [pc, #84]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae84:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae88:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA4.FrameInit.FrameLength = 16;
 800ae8a:	4b13      	ldr	r3, [pc, #76]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae8c:	2210      	movs	r2, #16
 800ae8e:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA4.FrameInit.ActiveFrameLength = 1;
 800ae90:	4b11      	ldr	r3, [pc, #68]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae92:	2201      	movs	r2, #1
 800ae94:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA4.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800ae96:	4b10      	ldr	r3, [pc, #64]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae98:	2200      	movs	r2, #0
 800ae9a:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA4.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800ae9c:	4b0e      	ldr	r3, [pc, #56]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800ae9e:	2200      	movs	r2, #0
 800aea0:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA4.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800aea2:	4b0d      	ldr	r3, [pc, #52]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800aea4:	2200      	movs	r2, #0
 800aea6:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA4.SlotInit.FirstBitOffset = 0;
 800aea8:	4b0b      	ldr	r3, [pc, #44]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800aeaa:	2200      	movs	r2, #0
 800aeac:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA4.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800aeae:	4b0a      	ldr	r3, [pc, #40]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA4.SlotInit.SlotNumber = 1;
 800aeb4:	4b08      	ldr	r3, [pc, #32]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA4.SlotInit.SlotActive = 0x0000FFFF;
 800aeba:	4b07      	ldr	r3, [pc, #28]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800aebc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aec0:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA4) != HAL_OK)
 800aec2:	4805      	ldr	r0, [pc, #20]	; (800aed8 <MX_SAI4_Init+0xb8>)
 800aec4:	f7fe f8c8 	bl	8009058 <HAL_SAI_Init>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d001      	beq.n	800aed2 <MX_SAI4_Init+0xb2>
  {
    Error_Handler();
 800aece:	f000 f929 	bl	800b124 <Error_Handler>
  }
  /* USER CODE BEGIN SAI4_Init 2 */

  /* USER CODE END SAI4_Init 2 */

}
 800aed2:	bf00      	nop
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	24003158 	.word	0x24003158
 800aedc:	58005404 	.word	0x58005404

0800aee0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800aee4:	4b22      	ldr	r3, [pc, #136]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800aee6:	4a23      	ldr	r2, [pc, #140]	; (800af74 <MX_USART3_UART_Init+0x94>)
 800aee8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800aeea:	4b21      	ldr	r3, [pc, #132]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800aeec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800aef0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800aef2:	4b1f      	ldr	r3, [pc, #124]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800aef4:	2200      	movs	r2, #0
 800aef6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800aef8:	4b1d      	ldr	r3, [pc, #116]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800aefa:	2200      	movs	r2, #0
 800aefc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800aefe:	4b1c      	ldr	r3, [pc, #112]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af00:	2200      	movs	r2, #0
 800af02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800af04:	4b1a      	ldr	r3, [pc, #104]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af06:	220c      	movs	r2, #12
 800af08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800af0a:	4b19      	ldr	r3, [pc, #100]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af0c:	2200      	movs	r2, #0
 800af0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800af10:	4b17      	ldr	r3, [pc, #92]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af12:	2200      	movs	r2, #0
 800af14:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800af16:	4b16      	ldr	r3, [pc, #88]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af18:	2200      	movs	r2, #0
 800af1a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800af1c:	4b14      	ldr	r3, [pc, #80]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af1e:	2200      	movs	r2, #0
 800af20:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800af22:	4b13      	ldr	r3, [pc, #76]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af24:	2200      	movs	r2, #0
 800af26:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800af28:	4811      	ldr	r0, [pc, #68]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af2a:	f7fe fbe5 	bl	80096f8 <HAL_UART_Init>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	d001      	beq.n	800af38 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800af34:	f000 f8f6 	bl	800b124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800af38:	2100      	movs	r1, #0
 800af3a:	480d      	ldr	r0, [pc, #52]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af3c:	f7ff fc78 	bl	800a830 <HAL_UARTEx_SetTxFifoThreshold>
 800af40:	4603      	mov	r3, r0
 800af42:	2b00      	cmp	r3, #0
 800af44:	d001      	beq.n	800af4a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800af46:	f000 f8ed 	bl	800b124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800af4a:	2100      	movs	r1, #0
 800af4c:	4808      	ldr	r0, [pc, #32]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af4e:	f7ff fcad 	bl	800a8ac <HAL_UARTEx_SetRxFifoThreshold>
 800af52:	4603      	mov	r3, r0
 800af54:	2b00      	cmp	r3, #0
 800af56:	d001      	beq.n	800af5c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800af58:	f000 f8e4 	bl	800b124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800af5c:	4804      	ldr	r0, [pc, #16]	; (800af70 <MX_USART3_UART_Init+0x90>)
 800af5e:	f7ff fc2e 	bl	800a7be <HAL_UARTEx_DisableFifoMode>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d001      	beq.n	800af6c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800af68:	f000 f8dc 	bl	800b124 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800af6c:	bf00      	nop
 800af6e:	bd80      	pop	{r7, pc}
 800af70:	24000ffc 	.word	0x24000ffc
 800af74:	40004800 	.word	0x40004800

0800af78 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 800af7e:	4b11      	ldr	r3, [pc, #68]	; (800afc4 <MX_BDMA_Init+0x4c>)
 800af80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800af84:	4a0f      	ldr	r2, [pc, #60]	; (800afc4 <MX_BDMA_Init+0x4c>)
 800af86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800af8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800af8e:	4b0d      	ldr	r3, [pc, #52]	; (800afc4 <MX_BDMA_Init+0x4c>)
 800af90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800af94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800af98:	607b      	str	r3, [r7, #4]
 800af9a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMAMUX2_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX2_OVR_IRQn, 0, 0);
 800af9c:	2200      	movs	r2, #0
 800af9e:	2100      	movs	r1, #0
 800afa0:	2080      	movs	r0, #128	; 0x80
 800afa2:	f7f8 f83a 	bl	800301a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX2_OVR_IRQn);
 800afa6:	2080      	movs	r0, #128	; 0x80
 800afa8:	f7f8 f851 	bl	800304e <HAL_NVIC_EnableIRQ>
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 800afac:	2200      	movs	r2, #0
 800afae:	2100      	movs	r1, #0
 800afb0:	2081      	movs	r0, #129	; 0x81
 800afb2:	f7f8 f832 	bl	800301a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 800afb6:	2081      	movs	r0, #129	; 0x81
 800afb8:	f7f8 f849 	bl	800304e <HAL_NVIC_EnableIRQ>

}
 800afbc:	bf00      	nop
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	58024400 	.word	0x58024400

0800afc8 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_dma_generator0
  */
static void MX_DMA_Init(void)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800afce:	4b27      	ldr	r3, [pc, #156]	; (800b06c <MX_DMA_Init+0xa4>)
 800afd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800afd4:	4a25      	ldr	r2, [pc, #148]	; (800b06c <MX_DMA_Init+0xa4>)
 800afd6:	f043 0301 	orr.w	r3, r3, #1
 800afda:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800afde:	4b23      	ldr	r3, [pc, #140]	; (800b06c <MX_DMA_Init+0xa4>)
 800afe0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800afe4:	f003 0301 	and.w	r3, r3, #1
 800afe8:	607b      	str	r3, [r7, #4]
 800afea:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_dma_generator0 on DMA1_Stream0 */
  hdma_dma_generator0.Instance = DMA1_Stream0;
 800afec:	4b20      	ldr	r3, [pc, #128]	; (800b070 <MX_DMA_Init+0xa8>)
 800afee:	4a21      	ldr	r2, [pc, #132]	; (800b074 <MX_DMA_Init+0xac>)
 800aff0:	601a      	str	r2, [r3, #0]
  hdma_dma_generator0.Init.Request = DMA_REQUEST_GENERATOR0;
 800aff2:	4b1f      	ldr	r3, [pc, #124]	; (800b070 <MX_DMA_Init+0xa8>)
 800aff4:	2201      	movs	r2, #1
 800aff6:	605a      	str	r2, [r3, #4]
  hdma_dma_generator0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800aff8:	4b1d      	ldr	r3, [pc, #116]	; (800b070 <MX_DMA_Init+0xa8>)
 800affa:	2200      	movs	r2, #0
 800affc:	609a      	str	r2, [r3, #8]
  hdma_dma_generator0.Init.PeriphInc = DMA_PINC_DISABLE;
 800affe:	4b1c      	ldr	r3, [pc, #112]	; (800b070 <MX_DMA_Init+0xa8>)
 800b000:	2200      	movs	r2, #0
 800b002:	60da      	str	r2, [r3, #12]
  hdma_dma_generator0.Init.MemInc = DMA_MINC_ENABLE;
 800b004:	4b1a      	ldr	r3, [pc, #104]	; (800b070 <MX_DMA_Init+0xa8>)
 800b006:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b00a:	611a      	str	r2, [r3, #16]
  hdma_dma_generator0.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b00c:	4b18      	ldr	r3, [pc, #96]	; (800b070 <MX_DMA_Init+0xa8>)
 800b00e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b012:	615a      	str	r2, [r3, #20]
  hdma_dma_generator0.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800b014:	4b16      	ldr	r3, [pc, #88]	; (800b070 <MX_DMA_Init+0xa8>)
 800b016:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b01a:	619a      	str	r2, [r3, #24]
  hdma_dma_generator0.Init.Mode = DMA_CIRCULAR;
 800b01c:	4b14      	ldr	r3, [pc, #80]	; (800b070 <MX_DMA_Init+0xa8>)
 800b01e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b022:	61da      	str	r2, [r3, #28]
  hdma_dma_generator0.Init.Priority = DMA_PRIORITY_LOW;
 800b024:	4b12      	ldr	r3, [pc, #72]	; (800b070 <MX_DMA_Init+0xa8>)
 800b026:	2200      	movs	r2, #0
 800b028:	621a      	str	r2, [r3, #32]
  hdma_dma_generator0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b02a:	4b11      	ldr	r3, [pc, #68]	; (800b070 <MX_DMA_Init+0xa8>)
 800b02c:	2204      	movs	r2, #4
 800b02e:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_dma_generator0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b030:	4b0f      	ldr	r3, [pc, #60]	; (800b070 <MX_DMA_Init+0xa8>)
 800b032:	2203      	movs	r2, #3
 800b034:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_dma_generator0.Init.MemBurst = DMA_MBURST_SINGLE;
 800b036:	4b0e      	ldr	r3, [pc, #56]	; (800b070 <MX_DMA_Init+0xa8>)
 800b038:	2200      	movs	r2, #0
 800b03a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_dma_generator0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800b03c:	4b0c      	ldr	r3, [pc, #48]	; (800b070 <MX_DMA_Init+0xa8>)
 800b03e:	2200      	movs	r2, #0
 800b040:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_dma_generator0) != HAL_OK)
 800b042:	480b      	ldr	r0, [pc, #44]	; (800b070 <MX_DMA_Init+0xa8>)
 800b044:	f7f8 f908 	bl	8003258 <HAL_DMA_Init>
 800b048:	4603      	mov	r3, r0
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d001      	beq.n	800b052 <MX_DMA_Init+0x8a>
  {
    Error_Handler( );
 800b04e:	f000 f869 	bl	800b124 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800b052:	2200      	movs	r2, #0
 800b054:	2100      	movs	r1, #0
 800b056:	200c      	movs	r0, #12
 800b058:	f7f7 ffdf 	bl	800301a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800b05c:	200c      	movs	r0, #12
 800b05e:	f7f7 fff6 	bl	800304e <HAL_NVIC_EnableIRQ>

}
 800b062:	bf00      	nop
 800b064:	3708      	adds	r7, #8
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}
 800b06a:	bf00      	nop
 800b06c:	58024400 	.word	0x58024400
 800b070:	24000f84 	.word	0x24000f84
 800b074:	40020010 	.word	0x40020010

0800b078 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b078:	b480      	push	{r7}
 800b07a:	b087      	sub	sp, #28
 800b07c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b07e:	4b28      	ldr	r3, [pc, #160]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b084:	4a26      	ldr	r2, [pc, #152]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b086:	f043 0301 	orr.w	r3, r3, #1
 800b08a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b08e:	4b24      	ldr	r3, [pc, #144]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b094:	f003 0301 	and.w	r3, r3, #1
 800b098:	617b      	str	r3, [r7, #20]
 800b09a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800b09c:	4b20      	ldr	r3, [pc, #128]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b09e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0a2:	4a1f      	ldr	r2, [pc, #124]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0a4:	f043 0310 	orr.w	r3, r3, #16
 800b0a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b0ac:	4b1c      	ldr	r3, [pc, #112]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0b2:	f003 0310 	and.w	r3, r3, #16
 800b0b6:	613b      	str	r3, [r7, #16]
 800b0b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b0ba:	4b19      	ldr	r3, [pc, #100]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0c0:	4a17      	ldr	r2, [pc, #92]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0c2:	f043 0304 	orr.w	r3, r3, #4
 800b0c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b0ca:	4b15      	ldr	r3, [pc, #84]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0d0:	f003 0304 	and.w	r3, r3, #4
 800b0d4:	60fb      	str	r3, [r7, #12]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b0d8:	4b11      	ldr	r3, [pc, #68]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0de:	4a10      	ldr	r2, [pc, #64]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0e0:	f043 0308 	orr.w	r3, r3, #8
 800b0e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b0e8:	4b0d      	ldr	r3, [pc, #52]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0ee:	f003 0308 	and.w	r3, r3, #8
 800b0f2:	60bb      	str	r3, [r7, #8]
 800b0f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800b0f6:	4b0a      	ldr	r3, [pc, #40]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0fc:	4a08      	ldr	r2, [pc, #32]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b0fe:	f043 0320 	orr.w	r3, r3, #32
 800b102:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b106:	4b06      	ldr	r3, [pc, #24]	; (800b120 <MX_GPIO_Init+0xa8>)
 800b108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b10c:	f003 0320 	and.w	r3, r3, #32
 800b110:	607b      	str	r3, [r7, #4]
 800b112:	687b      	ldr	r3, [r7, #4]

}
 800b114:	bf00      	nop
 800b116:	371c      	adds	r7, #28
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr
 800b120:	58024400 	.word	0x58024400

0800b124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b124:	b480      	push	{r7}
 800b126:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b128:	b672      	cpsid	i
}
 800b12a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800b12c:	e7fe      	b.n	800b12c <Error_Handler+0x8>
	...

0800b130 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800b134:	4b10      	ldr	r3, [pc, #64]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b136:	2200      	movs	r2, #0
 800b138:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800b13a:	4b0f      	ldr	r3, [pc, #60]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b13c:	2201      	movs	r2, #1
 800b13e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 0;
 800b140:	4b0d      	ldr	r3, [pc, #52]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b142:	2200      	movs	r2, #0
 800b144:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800b146:	4b0c      	ldr	r3, [pc, #48]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b148:	2201      	movs	r2, #1
 800b14a:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 800b14c:	4b0a      	ldr	r3, [pc, #40]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b14e:	2201      	movs	r2, #1
 800b150:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800b152:	4809      	ldr	r0, [pc, #36]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b154:	f001 ffe2 	bl	800d11c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800b158:	4b08      	ldr	r3, [pc, #32]	; (800b17c <MX_PDM2PCM_Init+0x4c>)
 800b15a:	2202      	movs	r2, #2
 800b15c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800b15e:	4b07      	ldr	r3, [pc, #28]	; (800b17c <MX_PDM2PCM_Init+0x4c>)
 800b160:	2210      	movs	r2, #16
 800b162:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 800b164:	4b05      	ldr	r3, [pc, #20]	; (800b17c <MX_PDM2PCM_Init+0x4c>)
 800b166:	2200      	movs	r2, #0
 800b168:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800b16a:	4904      	ldr	r1, [pc, #16]	; (800b17c <MX_PDM2PCM_Init+0x4c>)
 800b16c:	4802      	ldr	r0, [pc, #8]	; (800b178 <MX_PDM2PCM_Init+0x48>)
 800b16e:	f002 f8a5 	bl	800d2bc <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800b172:	bf00      	nop
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	240032a0 	.word	0x240032a0
 800b17c:	24003364 	.word	0x24003364

0800b180 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b180:	b480      	push	{r7}
 800b182:	b083      	sub	sp, #12
 800b184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b186:	4b0a      	ldr	r3, [pc, #40]	; (800b1b0 <HAL_MspInit+0x30>)
 800b188:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b18c:	4a08      	ldr	r2, [pc, #32]	; (800b1b0 <HAL_MspInit+0x30>)
 800b18e:	f043 0302 	orr.w	r3, r3, #2
 800b192:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800b196:	4b06      	ldr	r3, [pc, #24]	; (800b1b0 <HAL_MspInit+0x30>)
 800b198:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b19c:	f003 0302 	and.w	r3, r3, #2
 800b1a0:	607b      	str	r3, [r7, #4]
 800b1a2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b1a4:	bf00      	nop
 800b1a6:	370c      	adds	r7, #12
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr
 800b1b0:	58024400 	.word	0x58024400

0800b1b4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b085      	sub	sp, #20
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a0b      	ldr	r2, [pc, #44]	; (800b1f0 <HAL_CRC_MspInit+0x3c>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d10e      	bne.n	800b1e4 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800b1c6:	4b0b      	ldr	r3, [pc, #44]	; (800b1f4 <HAL_CRC_MspInit+0x40>)
 800b1c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b1cc:	4a09      	ldr	r2, [pc, #36]	; (800b1f4 <HAL_CRC_MspInit+0x40>)
 800b1ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b1d6:	4b07      	ldr	r3, [pc, #28]	; (800b1f4 <HAL_CRC_MspInit+0x40>)
 800b1d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b1dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b1e0:	60fb      	str	r3, [r7, #12]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800b1e4:	bf00      	nop
 800b1e6:	3714      	adds	r7, #20
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr
 800b1f0:	58024c00 	.word	0x58024c00
 800b1f4:	58024400 	.word	0x58024400

0800b1f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b0b6      	sub	sp, #216	; 0xd8
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b200:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800b204:	2200      	movs	r2, #0
 800b206:	601a      	str	r2, [r3, #0]
 800b208:	605a      	str	r2, [r3, #4]
 800b20a:	609a      	str	r2, [r3, #8]
 800b20c:	60da      	str	r2, [r3, #12]
 800b20e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b210:	f107 0310 	add.w	r3, r7, #16
 800b214:	22b4      	movs	r2, #180	; 0xb4
 800b216:	2100      	movs	r1, #0
 800b218:	4618      	mov	r0, r3
 800b21a:	f002 f98d 	bl	800d538 <memset>
  if(huart->Instance==USART3)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4a25      	ldr	r2, [pc, #148]	; (800b2b8 <HAL_UART_MspInit+0xc0>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d142      	bne.n	800b2ae <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800b228:	2302      	movs	r3, #2
 800b22a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800b22c:	2300      	movs	r3, #0
 800b22e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b232:	f107 0310 	add.w	r3, r7, #16
 800b236:	4618      	mov	r0, r3
 800b238:	f7fb fe7c 	bl	8006f34 <HAL_RCCEx_PeriphCLKConfig>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d001      	beq.n	800b246 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800b242:	f7ff ff6f 	bl	800b124 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800b246:	4b1d      	ldr	r3, [pc, #116]	; (800b2bc <HAL_UART_MspInit+0xc4>)
 800b248:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b24c:	4a1b      	ldr	r2, [pc, #108]	; (800b2bc <HAL_UART_MspInit+0xc4>)
 800b24e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b252:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800b256:	4b19      	ldr	r3, [pc, #100]	; (800b2bc <HAL_UART_MspInit+0xc4>)
 800b258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b25c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b260:	60fb      	str	r3, [r7, #12]
 800b262:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b264:	4b15      	ldr	r3, [pc, #84]	; (800b2bc <HAL_UART_MspInit+0xc4>)
 800b266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b26a:	4a14      	ldr	r2, [pc, #80]	; (800b2bc <HAL_UART_MspInit+0xc4>)
 800b26c:	f043 0304 	orr.w	r3, r3, #4
 800b270:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b274:	4b11      	ldr	r3, [pc, #68]	; (800b2bc <HAL_UART_MspInit+0xc4>)
 800b276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b27a:	f003 0304 	and.w	r3, r3, #4
 800b27e:	60bb      	str	r3, [r7, #8]
 800b280:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC11     ------> USART3_RX
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 800b282:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b286:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b28a:	2302      	movs	r3, #2
 800b28c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b290:	2300      	movs	r3, #0
 800b292:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b296:	2300      	movs	r3, #0
 800b298:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800b29c:	2307      	movs	r3, #7
 800b29e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b2a2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	4805      	ldr	r0, [pc, #20]	; (800b2c0 <HAL_UART_MspInit+0xc8>)
 800b2aa:	f7f9 fdad 	bl	8004e08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800b2ae:	bf00      	nop
 800b2b0:	37d8      	adds	r7, #216	; 0xd8
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	40004800 	.word	0x40004800
 800b2bc:	58024400 	.word	0x58024400
 800b2c0:	58020800 	.word	0x58020800

0800b2c4 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI4_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b0ba      	sub	sp, #232	; 0xe8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b2cc:	f107 0310 	add.w	r3, r7, #16
 800b2d0:	22b4      	movs	r2, #180	; 0xb4
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	f002 f92f 	bl	800d538 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_B)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	4a9d      	ldr	r2, [pc, #628]	; (800b554 <HAL_SAI_MspInit+0x290>)
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	f040 808b 	bne.w	800b3fc <HAL_SAI_MspInit+0x138>
    {
      /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800b2e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b2ea:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b2f0:	f107 0310 	add.w	r3, r7, #16
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7fb fe1d 	bl	8006f34 <HAL_RCCEx_PeriphCLKConfig>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d001      	beq.n	800b304 <HAL_SAI_MspInit+0x40>
    {
      Error_Handler();
 800b300:	f7ff ff10 	bl	800b124 <Error_Handler>
    }

      if (SAI1_client == 0)
 800b304:	4b94      	ldr	r3, [pc, #592]	; (800b558 <HAL_SAI_MspInit+0x294>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d10e      	bne.n	800b32a <HAL_SAI_MspInit+0x66>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800b30c:	4b93      	ldr	r3, [pc, #588]	; (800b55c <HAL_SAI_MspInit+0x298>)
 800b30e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b312:	4a92      	ldr	r2, [pc, #584]	; (800b55c <HAL_SAI_MspInit+0x298>)
 800b314:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b318:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800b31c:	4b8f      	ldr	r3, [pc, #572]	; (800b55c <HAL_SAI_MspInit+0x298>)
 800b31e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b326:	60fb      	str	r3, [r7, #12]
 800b328:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800b32a:	4b8b      	ldr	r3, [pc, #556]	; (800b558 <HAL_SAI_MspInit+0x294>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	3301      	adds	r3, #1
 800b330:	4a89      	ldr	r2, [pc, #548]	; (800b558 <HAL_SAI_MspInit+0x294>)
 800b332:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF8     ------> SAI1_SCK_B
    PF7     ------> SAI1_MCLK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800b334:	2308      	movs	r3, #8
 800b336:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b33a:	2302      	movs	r3, #2
 800b33c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b340:	2300      	movs	r3, #0
 800b342:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b346:	2300      	movs	r3, #0
 800b348:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800b34c:	2306      	movs	r3, #6
 800b34e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b352:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800b356:	4619      	mov	r1, r3
 800b358:	4881      	ldr	r0, [pc, #516]	; (800b560 <HAL_SAI_MspInit+0x29c>)
 800b35a:	f7f9 fd55 	bl	8004e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_9;
 800b35e:	f44f 7360 	mov.w	r3, #896	; 0x380
 800b362:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b366:	2302      	movs	r3, #2
 800b368:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b36c:	2300      	movs	r3, #0
 800b36e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b372:	2300      	movs	r3, #0
 800b374:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800b378:	2306      	movs	r3, #6
 800b37a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b37e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800b382:	4619      	mov	r1, r3
 800b384:	4877      	ldr	r0, [pc, #476]	; (800b564 <HAL_SAI_MspInit+0x2a0>)
 800b386:	f7f9 fd3f 	bl	8004e08 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 800b38a:	4b77      	ldr	r3, [pc, #476]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b38c:	4a77      	ldr	r2, [pc, #476]	; (800b56c <HAL_SAI_MspInit+0x2a8>)
 800b38e:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 800b390:	4b75      	ldr	r3, [pc, #468]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b392:	2258      	movs	r2, #88	; 0x58
 800b394:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b396:	4b74      	ldr	r3, [pc, #464]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b398:	2240      	movs	r2, #64	; 0x40
 800b39a:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800b39c:	4b72      	ldr	r3, [pc, #456]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b39e:	2200      	movs	r2, #0
 800b3a0:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800b3a2:	4b71      	ldr	r3, [pc, #452]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b3a8:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b3aa:	4b6f      	ldr	r3, [pc, #444]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b3b0:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800b3b2:	4b6d      	ldr	r3, [pc, #436]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b3b8:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800b3ba:	4b6b      	ldr	r3, [pc, #428]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b3c0:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 800b3c2:	4b69      	ldr	r3, [pc, #420]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b3c8:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b3ca:	4b67      	ldr	r3, [pc, #412]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 800b3d0:	4865      	ldr	r0, [pc, #404]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3d2:	f7f7 ff41 	bl	8003258 <HAL_DMA_Init>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d001      	beq.n	800b3e0 <HAL_SAI_MspInit+0x11c>
    {
      Error_Handler();
 800b3dc:	f7ff fea2 	bl	800b124 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	4a61      	ldr	r2, [pc, #388]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b3e8:	4a5f      	ldr	r2, [pc, #380]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	4a5d      	ldr	r2, [pc, #372]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800b3f6:	4a5c      	ldr	r2, [pc, #368]	; (800b568 <HAL_SAI_MspInit+0x2a4>)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6393      	str	r3, [r2, #56]	; 0x38
    }
/* SAI4 */
    if(hsai->Instance==SAI4_Block_A)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	4a5b      	ldr	r2, [pc, #364]	; (800b570 <HAL_SAI_MspInit+0x2ac>)
 800b402:	4293      	cmp	r3, r2
 800b404:	f040 80a2 	bne.w	800b54c <HAL_SAI_MspInit+0x288>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 800b408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b40c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL;
 800b40e:	2300      	movs	r3, #0
 800b410:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b414:	f107 0310 	add.w	r3, r7, #16
 800b418:	4618      	mov	r0, r3
 800b41a:	f7fb fd8b 	bl	8006f34 <HAL_RCCEx_PeriphCLKConfig>
 800b41e:	4603      	mov	r3, r0
 800b420:	2b00      	cmp	r3, #0
 800b422:	d001      	beq.n	800b428 <HAL_SAI_MspInit+0x164>
    {
      Error_Handler();
 800b424:	f7ff fe7e 	bl	800b124 <Error_Handler>
    }

    if (SAI4_client == 0)
 800b428:	4b52      	ldr	r3, [pc, #328]	; (800b574 <HAL_SAI_MspInit+0x2b0>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d10e      	bne.n	800b44e <HAL_SAI_MspInit+0x18a>
    {
       __HAL_RCC_SAI4_CLK_ENABLE();
 800b430:	4b4a      	ldr	r3, [pc, #296]	; (800b55c <HAL_SAI_MspInit+0x298>)
 800b432:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b436:	4a49      	ldr	r2, [pc, #292]	; (800b55c <HAL_SAI_MspInit+0x298>)
 800b438:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b43c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800b440:	4b46      	ldr	r3, [pc, #280]	; (800b55c <HAL_SAI_MspInit+0x298>)
 800b442:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b446:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b44a:	60bb      	str	r3, [r7, #8]
 800b44c:	68bb      	ldr	r3, [r7, #8]
    }
    SAI4_client ++;
 800b44e:	4b49      	ldr	r3, [pc, #292]	; (800b574 <HAL_SAI_MspInit+0x2b0>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	3301      	adds	r3, #1
 800b454:	4a47      	ldr	r2, [pc, #284]	; (800b574 <HAL_SAI_MspInit+0x2b0>)
 800b456:	6013      	str	r3, [r2, #0]
    /**SAI4_A_Block_A GPIO Configuration
    PE4     ------> SAI4_D2
    PE5     ------> SAI4_CK2
    PD6     ------> SAI4_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800b458:	2330      	movs	r3, #48	; 0x30
 800b45a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b45e:	2302      	movs	r3, #2
 800b460:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b464:	2300      	movs	r3, #0
 800b466:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b46a:	2300      	movs	r3, #0
 800b46c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 800b470:	230a      	movs	r3, #10
 800b472:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b476:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800b47a:	4619      	mov	r1, r3
 800b47c:	4838      	ldr	r0, [pc, #224]	; (800b560 <HAL_SAI_MspInit+0x29c>)
 800b47e:	f7f9 fcc3 	bl	8004e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800b482:	2340      	movs	r3, #64	; 0x40
 800b484:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b488:	2302      	movs	r3, #2
 800b48a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b48e:	2300      	movs	r3, #0
 800b490:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b494:	2300      	movs	r3, #0
 800b496:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_SAI4;
 800b49a:	2301      	movs	r3, #1
 800b49c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b4a0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800b4a4:	4619      	mov	r1, r3
 800b4a6:	4834      	ldr	r0, [pc, #208]	; (800b578 <HAL_SAI_MspInit+0x2b4>)
 800b4a8:	f7f9 fcae 	bl	8004e08 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai4_a.Instance = BDMA_Channel0;
 800b4ac:	4b33      	ldr	r3, [pc, #204]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4ae:	4a34      	ldr	r2, [pc, #208]	; (800b580 <HAL_SAI_MspInit+0x2bc>)
 800b4b0:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request = BDMA_REQUEST_SAI4_A;
 800b4b2:	4b32      	ldr	r3, [pc, #200]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4b4:	220f      	movs	r2, #15
 800b4b6:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b4b8:	4b30      	ldr	r3, [pc, #192]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800b4be:	4b2f      	ldr	r3, [pc, #188]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc = DMA_MINC_ENABLE;
 800b4c4:	4b2d      	ldr	r3, [pc, #180]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b4ca:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b4cc:	4b2b      	ldr	r3, [pc, #172]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b4d2:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b4d4:	4b29      	ldr	r3, [pc, #164]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b4da:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode = DMA_CIRCULAR;
 800b4dc:	4b27      	ldr	r3, [pc, #156]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4de:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b4e2:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority = DMA_PRIORITY_HIGH;
 800b4e4:	4b25      	ldr	r3, [pc, #148]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b4ea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai4_a) != HAL_OK)
 800b4ec:	4823      	ldr	r0, [pc, #140]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b4ee:	f7f7 feb3 	bl	8003258 <HAL_DMA_Init>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d001      	beq.n	800b4fc <HAL_SAI_MspInit+0x238>
    {
      Error_Handler();
 800b4f8:	f7ff fe14 	bl	800b124 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX2_SYNC_EXTI0;
 800b4fc:	230e      	movs	r3, #14
 800b4fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800b502:	2300      	movs	r3, #0
 800b504:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    pSyncConfig.SyncEnable = DISABLE;
 800b508:	2300      	movs	r3, #0
 800b50a:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
    pSyncConfig.EventEnable = ENABLE;
 800b50e:	2301      	movs	r3, #1
 800b510:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
    pSyncConfig.RequestNumber = 1;
 800b514:	2301      	movs	r3, #1
 800b516:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_DMAEx_ConfigMuxSync(&hdma_sai4_a, &pSyncConfig) != HAL_OK)
 800b51a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800b51e:	4619      	mov	r1, r3
 800b520:	4816      	ldr	r0, [pc, #88]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b522:	f7f9 fb59 	bl	8004bd8 <HAL_DMAEx_ConfigMuxSync>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d001      	beq.n	800b530 <HAL_SAI_MspInit+0x26c>
    {
      Error_Handler();
 800b52c:	f7ff fdfa 	bl	800b124 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai4_a);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	4a12      	ldr	r2, [pc, #72]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b534:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b538:	4a10      	ldr	r2, [pc, #64]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai4_a);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4a0e      	ldr	r2, [pc, #56]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b542:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800b546:	4a0d      	ldr	r2, [pc, #52]	; (800b57c <HAL_SAI_MspInit+0x2b8>)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6393      	str	r3, [r2, #56]	; 0x38

    }
}
 800b54c:	bf00      	nop
 800b54e:	37e8      	adds	r7, #232	; 0xe8
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}
 800b554:	40015824 	.word	0x40015824
 800b558:	24000f14 	.word	0x24000f14
 800b55c:	58024400 	.word	0x58024400
 800b560:	58021000 	.word	0x58021000
 800b564:	58021400 	.word	0x58021400
 800b568:	240032ec 	.word	0x240032ec
 800b56c:	40020028 	.word	0x40020028
 800b570:	58005404 	.word	0x58005404
 800b574:	24000f18 	.word	0x24000f18
 800b578:	58020c00 	.word	0x58020c00
 800b57c:	240031f0 	.word	0x240031f0
 800b580:	58025408 	.word	0x58025408

0800b584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b584:	b480      	push	{r7}
 800b586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800b588:	e7fe      	b.n	800b588 <NMI_Handler+0x4>

0800b58a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b58a:	b480      	push	{r7}
 800b58c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b58e:	e7fe      	b.n	800b58e <HardFault_Handler+0x4>

0800b590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b590:	b480      	push	{r7}
 800b592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b594:	e7fe      	b.n	800b594 <MemManage_Handler+0x4>

0800b596 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b596:	b480      	push	{r7}
 800b598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b59a:	e7fe      	b.n	800b59a <BusFault_Handler+0x4>

0800b59c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b59c:	b480      	push	{r7}
 800b59e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b5a0:	e7fe      	b.n	800b5a0 <UsageFault_Handler+0x4>

0800b5a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b5a2:	b480      	push	{r7}
 800b5a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b5a6:	bf00      	nop
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b5b4:	bf00      	nop
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5bc:	4770      	bx	lr

0800b5be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b5be:	b480      	push	{r7}
 800b5c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b5c2:	bf00      	nop
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b5d0:	f7f7 fc28 	bl	8002e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b5d4:	bf00      	nop
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 800b5dc:	4802      	ldr	r0, [pc, #8]	; (800b5e8 <DMA1_Stream1_IRQHandler+0x10>)
 800b5de:	f7f8 f995 	bl	800390c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800b5e2:	bf00      	nop
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	240032ec 	.word	0x240032ec

0800b5ec <DMAMUX2_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX2 overrun interrupt.
  */
void DMAMUX2_OVR_IRQHandler(void)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 0 */

  /* USER CODE END DMAMUX2_OVR_IRQn 0 */
  // Handle BDMA_Channel0
  HAL_DMAEx_MUX_IRQHandler(&hdma_sai4_a);
 800b5f0:	4802      	ldr	r0, [pc, #8]	; (800b5fc <DMAMUX2_OVR_IRQHandler+0x10>)
 800b5f2:	f7f9 fbb7 	bl	8004d64 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 1 */

  /* USER CODE END DMAMUX2_OVR_IRQn 1 */
}
 800b5f6:	bf00      	nop
 800b5f8:	bd80      	pop	{r7, pc}
 800b5fa:	bf00      	nop
 800b5fc:	240031f0 	.word	0x240031f0

0800b600 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai4_a);
 800b604:	4802      	ldr	r0, [pc, #8]	; (800b610 <BDMA_Channel0_IRQHandler+0x10>)
 800b606:	f7f8 f981 	bl	800390c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 800b60a:	bf00      	nop
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	bf00      	nop
 800b610:	240031f0 	.word	0x240031f0

0800b614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800b614:	b480      	push	{r7}
 800b616:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b618:	4b32      	ldr	r3, [pc, #200]	; (800b6e4 <SystemInit+0xd0>)
 800b61a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b61e:	4a31      	ldr	r2, [pc, #196]	; (800b6e4 <SystemInit+0xd0>)
 800b620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b628:	4b2f      	ldr	r3, [pc, #188]	; (800b6e8 <SystemInit+0xd4>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f003 030f 	and.w	r3, r3, #15
 800b630:	2b06      	cmp	r3, #6
 800b632:	d807      	bhi.n	800b644 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b634:	4b2c      	ldr	r3, [pc, #176]	; (800b6e8 <SystemInit+0xd4>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f023 030f 	bic.w	r3, r3, #15
 800b63c:	4a2a      	ldr	r2, [pc, #168]	; (800b6e8 <SystemInit+0xd4>)
 800b63e:	f043 0307 	orr.w	r3, r3, #7
 800b642:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800b644:	4b29      	ldr	r3, [pc, #164]	; (800b6ec <SystemInit+0xd8>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a28      	ldr	r2, [pc, #160]	; (800b6ec <SystemInit+0xd8>)
 800b64a:	f043 0301 	orr.w	r3, r3, #1
 800b64e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b650:	4b26      	ldr	r3, [pc, #152]	; (800b6ec <SystemInit+0xd8>)
 800b652:	2200      	movs	r2, #0
 800b654:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800b656:	4b25      	ldr	r3, [pc, #148]	; (800b6ec <SystemInit+0xd8>)
 800b658:	681a      	ldr	r2, [r3, #0]
 800b65a:	4924      	ldr	r1, [pc, #144]	; (800b6ec <SystemInit+0xd8>)
 800b65c:	4b24      	ldr	r3, [pc, #144]	; (800b6f0 <SystemInit+0xdc>)
 800b65e:	4013      	ands	r3, r2
 800b660:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b662:	4b21      	ldr	r3, [pc, #132]	; (800b6e8 <SystemInit+0xd4>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 0308 	and.w	r3, r3, #8
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d007      	beq.n	800b67e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b66e:	4b1e      	ldr	r3, [pc, #120]	; (800b6e8 <SystemInit+0xd4>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f023 030f 	bic.w	r3, r3, #15
 800b676:	4a1c      	ldr	r2, [pc, #112]	; (800b6e8 <SystemInit+0xd4>)
 800b678:	f043 0307 	orr.w	r3, r3, #7
 800b67c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800b67e:	4b1b      	ldr	r3, [pc, #108]	; (800b6ec <SystemInit+0xd8>)
 800b680:	2200      	movs	r2, #0
 800b682:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800b684:	4b19      	ldr	r3, [pc, #100]	; (800b6ec <SystemInit+0xd8>)
 800b686:	2200      	movs	r2, #0
 800b688:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800b68a:	4b18      	ldr	r3, [pc, #96]	; (800b6ec <SystemInit+0xd8>)
 800b68c:	2200      	movs	r2, #0
 800b68e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800b690:	4b16      	ldr	r3, [pc, #88]	; (800b6ec <SystemInit+0xd8>)
 800b692:	4a18      	ldr	r2, [pc, #96]	; (800b6f4 <SystemInit+0xe0>)
 800b694:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800b696:	4b15      	ldr	r3, [pc, #84]	; (800b6ec <SystemInit+0xd8>)
 800b698:	4a17      	ldr	r2, [pc, #92]	; (800b6f8 <SystemInit+0xe4>)
 800b69a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800b69c:	4b13      	ldr	r3, [pc, #76]	; (800b6ec <SystemInit+0xd8>)
 800b69e:	4a17      	ldr	r2, [pc, #92]	; (800b6fc <SystemInit+0xe8>)
 800b6a0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800b6a2:	4b12      	ldr	r3, [pc, #72]	; (800b6ec <SystemInit+0xd8>)
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800b6a8:	4b10      	ldr	r3, [pc, #64]	; (800b6ec <SystemInit+0xd8>)
 800b6aa:	4a14      	ldr	r2, [pc, #80]	; (800b6fc <SystemInit+0xe8>)
 800b6ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800b6ae:	4b0f      	ldr	r3, [pc, #60]	; (800b6ec <SystemInit+0xd8>)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800b6b4:	4b0d      	ldr	r3, [pc, #52]	; (800b6ec <SystemInit+0xd8>)
 800b6b6:	4a11      	ldr	r2, [pc, #68]	; (800b6fc <SystemInit+0xe8>)
 800b6b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800b6ba:	4b0c      	ldr	r3, [pc, #48]	; (800b6ec <SystemInit+0xd8>)
 800b6bc:	2200      	movs	r2, #0
 800b6be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800b6c0:	4b0a      	ldr	r3, [pc, #40]	; (800b6ec <SystemInit+0xd8>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4a09      	ldr	r2, [pc, #36]	; (800b6ec <SystemInit+0xd8>)
 800b6c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b6ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800b6cc:	4b07      	ldr	r3, [pc, #28]	; (800b6ec <SystemInit+0xd8>)
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800b6d2:	4b0b      	ldr	r3, [pc, #44]	; (800b700 <SystemInit+0xec>)
 800b6d4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800b6d8:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800b6da:	bf00      	nop
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr
 800b6e4:	e000ed00 	.word	0xe000ed00
 800b6e8:	52002000 	.word	0x52002000
 800b6ec:	58024400 	.word	0x58024400
 800b6f0:	eaf6ed7f 	.word	0xeaf6ed7f
 800b6f4:	02020200 	.word	0x02020200
 800b6f8:	01ff0000 	.word	0x01ff0000
 800b6fc:	01010280 	.word	0x01010280
 800b700:	52004000 	.word	0x52004000

0800b704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800b704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b73c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800b708:	f7ff ff84 	bl	800b614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b70c:	480c      	ldr	r0, [pc, #48]	; (800b740 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800b70e:	490d      	ldr	r1, [pc, #52]	; (800b744 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800b710:	4a0d      	ldr	r2, [pc, #52]	; (800b748 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800b712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b714:	e002      	b.n	800b71c <LoopCopyDataInit>

0800b716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b71a:	3304      	adds	r3, #4

0800b71c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b71c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b71e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b720:	d3f9      	bcc.n	800b716 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b722:	4a0a      	ldr	r2, [pc, #40]	; (800b74c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800b724:	4c0a      	ldr	r4, [pc, #40]	; (800b750 <LoopFillZerobss+0x22>)
  movs r3, #0
 800b726:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b728:	e001      	b.n	800b72e <LoopFillZerobss>

0800b72a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b72a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b72c:	3204      	adds	r2, #4

0800b72e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b72e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b730:	d3fb      	bcc.n	800b72a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b732:	f001 fedd 	bl	800d4f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b736:	f7ff f945 	bl	800a9c4 <main>
  bx  lr
 800b73a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b73c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800b740:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800b744:	240004c0 	.word	0x240004c0
  ldr r2, =_sidata
 800b748:	0800dc68 	.word	0x0800dc68
  ldr r2, =_sbss
 800b74c:	240004c0 	.word	0x240004c0
  ldr r4, =_ebss
 800b750:	2400336c 	.word	0x2400336c

0800b754 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b754:	e7fe      	b.n	800b754 <ADC3_IRQHandler>
	...

0800b758 <D16_GENERIC>:
 800b758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b75c:	b089      	sub	sp, #36	; 0x24
 800b75e:	6993      	ldr	r3, [r2, #24]
 800b760:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b762:	9103      	str	r1, [sp, #12]
 800b764:	9307      	str	r3, [sp, #28]
 800b766:	69d3      	ldr	r3, [r2, #28]
 800b768:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 800b76c:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800b770:	9106      	str	r1, [sp, #24]
 800b772:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 800b776:	2d00      	cmp	r5, #0
 800b778:	d063      	beq.n	800b842 <D16_GENERIC+0xea>
 800b77a:	f001 0520 	and.w	r5, r1, #32
 800b77e:	f001 0110 	and.w	r1, r1, #16
 800b782:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 800b864 <D16_GENERIC+0x10c>
 800b786:	46c1      	mov	r9, r8
 800b788:	9104      	str	r1, [sp, #16]
 800b78a:	2100      	movs	r1, #0
 800b78c:	9505      	str	r5, [sp, #20]
 800b78e:	e04d      	b.n	800b82c <D16_GENERIC+0xd4>
 800b790:	5d87      	ldrb	r7, [r0, r6]
 800b792:	7805      	ldrb	r5, [r0, #0]
 800b794:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800b798:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 800b79c:	b2fe      	uxtb	r6, r7
 800b79e:	f3c7 2707 	ubfx	r7, r7, #8, #8
 800b7a2:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 800b7a6:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 800b7aa:	441d      	add	r5, r3
 800b7ac:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 800b7b0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b7b4:	f3c3 0609 	ubfx	r6, r3, #0, #10
 800b7b8:	0a9b      	lsrs	r3, r3, #10
 800b7ba:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800b7be:	4d27      	ldr	r5, [pc, #156]	; (800b85c <D16_GENERIC+0x104>)
 800b7c0:	fb26 c505 	smlad	r5, r6, r5, ip
 800b7c4:	4f26      	ldr	r7, [pc, #152]	; (800b860 <D16_GENERIC+0x108>)
 800b7c6:	fb26 fc07 	smuad	ip, r6, r7
 800b7ca:	9e04      	ldr	r6, [sp, #16]
 800b7cc:	f101 0801 	add.w	r8, r1, #1
 800b7d0:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 800b7d4:	b1ae      	cbz	r6, 800b802 <D16_GENERIC+0xaa>
 800b7d6:	442c      	add	r4, r5
 800b7d8:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800b7dc:	eba4 040a 	sub.w	r4, r4, sl
 800b7e0:	46aa      	mov	sl, r5
 800b7e2:	17e7      	asrs	r7, r4, #31
 800b7e4:	fba4 450b 	umull	r4, r5, r4, fp
 800b7e8:	e9cd 4500 	strd	r4, r5, [sp]
 800b7ec:	fb0b 5407 	mla	r4, fp, r7, r5
 800b7f0:	9401      	str	r4, [sp, #4]
 800b7f2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800b7f6:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b7fa:	f145 0500 	adc.w	r5, r5, #0
 800b7fe:	006c      	lsls	r4, r5, #1
 800b800:	4625      	mov	r5, r4
 800b802:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800b806:	042d      	lsls	r5, r5, #16
 800b808:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b80c:	2700      	movs	r7, #0
 800b80e:	fb01 fb0b 	mul.w	fp, r1, fp
 800b812:	fa1f f188 	uxth.w	r1, r8
 800b816:	fbc9 6705 	smlal	r6, r7, r9, r5
 800b81a:	9e03      	ldr	r6, [sp, #12]
 800b81c:	10bd      	asrs	r5, r7, #2
 800b81e:	f305 050f 	ssat	r5, #16, r5
 800b822:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800b826:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b828:	428d      	cmp	r5, r1
 800b82a:	d90a      	bls.n	800b842 <D16_GENERIC+0xea>
 800b82c:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800b82e:	2d01      	cmp	r5, #1
 800b830:	b2ee      	uxtb	r6, r5
 800b832:	d1ad      	bne.n	800b790 <D16_GENERIC+0x38>
 800b834:	9d05      	ldr	r5, [sp, #20]
 800b836:	f850 7b02 	ldr.w	r7, [r0], #2
 800b83a:	2d00      	cmp	r5, #0
 800b83c:	d0ae      	beq.n	800b79c <D16_GENERIC+0x44>
 800b83e:	ba7f      	rev16	r7, r7
 800b840:	e7ac      	b.n	800b79c <D16_GENERIC+0x44>
 800b842:	2000      	movs	r0, #0
 800b844:	9906      	ldr	r1, [sp, #24]
 800b846:	61d3      	str	r3, [r2, #28]
 800b848:	9b07      	ldr	r3, [sp, #28]
 800b84a:	f8c2 c008 	str.w	ip, [r2, #8]
 800b84e:	60d1      	str	r1, [r2, #12]
 800b850:	6193      	str	r3, [r2, #24]
 800b852:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 800b856:	b009      	add	sp, #36	; 0x24
 800b858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b85c:	00030001 	.word	0x00030001
 800b860:	00010003 	.word	0x00010003
 800b864:	24000000 	.word	0x24000000

0800b868 <D24_GENERIC>:
 800b868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b86c:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800b870:	b089      	sub	sp, #36	; 0x24
 800b872:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b874:	9303      	str	r3, [sp, #12]
 800b876:	6993      	ldr	r3, [r2, #24]
 800b878:	9104      	str	r1, [sp, #16]
 800b87a:	9307      	str	r3, [sp, #28]
 800b87c:	69d1      	ldr	r1, [r2, #28]
 800b87e:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800b882:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 800b886:	2e00      	cmp	r6, #0
 800b888:	f000 8088 	beq.w	800b99c <D24_GENERIC+0x134>
 800b88c:	f005 0620 	and.w	r6, r5, #32
 800b890:	f005 0510 	and.w	r5, r5, #16
 800b894:	f04f 0c00 	mov.w	ip, #0
 800b898:	f8df e140 	ldr.w	lr, [pc, #320]	; 800b9dc <D24_GENERIC+0x174>
 800b89c:	9606      	str	r6, [sp, #24]
 800b89e:	9505      	str	r5, [sp, #20]
 800b8a0:	e064      	b.n	800b96c <D24_GENERIC+0x104>
 800b8a2:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800b8a6:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800b8aa:	f810 b007 	ldrb.w	fp, [r0, r7]
 800b8ae:	042d      	lsls	r5, r5, #16
 800b8b0:	19f0      	adds	r0, r6, r7
 800b8b2:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 800b8b6:	44a9      	add	r9, r5
 800b8b8:	fa5f f689 	uxtb.w	r6, r9
 800b8bc:	f3c9 2707 	ubfx	r7, r9, #8, #8
 800b8c0:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800b8c4:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 800b8c8:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800b8cc:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800b8d0:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 800b8d4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800b8d8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b8dc:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800b8e0:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800b8e4:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b8e8:	4d3a      	ldr	r5, [pc, #232]	; (800b9d4 <D24_GENERIC+0x16c>)
 800b8ea:	fb26 8705 	smlad	r7, r6, r5, r8
 800b8ee:	4d3a      	ldr	r5, [pc, #232]	; (800b9d8 <D24_GENERIC+0x170>)
 800b8f0:	fb26 3805 	smlad	r8, r6, r5, r3
 800b8f4:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800b8f8:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 800b902:	fb26 f603 	smuad	r6, r6, r3
 800b906:	eb0c 0903 	add.w	r9, ip, r3
 800b90a:	eb0b 0306 	add.w	r3, fp, r6
 800b90e:	9e05      	ldr	r6, [sp, #20]
 800b910:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800b914:	b1ae      	cbz	r6, 800b942 <D24_GENERIC+0xda>
 800b916:	442c      	add	r4, r5
 800b918:	9e03      	ldr	r6, [sp, #12]
 800b91a:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800b91e:	1ba4      	subs	r4, r4, r6
 800b920:	9503      	str	r5, [sp, #12]
 800b922:	17e7      	asrs	r7, r4, #31
 800b924:	fba4 450b 	umull	r4, r5, r4, fp
 800b928:	e9cd 4500 	strd	r4, r5, [sp]
 800b92c:	fb0b 5407 	mla	r4, fp, r7, r5
 800b930:	9401      	str	r4, [sp, #4]
 800b932:	e9dd 4500 	ldrd	r4, r5, [sp]
 800b936:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b93a:	f145 0500 	adc.w	r5, r5, #0
 800b93e:	006c      	lsls	r4, r5, #1
 800b940:	4625      	mov	r5, r4
 800b942:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800b946:	03ad      	lsls	r5, r5, #14
 800b948:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b94c:	2700      	movs	r7, #0
 800b94e:	fb0c fb0b 	mul.w	fp, ip, fp
 800b952:	fa1f fc89 	uxth.w	ip, r9
 800b956:	fbca 6705 	smlal	r6, r7, sl, r5
 800b95a:	9e04      	ldr	r6, [sp, #16]
 800b95c:	10bd      	asrs	r5, r7, #2
 800b95e:	f305 050f 	ssat	r5, #16, r5
 800b962:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800b966:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b968:	4565      	cmp	r5, ip
 800b96a:	d917      	bls.n	800b99c <D24_GENERIC+0x134>
 800b96c:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800b96e:	f890 9000 	ldrb.w	r9, [r0]
 800b972:	b2ef      	uxtb	r7, r5
 800b974:	2d01      	cmp	r5, #1
 800b976:	b23e      	sxth	r6, r7
 800b978:	d193      	bne.n	800b8a2 <D24_GENERIC+0x3a>
 800b97a:	9d06      	ldr	r5, [sp, #24]
 800b97c:	b1dd      	cbz	r5, 800b9b6 <D24_GENERIC+0x14e>
 800b97e:	78c7      	ldrb	r7, [r0, #3]
 800b980:	ea4f 2609 	mov.w	r6, r9, lsl #8
 800b984:	f01c 0f01 	tst.w	ip, #1
 800b988:	ea4f 2507 	mov.w	r5, r7, lsl #8
 800b98c:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 800b990:	d11a      	bne.n	800b9c8 <D24_GENERIC+0x160>
 800b992:	f890 9001 	ldrb.w	r9, [r0, #1]
 800b996:	3002      	adds	r0, #2
 800b998:	44b1      	add	r9, r6
 800b99a:	e78d      	b.n	800b8b8 <D24_GENERIC+0x50>
 800b99c:	6093      	str	r3, [r2, #8]
 800b99e:	2000      	movs	r0, #0
 800b9a0:	9b03      	ldr	r3, [sp, #12]
 800b9a2:	f8c2 800c 	str.w	r8, [r2, #12]
 800b9a6:	6153      	str	r3, [r2, #20]
 800b9a8:	9b07      	ldr	r3, [sp, #28]
 800b9aa:	61d1      	str	r1, [r2, #28]
 800b9ac:	6114      	str	r4, [r2, #16]
 800b9ae:	6193      	str	r3, [r2, #24]
 800b9b0:	b009      	add	sp, #36	; 0x24
 800b9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9b6:	7845      	ldrb	r5, [r0, #1]
 800b9b8:	3003      	adds	r0, #3
 800b9ba:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 800b9be:	022d      	lsls	r5, r5, #8
 800b9c0:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800b9c4:	44a9      	add	r9, r5
 800b9c6:	e777      	b.n	800b8b8 <D24_GENERIC+0x50>
 800b9c8:	7886      	ldrb	r6, [r0, #2]
 800b9ca:	3004      	adds	r0, #4
 800b9cc:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800b9d0:	44a9      	add	r9, r5
 800b9d2:	e771      	b.n	800b8b8 <D24_GENERIC+0x50>
 800b9d4:	00030001 	.word	0x00030001
 800b9d8:	00060007 	.word	0x00060007
 800b9dc:	24000000 	.word	0x24000000

0800b9e0 <D32_GENERIC>:
 800b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800b9e8:	b089      	sub	sp, #36	; 0x24
 800b9ea:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b9ec:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b9ee:	9302      	str	r3, [sp, #8]
 800b9f0:	6993      	ldr	r3, [r2, #24]
 800b9f2:	9104      	str	r1, [sp, #16]
 800b9f4:	9307      	str	r3, [sp, #28]
 800b9f6:	9503      	str	r5, [sp, #12]
 800b9f8:	69d1      	ldr	r1, [r2, #28]
 800b9fa:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800b9fc:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800ba00:	2e00      	cmp	r6, #0
 800ba02:	f000 8097 	beq.w	800bb34 <D32_GENERIC+0x154>
 800ba06:	f005 0620 	and.w	r6, r5, #32
 800ba0a:	f005 0510 	and.w	r5, r5, #16
 800ba0e:	f04f 0e00 	mov.w	lr, #0
 800ba12:	f8df c150 	ldr.w	ip, [pc, #336]	; 800bb64 <D32_GENERIC+0x184>
 800ba16:	9606      	str	r6, [sp, #24]
 800ba18:	9505      	str	r5, [sp, #20]
 800ba1a:	e079      	b.n	800bb10 <D32_GENERIC+0x130>
 800ba1c:	783d      	ldrb	r5, [r7, #0]
 800ba1e:	f810 b009 	ldrb.w	fp, [r0, r9]
 800ba22:	042d      	lsls	r5, r5, #16
 800ba24:	f810 a006 	ldrb.w	sl, [r0, r6]
 800ba28:	f890 9000 	ldrb.w	r9, [r0]
 800ba2c:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 800ba30:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 800ba34:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 800ba38:	44a9      	add	r9, r5
 800ba3a:	fa5f f789 	uxtb.w	r7, r9
 800ba3e:	f3c9 2507 	ubfx	r5, r9, #8, #8
 800ba42:	f3c9 4607 	ubfx	r6, r9, #16, #8
 800ba46:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800ba4a:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800ba4e:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800ba52:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 800ba56:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800ba5a:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 800ba5e:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800ba62:	f3c1 0909 	ubfx	r9, r1, #0, #10
 800ba66:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800ba6a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ba6e:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800ba72:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ba76:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800ba7a:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800ba7e:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800ba82:	4d34      	ldr	r5, [pc, #208]	; (800bb54 <D32_GENERIC+0x174>)
 800ba84:	fb29 8805 	smlad	r8, r9, r5, r8
 800ba88:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 800ba8c:	fb26 8705 	smlad	r7, r6, r5, r8
 800ba90:	4d31      	ldr	r5, [pc, #196]	; (800bb58 <D32_GENERIC+0x178>)
 800ba92:	fb29 3305 	smlad	r3, r9, r5, r3
 800ba96:	4d31      	ldr	r5, [pc, #196]	; (800bb5c <D32_GENERIC+0x17c>)
 800ba98:	fb26 3805 	smlad	r8, r6, r5, r3
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	fb29 f903 	smuad	r9, r9, r3
 800baa2:	4b2f      	ldr	r3, [pc, #188]	; (800bb60 <D32_GENERIC+0x180>)
 800baa4:	fb26 9303 	smlad	r3, r6, r3, r9
 800baa8:	9e05      	ldr	r6, [sp, #20]
 800baaa:	f10e 0901 	add.w	r9, lr, #1
 800baae:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800bab2:	b1ae      	cbz	r6, 800bae0 <D32_GENERIC+0x100>
 800bab4:	442c      	add	r4, r5
 800bab6:	9e02      	ldr	r6, [sp, #8]
 800bab8:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800babc:	1ba4      	subs	r4, r4, r6
 800babe:	9502      	str	r5, [sp, #8]
 800bac0:	17e7      	asrs	r7, r4, #31
 800bac2:	fba4 450a 	umull	r4, r5, r4, sl
 800bac6:	e9cd 4500 	strd	r4, r5, [sp]
 800baca:	fb0a 5407 	mla	r4, sl, r7, r5
 800bace:	9401      	str	r4, [sp, #4]
 800bad0:	e9dd 4500 	ldrd	r4, r5, [sp]
 800bad4:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800bad8:	f145 0500 	adc.w	r5, r5, #0
 800badc:	006c      	lsls	r4, r5, #1
 800bade:	4625      	mov	r5, r4
 800bae0:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 800bae4:	036d      	lsls	r5, r5, #13
 800bae6:	9f03      	ldr	r7, [sp, #12]
 800bae8:	fb0e fb0a 	mul.w	fp, lr, sl
 800baec:	fa1f fe89 	uxth.w	lr, r9
 800baf0:	f04f 0a00 	mov.w	sl, #0
 800baf4:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800baf8:	9e04      	ldr	r6, [sp, #16]
 800bafa:	fbc7 9a05 	smlal	r9, sl, r7, r5
 800bafe:	4657      	mov	r7, sl
 800bb00:	10bd      	asrs	r5, r7, #2
 800bb02:	f305 050f 	ssat	r5, #16, r5
 800bb06:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800bb0a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800bb0c:	4575      	cmp	r5, lr
 800bb0e:	d911      	bls.n	800bb34 <D32_GENERIC+0x154>
 800bb10:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800bb12:	b2ee      	uxtb	r6, r5
 800bb14:	2d01      	cmp	r5, #1
 800bb16:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 800bb1a:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 800bb1e:	f47f af7d 	bne.w	800ba1c <D32_GENERIC+0x3c>
 800bb22:	1d05      	adds	r5, r0, #4
 800bb24:	f8d0 9000 	ldr.w	r9, [r0]
 800bb28:	9806      	ldr	r0, [sp, #24]
 800bb2a:	b180      	cbz	r0, 800bb4e <D32_GENERIC+0x16e>
 800bb2c:	fa99 f999 	rev16.w	r9, r9
 800bb30:	4628      	mov	r0, r5
 800bb32:	e782      	b.n	800ba3a <D32_GENERIC+0x5a>
 800bb34:	6093      	str	r3, [r2, #8]
 800bb36:	2000      	movs	r0, #0
 800bb38:	9b02      	ldr	r3, [sp, #8]
 800bb3a:	f8c2 800c 	str.w	r8, [r2, #12]
 800bb3e:	6153      	str	r3, [r2, #20]
 800bb40:	9b07      	ldr	r3, [sp, #28]
 800bb42:	61d1      	str	r1, [r2, #28]
 800bb44:	6114      	str	r4, [r2, #16]
 800bb46:	6193      	str	r3, [r2, #24]
 800bb48:	b009      	add	sp, #36	; 0x24
 800bb4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb4e:	4628      	mov	r0, r5
 800bb50:	e773      	b.n	800ba3a <D32_GENERIC+0x5a>
 800bb52:	bf00      	nop
 800bb54:	00060003 	.word	0x00060003
 800bb58:	000a000c 	.word	0x000a000c
 800bb5c:	000c000a 	.word	0x000c000a
 800bb60:	00030006 	.word	0x00030006
 800bb64:	24000000 	.word	0x24000000

0800bb68 <D48_GENERIC>:
 800bb68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6c:	6913      	ldr	r3, [r2, #16]
 800bb6e:	b089      	sub	sp, #36	; 0x24
 800bb70:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800bb72:	9301      	str	r3, [sp, #4]
 800bb74:	6953      	ldr	r3, [r2, #20]
 800bb76:	9104      	str	r1, [sp, #16]
 800bb78:	9302      	str	r3, [sp, #8]
 800bb7a:	6993      	ldr	r3, [r2, #24]
 800bb7c:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800bb80:	9307      	str	r3, [sp, #28]
 800bb82:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 800bb86:	9100      	str	r1, [sp, #0]
 800bb88:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800bb8a:	9103      	str	r1, [sp, #12]
 800bb8c:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	f000 80be 	beq.w	800bd10 <D48_GENERIC+0x1a8>
 800bb94:	f001 0420 	and.w	r4, r1, #32
 800bb98:	f001 0110 	and.w	r1, r1, #16
 800bb9c:	f04f 0e00 	mov.w	lr, #0
 800bba0:	9105      	str	r1, [sp, #20]
 800bba2:	9406      	str	r4, [sp, #24]
 800bba4:	4962      	ldr	r1, [pc, #392]	; (800bd30 <D48_GENERIC+0x1c8>)
 800bba6:	e0a0      	b.n	800bcea <D48_GENERIC+0x182>
 800bba8:	eb00 0608 	add.w	r6, r0, r8
 800bbac:	f810 a008 	ldrb.w	sl, [r0, r8]
 800bbb0:	f810 9005 	ldrb.w	r9, [r0, r5]
 800bbb4:	5df4      	ldrb	r4, [r6, r7]
 800bbb6:	443e      	add	r6, r7
 800bbb8:	f890 b000 	ldrb.w	fp, [r0]
 800bbbc:	0420      	lsls	r0, r4, #16
 800bbbe:	eb06 0408 	add.w	r4, r6, r8
 800bbc2:	f816 6008 	ldrb.w	r6, [r6, r8]
 800bbc6:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 800bbca:	f814 8007 	ldrb.w	r8, [r4, r7]
 800bbce:	4427      	add	r7, r4
 800bbd0:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 800bbd4:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 800bbd8:	eb0a 040b 	add.w	r4, sl, fp
 800bbdc:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 800bbe0:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800bbe4:	b2f7      	uxtb	r7, r6
 800bbe6:	b2e6      	uxtb	r6, r4
 800bbe8:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800bbec:	f3c4 4907 	ubfx	r9, r4, #16, #8
 800bbf0:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 800bbf4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800bbf8:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 800bbfc:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 800bc00:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 800bc04:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 800bc08:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800bc0c:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800bc10:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 800bc14:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bc18:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800bc1c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bc20:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800bc24:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800bc28:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800bc2c:	9d00      	ldr	r5, [sp, #0]
 800bc2e:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800bc32:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bc36:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 800bc3a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bc3e:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 800bc42:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800bc46:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800bc4a:	4c3a      	ldr	r4, [pc, #232]	; (800bd34 <D48_GENERIC+0x1cc>)
 800bc4c:	fb26 5a04 	smlad	sl, r6, r4, r5
 800bc50:	4c39      	ldr	r4, [pc, #228]	; (800bd38 <D48_GENERIC+0x1d0>)
 800bc52:	fb29 aa04 	smlad	sl, r9, r4, sl
 800bc56:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800bc5a:	fb27 aa04 	smlad	sl, r7, r4, sl
 800bc5e:	4c37      	ldr	r4, [pc, #220]	; (800bd3c <D48_GENERIC+0x1d4>)
 800bc60:	fb26 3304 	smlad	r3, r6, r4, r3
 800bc64:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800bc68:	fb29 3304 	smlad	r3, r9, r4, r3
 800bc6c:	4c34      	ldr	r4, [pc, #208]	; (800bd40 <D48_GENERIC+0x1d8>)
 800bc6e:	fb27 3304 	smlad	r3, r7, r4, r3
 800bc72:	2501      	movs	r5, #1
 800bc74:	9300      	str	r3, [sp, #0]
 800bc76:	fb26 f605 	smuad	r6, r6, r5
 800bc7a:	4b32      	ldr	r3, [pc, #200]	; (800bd44 <D48_GENERIC+0x1dc>)
 800bc7c:	fb29 6903 	smlad	r9, r9, r3, r6
 800bc80:	4b31      	ldr	r3, [pc, #196]	; (800bd48 <D48_GENERIC+0x1e0>)
 800bc82:	fb27 9303 	smlad	r3, r7, r3, r9
 800bc86:	9c05      	ldr	r4, [sp, #20]
 800bc88:	eb0e 0805 	add.w	r8, lr, r5
 800bc8c:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800bc90:	b19c      	cbz	r4, 800bcba <D48_GENERIC+0x152>
 800bc92:	9c01      	ldr	r4, [sp, #4]
 800bc94:	9d02      	ldr	r5, [sp, #8]
 800bc96:	4454      	add	r4, sl
 800bc98:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800bc9c:	f8cd a008 	str.w	sl, [sp, #8]
 800bca0:	1b64      	subs	r4, r4, r5
 800bca2:	fba4 ab09 	umull	sl, fp, r4, r9
 800bca6:	17e7      	asrs	r7, r4, #31
 800bca8:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 800bcac:	fb09 bb07 	mla	fp, r9, r7, fp
 800bcb0:	f14b 0500 	adc.w	r5, fp, #0
 800bcb4:	006c      	lsls	r4, r5, #1
 800bcb6:	46a2      	mov	sl, r4
 800bcb8:	9401      	str	r4, [sp, #4]
 800bcba:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800bcbc:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 800bcc0:	9d03      	ldr	r5, [sp, #12]
 800bcc2:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800bcc6:	fb0e f606 	mul.w	r6, lr, r6
 800bcca:	fa1f fe88 	uxth.w	lr, r8
 800bcce:	f04f 0800 	mov.w	r8, #0
 800bcd2:	fbc5 780a 	smlal	r7, r8, r5, sl
 800bcd6:	4645      	mov	r5, r8
 800bcd8:	10ac      	asrs	r4, r5, #2
 800bcda:	9d04      	ldr	r5, [sp, #16]
 800bcdc:	f304 040f 	ssat	r4, #16, r4
 800bce0:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 800bce4:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800bce6:	4574      	cmp	r4, lr
 800bce8:	d912      	bls.n	800bd10 <D48_GENERIC+0x1a8>
 800bcea:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800bcec:	b2e5      	uxtb	r5, r4
 800bcee:	2c01      	cmp	r4, #1
 800bcf0:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800bcf4:	f1c5 0700 	rsb	r7, r5, #0
 800bcf8:	f47f af56 	bne.w	800bba8 <D48_GENERIC+0x40>
 800bcfc:	9d06      	ldr	r5, [sp, #24]
 800bcfe:	e9d0 4600 	ldrd	r4, r6, [r0]
 800bd02:	3006      	adds	r0, #6
 800bd04:	2d00      	cmp	r5, #0
 800bd06:	f43f af6b 	beq.w	800bbe0 <D48_GENERIC+0x78>
 800bd0a:	ba64      	rev16	r4, r4
 800bd0c:	ba76      	rev16	r6, r6
 800bd0e:	e767      	b.n	800bbe0 <D48_GENERIC+0x78>
 800bd10:	6093      	str	r3, [r2, #8]
 800bd12:	2000      	movs	r0, #0
 800bd14:	9b00      	ldr	r3, [sp, #0]
 800bd16:	f8c2 c01c 	str.w	ip, [r2, #28]
 800bd1a:	60d3      	str	r3, [r2, #12]
 800bd1c:	9b01      	ldr	r3, [sp, #4]
 800bd1e:	6113      	str	r3, [r2, #16]
 800bd20:	9b02      	ldr	r3, [sp, #8]
 800bd22:	6153      	str	r3, [r2, #20]
 800bd24:	9b07      	ldr	r3, [sp, #28]
 800bd26:	6193      	str	r3, [r2, #24]
 800bd28:	b009      	add	sp, #36	; 0x24
 800bd2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2e:	bf00      	nop
 800bd30:	24000000 	.word	0x24000000
 800bd34:	000f000a 	.word	0x000f000a
 800bd38:	00060003 	.word	0x00060003
 800bd3c:	00150019 	.word	0x00150019
 800bd40:	00190015 	.word	0x00190015
 800bd44:	00030006 	.word	0x00030006
 800bd48:	000a000f 	.word	0x000a000f

0800bd4c <D64_GENERIC>:
 800bd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd50:	6913      	ldr	r3, [r2, #16]
 800bd52:	b089      	sub	sp, #36	; 0x24
 800bd54:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800bd56:	9300      	str	r3, [sp, #0]
 800bd58:	6953      	ldr	r3, [r2, #20]
 800bd5a:	9105      	str	r1, [sp, #20]
 800bd5c:	9303      	str	r3, [sp, #12]
 800bd5e:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800bd60:	6993      	ldr	r3, [r2, #24]
 800bd62:	69d4      	ldr	r4, [r2, #28]
 800bd64:	9307      	str	r3, [sp, #28]
 800bd66:	9504      	str	r5, [sp, #16]
 800bd68:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 800bd6c:	2900      	cmp	r1, #0
 800bd6e:	f000 80e8 	beq.w	800bf42 <D64_GENERIC+0x1f6>
 800bd72:	6a11      	ldr	r1, [r2, #32]
 800bd74:	2500      	movs	r5, #0
 800bd76:	46b3      	mov	fp, r6
 800bd78:	9302      	str	r3, [sp, #8]
 800bd7a:	9106      	str	r1, [sp, #24]
 800bd7c:	4978      	ldr	r1, [pc, #480]	; (800bf60 <D64_GENERIC+0x214>)
 800bd7e:	e0cc      	b.n	800bf1a <D64_GENERIC+0x1ce>
 800bd80:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 800bd84:	f1ce 0c00 	rsb	ip, lr, #0
 800bd88:	f890 9000 	ldrb.w	r9, [r0]
 800bd8c:	eb00 0708 	add.w	r7, r0, r8
 800bd90:	f810 6008 	ldrb.w	r6, [r0, r8]
 800bd94:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 800bd98:	f817 000c 	ldrb.w	r0, [r7, ip]
 800bd9c:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 800bda0:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 800bda4:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 800bda8:	ea4f 4800 	mov.w	r8, r0, lsl #16
 800bdac:	f817 000c 	ldrb.w	r0, [r7, ip]
 800bdb0:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 800bdb4:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 800bdb8:	0400      	lsls	r0, r0, #16
 800bdba:	4467      	add	r7, ip
 800bdbc:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 800bdc0:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800bdc4:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 800bdc8:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 800bdcc:	444e      	add	r6, r9
 800bdce:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 800bdd2:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 800bdd6:	44c2      	add	sl, r8
 800bdd8:	b2f7      	uxtb	r7, r6
 800bdda:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800bdde:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 800bde2:	0e36      	lsrs	r6, r6, #24
 800bde4:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800bde8:	fa5f fc8a 	uxtb.w	ip, sl
 800bdec:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800bdf0:	f3ca 2907 	ubfx	r9, sl, #8, #8
 800bdf4:	443c      	add	r4, r7
 800bdf6:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 800bdfa:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800bdfe:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 800be02:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 800be06:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800be0a:	4b56      	ldr	r3, [pc, #344]	; (800bf64 <D64_GENERIC+0x218>)
 800be0c:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 800be10:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800be14:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 800be18:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 800be1c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800be20:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 800be24:	f3ca 4407 	ubfx	r4, sl, #16, #8
 800be28:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800be2c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800be30:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800be34:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800be38:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 800be3c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800be40:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 800be44:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 800be48:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800be4c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800be50:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 800be54:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800be58:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 800be5c:	f3c9 0709 	ubfx	r7, r9, #0, #10
 800be60:	ea4f 2499 	mov.w	r4, r9, lsr #10
 800be64:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 800be68:	fb28 b903 	smlad	r9, r8, r3, fp
 800be6c:	4b3e      	ldr	r3, [pc, #248]	; (800bf68 <D64_GENERIC+0x21c>)
 800be6e:	fb26 9903 	smlad	r9, r6, r3, r9
 800be72:	4b3e      	ldr	r3, [pc, #248]	; (800bf6c <D64_GENERIC+0x220>)
 800be74:	fb2c 9703 	smlad	r7, ip, r3, r9
 800be78:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 800be7c:	fb2a 7909 	smlad	r9, sl, r9, r7
 800be80:	4f3b      	ldr	r7, [pc, #236]	; (800bf70 <D64_GENERIC+0x224>)
 800be82:	9b02      	ldr	r3, [sp, #8]
 800be84:	fb28 3307 	smlad	r3, r8, r7, r3
 800be88:	fb2a 3317 	smladx	r3, sl, r7, r3
 800be8c:	4f39      	ldr	r7, [pc, #228]	; (800bf74 <D64_GENERIC+0x228>)
 800be8e:	fb26 3307 	smlad	r3, r6, r7, r3
 800be92:	fb2c 3b17 	smladx	fp, ip, r7, r3
 800be96:	f04f 0e01 	mov.w	lr, #1
 800be9a:	fb28 f80e 	smuad	r8, r8, lr
 800be9e:	4b36      	ldr	r3, [pc, #216]	; (800bf78 <D64_GENERIC+0x22c>)
 800bea0:	fb26 8603 	smlad	r6, r6, r3, r8
 800bea4:	4b35      	ldr	r3, [pc, #212]	; (800bf7c <D64_GENERIC+0x230>)
 800bea6:	fb2c 6c03 	smlad	ip, ip, r3, r6
 800beaa:	4b35      	ldr	r3, [pc, #212]	; (800bf80 <D64_GENERIC+0x234>)
 800beac:	fb2a c303 	smlad	r3, sl, r3, ip
 800beb0:	9f06      	ldr	r7, [sp, #24]
 800beb2:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 800beb6:	9302      	str	r3, [sp, #8]
 800beb8:	b1cf      	cbz	r7, 800beee <D64_GENERIC+0x1a2>
 800beba:	9b00      	ldr	r3, [sp, #0]
 800bebc:	444b      	add	r3, r9
 800bebe:	461e      	mov	r6, r3
 800bec0:	9b03      	ldr	r3, [sp, #12]
 800bec2:	f8cd 900c 	str.w	r9, [sp, #12]
 800bec6:	1af6      	subs	r6, r6, r3
 800bec8:	46b0      	mov	r8, r6
 800beca:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800bece:	e9cd 8900 	strd	r8, r9, [sp]
 800bed2:	fba6 8907 	umull	r8, r9, r6, r7
 800bed6:	9e01      	ldr	r6, [sp, #4]
 800bed8:	fb07 9306 	mla	r3, r7, r6, r9
 800bedc:	4646      	mov	r6, r8
 800bede:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800bee2:	f143 0700 	adc.w	r7, r3, #0
 800bee6:	fa07 f30e 	lsl.w	r3, r7, lr
 800beea:	4699      	mov	r9, r3
 800beec:	9300      	str	r3, [sp, #0]
 800beee:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 800bef2:	ea4f 2989 	mov.w	r9, r9, lsl #10
 800bef6:	9b04      	ldr	r3, [sp, #16]
 800bef8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800befc:	2700      	movs	r7, #0
 800befe:	fb05 fc0c 	mul.w	ip, r5, ip
 800bf02:	3501      	adds	r5, #1
 800bf04:	fbc3 6709 	smlal	r6, r7, r3, r9
 800bf08:	9b05      	ldr	r3, [sp, #20]
 800bf0a:	10be      	asrs	r6, r7, #2
 800bf0c:	f306 060f 	ssat	r6, #16, r6
 800bf10:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 800bf14:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800bf16:	42ae      	cmp	r6, r5
 800bf18:	dd11      	ble.n	800bf3e <D64_GENERIC+0x1f2>
 800bf1a:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 800bf1e:	f1be 0f01 	cmp.w	lr, #1
 800bf22:	f47f af2d 	bne.w	800bd80 <D64_GENERIC+0x34>
 800bf26:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800bf28:	f100 0c08 	add.w	ip, r0, #8
 800bf2c:	06bb      	lsls	r3, r7, #26
 800bf2e:	e9d0 6a00 	ldrd	r6, sl, [r0]
 800bf32:	d513      	bpl.n	800bf5c <D64_GENERIC+0x210>
 800bf34:	ba76      	rev16	r6, r6
 800bf36:	fa9a fa9a 	rev16.w	sl, sl
 800bf3a:	4660      	mov	r0, ip
 800bf3c:	e74c      	b.n	800bdd8 <D64_GENERIC+0x8c>
 800bf3e:	465e      	mov	r6, fp
 800bf40:	9b02      	ldr	r3, [sp, #8]
 800bf42:	6093      	str	r3, [r2, #8]
 800bf44:	2000      	movs	r0, #0
 800bf46:	9b00      	ldr	r3, [sp, #0]
 800bf48:	60d6      	str	r6, [r2, #12]
 800bf4a:	6113      	str	r3, [r2, #16]
 800bf4c:	9b03      	ldr	r3, [sp, #12]
 800bf4e:	61d4      	str	r4, [r2, #28]
 800bf50:	6153      	str	r3, [r2, #20]
 800bf52:	9b07      	ldr	r3, [sp, #28]
 800bf54:	6193      	str	r3, [r2, #24]
 800bf56:	b009      	add	sp, #36	; 0x24
 800bf58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf5c:	4660      	mov	r0, ip
 800bf5e:	e73b      	b.n	800bdd8 <D64_GENERIC+0x8c>
 800bf60:	24000000 	.word	0x24000000
 800bf64:	001c0015 	.word	0x001c0015
 800bf68:	000f000a 	.word	0x000f000a
 800bf6c:	00060003 	.word	0x00060003
 800bf70:	0024002a 	.word	0x0024002a
 800bf74:	002e0030 	.word	0x002e0030
 800bf78:	00030006 	.word	0x00030006
 800bf7c:	000a000f 	.word	0x000a000f
 800bf80:	0015001c 	.word	0x0015001c

0800bf84 <D80_GENERIC>:
 800bf84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf88:	b08b      	sub	sp, #44	; 0x2c
 800bf8a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800bf8c:	9107      	str	r1, [sp, #28]
 800bf8e:	6911      	ldr	r1, [r2, #16]
 800bf90:	9104      	str	r1, [sp, #16]
 800bf92:	6951      	ldr	r1, [r2, #20]
 800bf94:	9105      	str	r1, [sp, #20]
 800bf96:	6991      	ldr	r1, [r2, #24]
 800bf98:	9109      	str	r1, [sp, #36]	; 0x24
 800bf9a:	69d1      	ldr	r1, [r2, #28]
 800bf9c:	9102      	str	r1, [sp, #8]
 800bf9e:	6891      	ldr	r1, [r2, #8]
 800bfa0:	9103      	str	r1, [sp, #12]
 800bfa2:	68d1      	ldr	r1, [r2, #12]
 800bfa4:	9101      	str	r1, [sp, #4]
 800bfa6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800bfa8:	9106      	str	r1, [sp, #24]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	f000 810b 	beq.w	800c1c6 <D80_GENERIC+0x242>
 800bfb0:	6a13      	ldr	r3, [r2, #32]
 800bfb2:	f04f 0800 	mov.w	r8, #0
 800bfb6:	f8df c260 	ldr.w	ip, [pc, #608]	; 800c218 <D80_GENERIC+0x294>
 800bfba:	9308      	str	r3, [sp, #32]
 800bfbc:	9200      	str	r2, [sp, #0]
 800bfbe:	e0ee      	b.n	800c19e <D80_GENERIC+0x21a>
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	f890 e000 	ldrb.w	lr, [r0]
 800bfc6:	b219      	sxth	r1, r3
 800bfc8:	425c      	negs	r4, r3
 800bfca:	f810 9003 	ldrb.w	r9, [r0, r3]
 800bfce:	004e      	lsls	r6, r1, #1
 800bfd0:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800bfd4:	4431      	add	r1, r6
 800bfd6:	1843      	adds	r3, r0, r1
 800bfd8:	f810 b001 	ldrb.w	fp, [r0, r1]
 800bfdc:	1919      	adds	r1, r3, r4
 800bfde:	5d1b      	ldrb	r3, [r3, r4]
 800bfe0:	1948      	adds	r0, r1, r5
 800bfe2:	f811 a005 	ldrb.w	sl, [r1, r5]
 800bfe6:	041b      	lsls	r3, r3, #16
 800bfe8:	1907      	adds	r7, r0, r4
 800bfea:	5d01      	ldrb	r1, [r0, r4]
 800bfec:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800bff0:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 800bff4:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 800bff8:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800bffc:	0409      	lsls	r1, r1, #16
 800bffe:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 800c002:	eb0b 0905 	add.w	r9, fp, r5
 800c006:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800c00a:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800c00e:	eb09 0b04 	add.w	fp, r9, r4
 800c012:	f819 4004 	ldrb.w	r4, [r9, r4]
 800c016:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800c01a:	4473      	add	r3, lr
 800c01c:	eb0b 0006 	add.w	r0, fp, r6
 800c020:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 800c024:	4439      	add	r1, r7
 800c026:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800c02a:	b2df      	uxtb	r7, r3
 800c02c:	f3c3 4607 	ubfx	r6, r3, #16, #8
 800c030:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800c034:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 800c038:	fa5f fa81 	uxtb.w	sl, r1
 800c03c:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800c040:	9c02      	ldr	r4, [sp, #8]
 800c042:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 800c046:	441c      	add	r4, r3
 800c048:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 800c04c:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 800c050:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800c054:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800c058:	f3c4 0309 	ubfx	r3, r4, #0, #10
 800c05c:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800c060:	b2ed      	uxtb	r5, r5
 800c062:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800c066:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c06a:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800c06e:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800c072:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800c076:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800c07a:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800c07e:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800c082:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 800c086:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800c08a:	0e09      	lsrs	r1, r1, #24
 800c08c:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800c090:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800c094:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800c098:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c09c:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800c0a0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c0a4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c0a8:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800c0ac:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c0b0:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800c0b4:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800c0b8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c0bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800c0c0:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800c0c4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c0c8:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800c0cc:	ea4f 229a 	mov.w	r2, sl, lsr #10
 800c0d0:	f3ca 0709 	ubfx	r7, sl, #0, #10
 800c0d4:	9202      	str	r2, [sp, #8]
 800c0d6:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800c0da:	4a43      	ldr	r2, [pc, #268]	; (800c1e8 <D80_GENERIC+0x264>)
 800c0dc:	9f01      	ldr	r7, [sp, #4]
 800c0de:	fb23 7a02 	smlad	sl, r3, r2, r7
 800c0e2:	4a42      	ldr	r2, [pc, #264]	; (800c1ec <D80_GENERIC+0x268>)
 800c0e4:	fb26 aa02 	smlad	sl, r6, r2, sl
 800c0e8:	4a41      	ldr	r2, [pc, #260]	; (800c1f0 <D80_GENERIC+0x26c>)
 800c0ea:	fb24 aa02 	smlad	sl, r4, r2, sl
 800c0ee:	4a41      	ldr	r2, [pc, #260]	; (800c1f4 <D80_GENERIC+0x270>)
 800c0f0:	fb21 a702 	smlad	r7, r1, r2, sl
 800c0f4:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800c0f8:	fb25 7a0a 	smlad	sl, r5, sl, r7
 800c0fc:	4a3e      	ldr	r2, [pc, #248]	; (800c1f8 <D80_GENERIC+0x274>)
 800c0fe:	9f03      	ldr	r7, [sp, #12]
 800c100:	fb23 7e02 	smlad	lr, r3, r2, r7
 800c104:	4a3d      	ldr	r2, [pc, #244]	; (800c1fc <D80_GENERIC+0x278>)
 800c106:	fb26 ee02 	smlad	lr, r6, r2, lr
 800c10a:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 800c10e:	fb24 e707 	smlad	r7, r4, r7, lr
 800c112:	4a3b      	ldr	r2, [pc, #236]	; (800c200 <D80_GENERIC+0x27c>)
 800c114:	fb21 7702 	smlad	r7, r1, r2, r7
 800c118:	4a3a      	ldr	r2, [pc, #232]	; (800c204 <D80_GENERIC+0x280>)
 800c11a:	fb25 7202 	smlad	r2, r5, r2, r7
 800c11e:	f04f 0901 	mov.w	r9, #1
 800c122:	9201      	str	r2, [sp, #4]
 800c124:	fb23 f909 	smuad	r9, r3, r9
 800c128:	4b37      	ldr	r3, [pc, #220]	; (800c208 <D80_GENERIC+0x284>)
 800c12a:	fb26 9603 	smlad	r6, r6, r3, r9
 800c12e:	4f37      	ldr	r7, [pc, #220]	; (800c20c <D80_GENERIC+0x288>)
 800c130:	fb24 6407 	smlad	r4, r4, r7, r6
 800c134:	4f36      	ldr	r7, [pc, #216]	; (800c210 <D80_GENERIC+0x28c>)
 800c136:	fb21 4707 	smlad	r7, r1, r7, r4
 800c13a:	4936      	ldr	r1, [pc, #216]	; (800c214 <D80_GENERIC+0x290>)
 800c13c:	fb25 7301 	smlad	r3, r5, r1, r7
 800c140:	9303      	str	r3, [sp, #12]
 800c142:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 800c146:	9b08      	ldr	r3, [sp, #32]
 800c148:	b193      	cbz	r3, 800c170 <D80_GENERIC+0x1ec>
 800c14a:	9a04      	ldr	r2, [sp, #16]
 800c14c:	4452      	add	r2, sl
 800c14e:	4614      	mov	r4, r2
 800c150:	9a05      	ldr	r2, [sp, #20]
 800c152:	f8cd a014 	str.w	sl, [sp, #20]
 800c156:	1aa4      	subs	r4, r4, r2
 800c158:	fba4 1203 	umull	r1, r2, r4, r3
 800c15c:	17e7      	asrs	r7, r4, #31
 800c15e:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 800c162:	fb03 2207 	mla	r2, r3, r7, r2
 800c166:	f142 0500 	adc.w	r5, r2, #0
 800c16a:	006b      	lsls	r3, r5, #1
 800c16c:	469a      	mov	sl, r3
 800c16e:	9304      	str	r3, [sp, #16]
 800c170:	9e00      	ldr	r6, [sp, #0]
 800c172:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 800c176:	9a06      	ldr	r2, [sp, #24]
 800c178:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c17c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 800c17e:	2500      	movs	r5, #0
 800c180:	fb08 f303 	mul.w	r3, r8, r3
 800c184:	fbc2 450a 	smlal	r4, r5, r2, sl
 800c188:	9a07      	ldr	r2, [sp, #28]
 800c18a:	f108 0801 	add.w	r8, r8, #1
 800c18e:	10a9      	asrs	r1, r5, #2
 800c190:	f301 010f 	ssat	r1, #16, r1
 800c194:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800c198:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800c19a:	4543      	cmp	r3, r8
 800c19c:	dd12      	ble.n	800c1c4 <D80_GENERIC+0x240>
 800c19e:	9b00      	ldr	r3, [sp, #0]
 800c1a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1a2:	2b01      	cmp	r3, #1
 800c1a4:	f47f af0c 	bne.w	800bfc0 <D80_GENERIC+0x3c>
 800c1a8:	9b00      	ldr	r3, [sp, #0]
 800c1aa:	6885      	ldr	r5, [r0, #8]
 800c1ac:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800c1ae:	06b2      	lsls	r2, r6, #26
 800c1b0:	e9d0 3100 	ldrd	r3, r1, [r0]
 800c1b4:	f100 000a 	add.w	r0, r0, #10
 800c1b8:	f57f af35 	bpl.w	800c026 <D80_GENERIC+0xa2>
 800c1bc:	ba5b      	rev16	r3, r3
 800c1be:	ba49      	rev16	r1, r1
 800c1c0:	ba6d      	rev16	r5, r5
 800c1c2:	e730      	b.n	800c026 <D80_GENERIC+0xa2>
 800c1c4:	4632      	mov	r2, r6
 800c1c6:	9b03      	ldr	r3, [sp, #12]
 800c1c8:	2000      	movs	r0, #0
 800c1ca:	6093      	str	r3, [r2, #8]
 800c1cc:	9b01      	ldr	r3, [sp, #4]
 800c1ce:	60d3      	str	r3, [r2, #12]
 800c1d0:	9b02      	ldr	r3, [sp, #8]
 800c1d2:	61d3      	str	r3, [r2, #28]
 800c1d4:	9b04      	ldr	r3, [sp, #16]
 800c1d6:	6113      	str	r3, [r2, #16]
 800c1d8:	9b05      	ldr	r3, [sp, #20]
 800c1da:	6153      	str	r3, [r2, #20]
 800c1dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1de:	6193      	str	r3, [r2, #24]
 800c1e0:	b00b      	add	sp, #44	; 0x2c
 800c1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e6:	bf00      	nop
 800c1e8:	002d0024 	.word	0x002d0024
 800c1ec:	001c0015 	.word	0x001c0015
 800c1f0:	000f000a 	.word	0x000f000a
 800c1f4:	00060003 	.word	0x00060003
 800c1f8:	0037003f 	.word	0x0037003f
 800c1fc:	00450049 	.word	0x00450049
 800c200:	00490045 	.word	0x00490045
 800c204:	003f0037 	.word	0x003f0037
 800c208:	00030006 	.word	0x00030006
 800c20c:	000a000f 	.word	0x000a000f
 800c210:	0015001c 	.word	0x0015001c
 800c214:	0024002d 	.word	0x0024002d
 800c218:	24000000 	.word	0x24000000

0800c21c <D128_GENERIC>:
 800c21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c220:	b08d      	sub	sp, #52	; 0x34
 800c222:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c224:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 800c228:	9109      	str	r1, [sp, #36]	; 0x24
 800c22a:	6911      	ldr	r1, [r2, #16]
 800c22c:	9201      	str	r2, [sp, #4]
 800c22e:	9106      	str	r1, [sp, #24]
 800c230:	6951      	ldr	r1, [r2, #20]
 800c232:	9107      	str	r1, [sp, #28]
 800c234:	6991      	ldr	r1, [r2, #24]
 800c236:	910b      	str	r1, [sp, #44]	; 0x2c
 800c238:	6891      	ldr	r1, [r2, #8]
 800c23a:	9103      	str	r1, [sp, #12]
 800c23c:	68d1      	ldr	r1, [r2, #12]
 800c23e:	9102      	str	r1, [sp, #8]
 800c240:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800c242:	9108      	str	r1, [sp, #32]
 800c244:	2b00      	cmp	r3, #0
 800c246:	f000 8183 	beq.w	800c550 <D128_GENERIC+0x334>
 800c24a:	2300      	movs	r3, #0
 800c24c:	6a12      	ldr	r2, [r2, #32]
 800c24e:	4681      	mov	r9, r0
 800c250:	920a      	str	r2, [sp, #40]	; 0x28
 800c252:	e9cd a304 	strd	sl, r3, [sp, #16]
 800c256:	e165      	b.n	800c524 <D128_GENERIC+0x308>
 800c258:	b2d2      	uxtb	r2, r2
 800c25a:	f899 b000 	ldrb.w	fp, [r9]
 800c25e:	b213      	sxth	r3, r2
 800c260:	4255      	negs	r5, r2
 800c262:	f819 0002 	ldrb.w	r0, [r9, r2]
 800c266:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800c26a:	009f      	lsls	r7, r3, #2
 800c26c:	eb09 0402 	add.w	r4, r9, r2
 800c270:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 800c274:	f819 8002 	ldrb.w	r8, [r9, r2]
 800c278:	443b      	add	r3, r7
 800c27a:	1962      	adds	r2, r4, r5
 800c27c:	5d64      	ldrb	r4, [r4, r5]
 800c27e:	eb02 0c03 	add.w	ip, r2, r3
 800c282:	0424      	lsls	r4, r4, #16
 800c284:	5cd3      	ldrb	r3, [r2, r3]
 800c286:	eb0c 0e05 	add.w	lr, ip, r5
 800c28a:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 800c28e:	f81c 2005 	ldrb.w	r2, [ip, r5]
 800c292:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 800c296:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 800c29a:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 800c29e:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 800c2a2:	eb0c 0e06 	add.w	lr, ip, r6
 800c2a6:	f81c a006 	ldrb.w	sl, [ip, r6]
 800c2aa:	0412      	lsls	r2, r2, #16
 800c2ac:	445c      	add	r4, fp
 800c2ae:	eb0e 0c05 	add.w	ip, lr, r5
 800c2b2:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 800c2b6:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800c2ba:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 800c2be:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800c2c2:	041b      	lsls	r3, r3, #16
 800c2c4:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800c2c8:	eb00 0b06 	add.w	fp, r0, r6
 800c2cc:	5d80      	ldrb	r0, [r0, r6]
 800c2ce:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 800c2d2:	f81b 6005 	ldrb.w	r6, [fp, r5]
 800c2d6:	eb0b 0a05 	add.w	sl, fp, r5
 800c2da:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 800c2de:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 800c2e2:	0436      	lsls	r6, r6, #16
 800c2e4:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 800c2e8:	4442      	add	r2, r8
 800c2ea:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 800c2ee:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 800c2f2:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800c2f6:	44b9      	add	r9, r7
 800c2f8:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 800c2fc:	4463      	add	r3, ip
 800c2fe:	eb06 0508 	add.w	r5, r6, r8
 800c302:	b2e7      	uxtb	r7, r4
 800c304:	f3c4 2607 	ubfx	r6, r4, #8, #8
 800c308:	499b      	ldr	r1, [pc, #620]	; (800c578 <D128_GENERIC+0x35c>)
 800c30a:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800c30e:	0e24      	lsrs	r4, r4, #24
 800c310:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 800c314:	b2d7      	uxtb	r7, r2
 800c316:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 800c31a:	f3c2 2607 	ubfx	r6, r2, #8, #8
 800c31e:	9904      	ldr	r1, [sp, #16]
 800c320:	4461      	add	r1, ip
 800c322:	468c      	mov	ip, r1
 800c324:	4994      	ldr	r1, [pc, #592]	; (800c578 <D128_GENERIC+0x35c>)
 800c326:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 800c32a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800c32e:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 800c332:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800c336:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 800c33a:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800c33e:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 800c342:	0e12      	lsrs	r2, r2, #24
 800c344:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 800c348:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800c34c:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800c350:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c354:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 800c358:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c35c:	b2da      	uxtb	r2, r3
 800c35e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c362:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800c366:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c36a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800c36e:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 800c372:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800c376:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800c37a:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 800c37e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c382:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 800c386:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 800c38a:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800c38e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c392:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800c396:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c39a:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 800c39e:	0e1b      	lsrs	r3, r3, #24
 800c3a0:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 800c3a4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c3a8:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 800c3ac:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800c3b0:	b2eb      	uxtb	r3, r5
 800c3b2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c3b6:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 800c3ba:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800c3be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c3c2:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 800c3c6:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 800c3ca:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800c3ce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c3d2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c3d6:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 800c3da:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 800c3de:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800c3e2:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 800c3e6:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800c3ea:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c3ee:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800c3f2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c3f6:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 800c3fa:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800c3fe:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800c402:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c406:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 800c40a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c40e:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 800c412:	ea4f 219e 	mov.w	r1, lr, lsr #10
 800c416:	f3ce 0209 	ubfx	r2, lr, #0, #10
 800c41a:	9104      	str	r1, [sp, #16]
 800c41c:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800c420:	9902      	ldr	r1, [sp, #8]
 800c422:	4a56      	ldr	r2, [pc, #344]	; (800c57c <D128_GENERIC+0x360>)
 800c424:	fb2b 1202 	smlad	r2, fp, r2, r1
 800c428:	4955      	ldr	r1, [pc, #340]	; (800c580 <D128_GENERIC+0x364>)
 800c42a:	fb28 2201 	smlad	r2, r8, r1, r2
 800c42e:	4955      	ldr	r1, [pc, #340]	; (800c584 <D128_GENERIC+0x368>)
 800c430:	fb27 2201 	smlad	r2, r7, r1, r2
 800c434:	4954      	ldr	r1, [pc, #336]	; (800c588 <D128_GENERIC+0x36c>)
 800c436:	fb26 2201 	smlad	r2, r6, r1, r2
 800c43a:	4954      	ldr	r1, [pc, #336]	; (800c58c <D128_GENERIC+0x370>)
 800c43c:	fb24 2201 	smlad	r2, r4, r1, r2
 800c440:	4953      	ldr	r1, [pc, #332]	; (800c590 <D128_GENERIC+0x374>)
 800c442:	fb20 2201 	smlad	r2, r0, r1, r2
 800c446:	4953      	ldr	r1, [pc, #332]	; (800c594 <D128_GENERIC+0x378>)
 800c448:	fb23 2201 	smlad	r2, r3, r1, r2
 800c44c:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 800c450:	fb25 2a0c 	smlad	sl, r5, ip, r2
 800c454:	4950      	ldr	r1, [pc, #320]	; (800c598 <D128_GENERIC+0x37c>)
 800c456:	9a03      	ldr	r2, [sp, #12]
 800c458:	fb2b 2c01 	smlad	ip, fp, r1, r2
 800c45c:	4a4f      	ldr	r2, [pc, #316]	; (800c59c <D128_GENERIC+0x380>)
 800c45e:	fb28 ce02 	smlad	lr, r8, r2, ip
 800c462:	f8df c150 	ldr.w	ip, [pc, #336]	; 800c5b4 <D128_GENERIC+0x398>
 800c466:	fb27 ec0c 	smlad	ip, r7, ip, lr
 800c46a:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800c5b8 <D128_GENERIC+0x39c>
 800c46e:	fb26 cc0e 	smlad	ip, r6, lr, ip
 800c472:	f8df e148 	ldr.w	lr, [pc, #328]	; 800c5bc <D128_GENERIC+0x3a0>
 800c476:	fb24 ce0e 	smlad	lr, r4, lr, ip
 800c47a:	f8df c144 	ldr.w	ip, [pc, #324]	; 800c5c0 <D128_GENERIC+0x3a4>
 800c47e:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800c482:	f8df c140 	ldr.w	ip, [pc, #320]	; 800c5c4 <D128_GENERIC+0x3a8>
 800c486:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800c48a:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800c5c8 <D128_GENERIC+0x3ac>
 800c48e:	fb25 c20e 	smlad	r2, r5, lr, ip
 800c492:	f04f 0c01 	mov.w	ip, #1
 800c496:	9202      	str	r2, [sp, #8]
 800c498:	fb2b fb0c 	smuad	fp, fp, ip
 800c49c:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800c5cc <D128_GENERIC+0x3b0>
 800c4a0:	fb28 bb0c 	smlad	fp, r8, ip, fp
 800c4a4:	f8df c128 	ldr.w	ip, [pc, #296]	; 800c5d0 <D128_GENERIC+0x3b4>
 800c4a8:	fb27 bb0c 	smlad	fp, r7, ip, fp
 800c4ac:	4f3c      	ldr	r7, [pc, #240]	; (800c5a0 <D128_GENERIC+0x384>)
 800c4ae:	fb26 bb07 	smlad	fp, r6, r7, fp
 800c4b2:	4f3c      	ldr	r7, [pc, #240]	; (800c5a4 <D128_GENERIC+0x388>)
 800c4b4:	fb24 bb07 	smlad	fp, r4, r7, fp
 800c4b8:	4f3b      	ldr	r7, [pc, #236]	; (800c5a8 <D128_GENERIC+0x38c>)
 800c4ba:	fb20 bb07 	smlad	fp, r0, r7, fp
 800c4be:	4f3b      	ldr	r7, [pc, #236]	; (800c5ac <D128_GENERIC+0x390>)
 800c4c0:	fb23 bb07 	smlad	fp, r3, r7, fp
 800c4c4:	4b3a      	ldr	r3, [pc, #232]	; (800c5b0 <D128_GENERIC+0x394>)
 800c4c6:	fb25 b303 	smlad	r3, r5, r3, fp
 800c4ca:	9303      	str	r3, [sp, #12]
 800c4cc:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 800c4d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4d2:	b183      	cbz	r3, 800c4f6 <D128_GENERIC+0x2da>
 800c4d4:	9a06      	ldr	r2, [sp, #24]
 800c4d6:	9907      	ldr	r1, [sp, #28]
 800c4d8:	4422      	add	r2, r4
 800c4da:	9407      	str	r4, [sp, #28]
 800c4dc:	1a52      	subs	r2, r2, r1
 800c4de:	fba2 0103 	umull	r0, r1, r2, r3
 800c4e2:	17d5      	asrs	r5, r2, #31
 800c4e4:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 800c4e8:	fb03 1105 	mla	r1, r3, r5, r1
 800c4ec:	f141 0300 	adc.w	r3, r1, #0
 800c4f0:	005b      	lsls	r3, r3, #1
 800c4f2:	461c      	mov	r4, r3
 800c4f4:	9306      	str	r3, [sp, #24]
 800c4f6:	9d01      	ldr	r5, [sp, #4]
 800c4f8:	01e4      	lsls	r4, r4, #7
 800c4fa:	9e05      	ldr	r6, [sp, #20]
 800c4fc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c500:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 800c502:	2300      	movs	r3, #0
 800c504:	9908      	ldr	r1, [sp, #32]
 800c506:	fb06 f000 	mul.w	r0, r6, r0
 800c50a:	3601      	adds	r6, #1
 800c50c:	fbc1 2304 	smlal	r2, r3, r1, r4
 800c510:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c512:	109b      	asrs	r3, r3, #2
 800c514:	9605      	str	r6, [sp, #20]
 800c516:	f303 030f 	ssat	r3, #16, r3
 800c51a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 800c51e:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 800c520:	42b3      	cmp	r3, r6
 800c522:	dd13      	ble.n	800c54c <D128_GENERIC+0x330>
 800c524:	9b01      	ldr	r3, [sp, #4]
 800c526:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800c528:	2a01      	cmp	r2, #1
 800c52a:	f47f ae95 	bne.w	800c258 <D128_GENERIC+0x3c>
 800c52e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c530:	f109 0610 	add.w	r6, r9, #16
 800c534:	0681      	lsls	r1, r0, #26
 800c536:	e9d9 4200 	ldrd	r4, r2, [r9]
 800c53a:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 800c53e:	d518      	bpl.n	800c572 <D128_GENERIC+0x356>
 800c540:	ba64      	rev16	r4, r4
 800c542:	ba52      	rev16	r2, r2
 800c544:	ba5b      	rev16	r3, r3
 800c546:	ba6d      	rev16	r5, r5
 800c548:	46b1      	mov	r9, r6
 800c54a:	e6da      	b.n	800c302 <D128_GENERIC+0xe6>
 800c54c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c550:	9b01      	ldr	r3, [sp, #4]
 800c552:	2000      	movs	r0, #0
 800c554:	9903      	ldr	r1, [sp, #12]
 800c556:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c558:	6099      	str	r1, [r3, #8]
 800c55a:	9902      	ldr	r1, [sp, #8]
 800c55c:	f8c3 a01c 	str.w	sl, [r3, #28]
 800c560:	60d9      	str	r1, [r3, #12]
 800c562:	9906      	ldr	r1, [sp, #24]
 800c564:	619a      	str	r2, [r3, #24]
 800c566:	6119      	str	r1, [r3, #16]
 800c568:	9907      	ldr	r1, [sp, #28]
 800c56a:	6159      	str	r1, [r3, #20]
 800c56c:	b00d      	add	sp, #52	; 0x34
 800c56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c572:	46b1      	mov	r9, r6
 800c574:	e6c5      	b.n	800c302 <D128_GENERIC+0xe6>
 800c576:	bf00      	nop
 800c578:	24000000 	.word	0x24000000
 800c57c:	00780069 	.word	0x00780069
 800c580:	005b004e 	.word	0x005b004e
 800c584:	00420037 	.word	0x00420037
 800c588:	002d0024 	.word	0x002d0024
 800c58c:	001c0015 	.word	0x001c0015
 800c590:	000f000a 	.word	0x000f000a
 800c594:	00060003 	.word	0x00060003
 800c598:	00880096 	.word	0x00880096
 800c59c:	00a200ac 	.word	0x00a200ac
 800c5a0:	0015001c 	.word	0x0015001c
 800c5a4:	0024002d 	.word	0x0024002d
 800c5a8:	00370042 	.word	0x00370042
 800c5ac:	004e005b 	.word	0x004e005b
 800c5b0:	00690078 	.word	0x00690078
 800c5b4:	00b400ba 	.word	0x00b400ba
 800c5b8:	00be00c0 	.word	0x00be00c0
 800c5bc:	00c000be 	.word	0x00c000be
 800c5c0:	00ba00b4 	.word	0x00ba00b4
 800c5c4:	00ac00a2 	.word	0x00ac00a2
 800c5c8:	00960088 	.word	0x00960088
 800c5cc:	00030006 	.word	0x00030006
 800c5d0:	000a000f 	.word	0x000a000f

0800c5d4 <D16_1CH_HTONS_VOL_HP>:
 800c5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5d8:	6993      	ldr	r3, [r2, #24]
 800c5da:	b087      	sub	sp, #28
 800c5dc:	4682      	mov	sl, r0
 800c5de:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800c5e0:	9304      	str	r3, [sp, #16]
 800c5e2:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 800c5e6:	69d3      	ldr	r3, [r2, #28]
 800c5e8:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800c5ec:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800c5f0:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 800c5f4:	9403      	str	r4, [sp, #12]
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d054      	beq.n	800c6a4 <D16_1CH_HTONS_VOL_HP+0xd0>
 800c5fa:	f1a1 0902 	sub.w	r9, r1, #2
 800c5fe:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 800c602:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800c6b0 <D16_1CH_HTONS_VOL_HP+0xdc>
 800c606:	4650      	mov	r0, sl
 800c608:	9101      	str	r1, [sp, #4]
 800c60a:	4619      	mov	r1, r3
 800c60c:	f8cd b008 	str.w	fp, [sp, #8]
 800c610:	9205      	str	r2, [sp, #20]
 800c612:	f850 3b02 	ldr.w	r3, [r0], #2
 800c616:	ba5b      	rev16	r3, r3
 800c618:	b2dc      	uxtb	r4, r3
 800c61a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800c61e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c622:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800c626:	4419      	add	r1, r3
 800c628:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 800c62c:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800c630:	f3c4 0209 	ubfx	r2, r4, #0, #10
 800c634:	0aa1      	lsrs	r1, r4, #10
 800c636:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800c63a:	4a1b      	ldr	r2, [pc, #108]	; (800c6a8 <D16_1CH_HTONS_VOL_HP+0xd4>)
 800c63c:	fb23 5402 	smlad	r4, r3, r2, r5
 800c640:	4a1a      	ldr	r2, [pc, #104]	; (800c6ac <D16_1CH_HTONS_VOL_HP+0xd8>)
 800c642:	fb23 f502 	smuad	r5, r3, r2
 800c646:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800c64a:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 800c64e:	f04f 0b00 	mov.w	fp, #0
 800c652:	19a2      	adds	r2, r4, r6
 800c654:	eba2 020c 	sub.w	r2, r2, ip
 800c658:	46a4      	mov	ip, r4
 800c65a:	17d7      	asrs	r7, r2, #31
 800c65c:	fba2 230e 	umull	r2, r3, r2, lr
 800c660:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 800c664:	fb0e 3307 	mla	r3, lr, r7, r3
 800c668:	f143 0700 	adc.w	r7, r3, #0
 800c66c:	9b02      	ldr	r3, [sp, #8]
 800c66e:	047a      	lsls	r2, r7, #17
 800c670:	007e      	lsls	r6, r7, #1
 800c672:	fbc3 ab02 	smlal	sl, fp, r3, r2
 800c676:	ea4f 03ab 	mov.w	r3, fp, asr #2
 800c67a:	f303 030f 	ssat	r3, #16, r3
 800c67e:	f829 3f02 	strh.w	r3, [r9, #2]!
 800c682:	9b01      	ldr	r3, [sp, #4]
 800c684:	4298      	cmp	r0, r3
 800c686:	d1c4      	bne.n	800c612 <D16_1CH_HTONS_VOL_HP+0x3e>
 800c688:	460b      	mov	r3, r1
 800c68a:	9a05      	ldr	r2, [sp, #20]
 800c68c:	2000      	movs	r0, #0
 800c68e:	9903      	ldr	r1, [sp, #12]
 800c690:	61d3      	str	r3, [r2, #28]
 800c692:	9b04      	ldr	r3, [sp, #16]
 800c694:	6095      	str	r5, [r2, #8]
 800c696:	60d1      	str	r1, [r2, #12]
 800c698:	6193      	str	r3, [r2, #24]
 800c69a:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800c69e:	b007      	add	sp, #28
 800c6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6a4:	4664      	mov	r4, ip
 800c6a6:	e7f1      	b.n	800c68c <D16_1CH_HTONS_VOL_HP+0xb8>
 800c6a8:	00030001 	.word	0x00030001
 800c6ac:	00010003 	.word	0x00010003
 800c6b0:	24000000 	.word	0x24000000

0800c6b4 <D24_1CH_HTONS_VOL_HP>:
 800c6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b8:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800c6ba:	b089      	sub	sp, #36	; 0x24
 800c6bc:	6993      	ldr	r3, [r2, #24]
 800c6be:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800c6c0:	9604      	str	r6, [sp, #16]
 800c6c2:	6a16      	ldr	r6, [r2, #32]
 800c6c4:	9306      	str	r3, [sp, #24]
 800c6c6:	9505      	str	r5, [sp, #20]
 800c6c8:	69d3      	ldr	r3, [r2, #28]
 800c6ca:	9600      	str	r6, [sp, #0]
 800c6cc:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800c6d0:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 800c6d4:	2d00      	cmp	r5, #0
 800c6d6:	f000 8083 	beq.w	800c7e0 <D24_1CH_HTONS_VOL_HP+0x12c>
 800c6da:	9207      	str	r2, [sp, #28]
 800c6dc:	2600      	movs	r6, #0
 800c6de:	4622      	mov	r2, r4
 800c6e0:	f1a1 0b02 	sub.w	fp, r1, #2
 800c6e4:	4f3f      	ldr	r7, [pc, #252]	; (800c7e4 <D24_1CH_HTONS_VOL_HP+0x130>)
 800c6e6:	461d      	mov	r5, r3
 800c6e8:	f8cd a00c 	str.w	sl, [sp, #12]
 800c6ec:	9c00      	ldr	r4, [sp, #0]
 800c6ee:	e056      	b.n	800c79e <D24_1CH_HTONS_VOL_HP+0xea>
 800c6f0:	7841      	ldrb	r1, [r0, #1]
 800c6f2:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 800c6f6:	3002      	adds	r0, #2
 800c6f8:	4488      	add	r8, r1
 800c6fa:	fa5f f388 	uxtb.w	r3, r8
 800c6fe:	f3c8 2907 	ubfx	r9, r8, #8, #8
 800c702:	ea4f 4818 	mov.w	r8, r8, lsr #16
 800c706:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800c70a:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 800c70e:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 800c712:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 800c716:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800c71a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c71e:	f3c8 0309 	ubfx	r3, r8, #0, #10
 800c722:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800c726:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c72a:	492f      	ldr	r1, [pc, #188]	; (800c7e8 <D24_1CH_HTONS_VOL_HP+0x134>)
 800c72c:	fb23 e901 	smlad	r9, r3, r1, lr
 800c730:	492e      	ldr	r1, [pc, #184]	; (800c7ec <D24_1CH_HTONS_VOL_HP+0x138>)
 800c732:	fb23 ce01 	smlad	lr, r3, r1, ip
 800c736:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 800c73a:	2101      	movs	r1, #1
 800c73c:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 800c740:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 800c744:	fb23 f301 	smuad	r3, r3, r1
 800c748:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 800c74c:	eb08 0c03 	add.w	ip, r8, r3
 800c750:	9b03      	ldr	r3, [sp, #12]
 800c752:	f04f 0a00 	mov.w	sl, #0
 800c756:	440a      	add	r2, r1
 800c758:	3601      	adds	r6, #1
 800c75a:	9103      	str	r1, [sp, #12]
 800c75c:	1ad2      	subs	r2, r2, r3
 800c75e:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800c762:	fba2 2304 	umull	r2, r3, r2, r4
 800c766:	e9cd 2300 	strd	r2, r3, [sp]
 800c76a:	fb04 3309 	mla	r3, r4, r9, r3
 800c76e:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800c772:	9301      	str	r3, [sp, #4]
 800c774:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c778:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c77c:	f143 0300 	adc.w	r3, r3, #0
 800c780:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 800c784:	005a      	lsls	r2, r3, #1
 800c786:	9b04      	ldr	r3, [sp, #16]
 800c788:	fbc3 9a08 	smlal	r9, sl, r3, r8
 800c78c:	ea4f 03aa 	mov.w	r3, sl, asr #2
 800c790:	f303 030f 	ssat	r3, #16, r3
 800c794:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800c798:	9b05      	ldr	r3, [sp, #20]
 800c79a:	429e      	cmp	r6, r3
 800c79c:	d010      	beq.n	800c7c0 <D24_1CH_HTONS_VOL_HP+0x10c>
 800c79e:	f890 9003 	ldrb.w	r9, [r0, #3]
 800c7a2:	f016 0f01 	tst.w	r6, #1
 800c7a6:	7801      	ldrb	r1, [r0, #0]
 800c7a8:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800c7ac:	ea4f 2801 	mov.w	r8, r1, lsl #8
 800c7b0:	d09e      	beq.n	800c6f0 <D24_1CH_HTONS_VOL_HP+0x3c>
 800c7b2:	f890 8002 	ldrb.w	r8, [r0, #2]
 800c7b6:	3004      	adds	r0, #4
 800c7b8:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 800c7bc:	4488      	add	r8, r1
 800c7be:	e79c      	b.n	800c6fa <D24_1CH_HTONS_VOL_HP+0x46>
 800c7c0:	4614      	mov	r4, r2
 800c7c2:	462b      	mov	r3, r5
 800c7c4:	9a07      	ldr	r2, [sp, #28]
 800c7c6:	2000      	movs	r0, #0
 800c7c8:	61d3      	str	r3, [r2, #28]
 800c7ca:	9b06      	ldr	r3, [sp, #24]
 800c7cc:	f8c2 c008 	str.w	ip, [r2, #8]
 800c7d0:	f8c2 e00c 	str.w	lr, [r2, #12]
 800c7d4:	6193      	str	r3, [r2, #24]
 800c7d6:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800c7da:	b009      	add	sp, #36	; 0x24
 800c7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e0:	4651      	mov	r1, sl
 800c7e2:	e7f0      	b.n	800c7c6 <D24_1CH_HTONS_VOL_HP+0x112>
 800c7e4:	24000000 	.word	0x24000000
 800c7e8:	00030001 	.word	0x00030001
 800c7ec:	00060007 	.word	0x00060007

0800c7f0 <D32_1CH_HTONS_VOL_HP>:
 800c7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f4:	6993      	ldr	r3, [r2, #24]
 800c7f6:	b087      	sub	sp, #28
 800c7f8:	4683      	mov	fp, r0
 800c7fa:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800c7fc:	9304      	str	r3, [sp, #16]
 800c7fe:	69d5      	ldr	r5, [r2, #28]
 800c800:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800c802:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800c806:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 800c80a:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800c80e:	2800      	cmp	r0, #0
 800c810:	d077      	beq.n	800c902 <D32_1CH_HTONS_VOL_HP+0x112>
 800c812:	460f      	mov	r7, r1
 800c814:	46f1      	mov	r9, lr
 800c816:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800c81a:	f8cd 8000 	str.w	r8, [sp]
 800c81e:	4e3a      	ldr	r6, [pc, #232]	; (800c908 <D32_1CH_HTONS_VOL_HP+0x118>)
 800c820:	469e      	mov	lr, r3
 800c822:	46a0      	mov	r8, r4
 800c824:	9103      	str	r1, [sp, #12]
 800c826:	9205      	str	r2, [sp, #20]
 800c828:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c82c:	ba64      	rev16	r4, r4
 800c82e:	b2e0      	uxtb	r0, r4
 800c830:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800c834:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800c838:	0e24      	lsrs	r4, r4, #24
 800c83a:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800c83e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800c842:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 800c846:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800c84a:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800c84e:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800c852:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c856:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800c85a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c85e:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800c862:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c866:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c86a:	f3c5 0009 	ubfx	r0, r5, #0, #10
 800c86e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800c872:	4826      	ldr	r0, [pc, #152]	; (800c90c <D32_1CH_HTONS_VOL_HP+0x11c>)
 800c874:	fb23 c400 	smlad	r4, r3, r0, ip
 800c878:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c87c:	fb21 4402 	smlad	r4, r1, r2, r4
 800c880:	4823      	ldr	r0, [pc, #140]	; (800c910 <D32_1CH_HTONS_VOL_HP+0x120>)
 800c882:	fb23 ec00 	smlad	ip, r3, r0, lr
 800c886:	4823      	ldr	r0, [pc, #140]	; (800c914 <D32_1CH_HTONS_VOL_HP+0x124>)
 800c888:	fb21 cc00 	smlad	ip, r1, r0, ip
 800c88c:	2201      	movs	r2, #1
 800c88e:	fb23 f302 	smuad	r3, r3, r2
 800c892:	4821      	ldr	r0, [pc, #132]	; (800c918 <D32_1CH_HTONS_VOL_HP+0x128>)
 800c894:	fb21 3e00 	smlad	lr, r1, r0, r3
 800c898:	9b00      	ldr	r3, [sp, #0]
 800c89a:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 800c89e:	4423      	add	r3, r4
 800c8a0:	eba3 0209 	sub.w	r2, r3, r9
 800c8a4:	46a1      	mov	r9, r4
 800c8a6:	17d1      	asrs	r1, r2, #31
 800c8a8:	fba2 230a 	umull	r2, r3, r2, sl
 800c8ac:	e9cd 2300 	strd	r2, r3, [sp]
 800c8b0:	fb0a 3301 	mla	r3, sl, r1, r3
 800c8b4:	9301      	str	r3, [sp, #4]
 800c8b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8ba:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c8be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c8c2:	f143 0300 	adc.w	r3, r3, #0
 800c8c6:	0399      	lsls	r1, r3, #14
 800c8c8:	005b      	lsls	r3, r3, #1
 800c8ca:	9300      	str	r3, [sp, #0]
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	fbc8 2301 	smlal	r2, r3, r8, r1
 800c8d2:	109b      	asrs	r3, r3, #2
 800c8d4:	f303 030f 	ssat	r3, #16, r3
 800c8d8:	f827 3b02 	strh.w	r3, [r7], #2
 800c8dc:	9b03      	ldr	r3, [sp, #12]
 800c8de:	429f      	cmp	r7, r3
 800c8e0:	d1a2      	bne.n	800c828 <D32_1CH_HTONS_VOL_HP+0x38>
 800c8e2:	4673      	mov	r3, lr
 800c8e4:	f8dd 8000 	ldr.w	r8, [sp]
 800c8e8:	9a05      	ldr	r2, [sp, #20]
 800c8ea:	6093      	str	r3, [r2, #8]
 800c8ec:	2000      	movs	r0, #0
 800c8ee:	9b04      	ldr	r3, [sp, #16]
 800c8f0:	f8c2 c00c 	str.w	ip, [r2, #12]
 800c8f4:	61d5      	str	r5, [r2, #28]
 800c8f6:	6193      	str	r3, [r2, #24]
 800c8f8:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800c8fc:	b007      	add	sp, #28
 800c8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c902:	4674      	mov	r4, lr
 800c904:	e7f1      	b.n	800c8ea <D32_1CH_HTONS_VOL_HP+0xfa>
 800c906:	bf00      	nop
 800c908:	24000000 	.word	0x24000000
 800c90c:	00060003 	.word	0x00060003
 800c910:	000a000c 	.word	0x000a000c
 800c914:	000c000a 	.word	0x000c000a
 800c918:	00030006 	.word	0x00030006

0800c91c <D48_1CH_HTONS_VOL_HP>:
 800c91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c920:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800c922:	b087      	sub	sp, #28
 800c924:	6993      	ldr	r3, [r2, #24]
 800c926:	9701      	str	r7, [sp, #4]
 800c928:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800c92a:	6a17      	ldr	r7, [r2, #32]
 800c92c:	9304      	str	r3, [sp, #16]
 800c92e:	69d6      	ldr	r6, [r2, #28]
 800c930:	9702      	str	r7, [sp, #8]
 800c932:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 800c936:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800c93a:	2d00      	cmp	r5, #0
 800c93c:	f000 8093 	beq.w	800ca66 <D48_1CH_HTONS_VOL_HP+0x14a>
 800c940:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c944:	f1a1 0b02 	sub.w	fp, r1, #2
 800c948:	46f2      	mov	sl, lr
 800c94a:	4f48      	ldr	r7, [pc, #288]	; (800ca6c <D48_1CH_HTONS_VOL_HP+0x150>)
 800c94c:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 800c950:	469e      	mov	lr, r3
 800c952:	9205      	str	r2, [sp, #20]
 800c954:	9103      	str	r1, [sp, #12]
 800c956:	e9d0 3200 	ldrd	r3, r2, [r0]
 800c95a:	3006      	adds	r0, #6
 800c95c:	ba5b      	rev16	r3, r3
 800c95e:	fa92 f992 	rev16.w	r9, r2
 800c962:	b2dd      	uxtb	r5, r3
 800c964:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800c968:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800c96c:	0e1b      	lsrs	r3, r3, #24
 800c96e:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800c972:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800c976:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 800c97a:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 800c97e:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800c982:	fa5f f289 	uxtb.w	r2, r9
 800c986:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 800c98a:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800c98e:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800c992:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800c996:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800c99a:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800c99e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c9a2:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 800c9a6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c9aa:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800c9ae:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800c9b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c9b6:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800c9ba:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c9be:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 800c9c2:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800c9c6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c9ca:	4b29      	ldr	r3, [pc, #164]	; (800ca70 <D48_1CH_HTONS_VOL_HP+0x154>)
 800c9cc:	fb28 c103 	smlad	r1, r8, r3, ip
 800c9d0:	4b28      	ldr	r3, [pc, #160]	; (800ca74 <D48_1CH_HTONS_VOL_HP+0x158>)
 800c9d2:	fb25 1103 	smlad	r1, r5, r3, r1
 800c9d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c9da:	fb22 1903 	smlad	r9, r2, r3, r1
 800c9de:	4b26      	ldr	r3, [pc, #152]	; (800ca78 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800c9e0:	fb28 ec03 	smlad	ip, r8, r3, lr
 800c9e4:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800c9e8:	fb25 cc03 	smlad	ip, r5, r3, ip
 800c9ec:	4b23      	ldr	r3, [pc, #140]	; (800ca7c <D48_1CH_HTONS_VOL_HP+0x160>)
 800c9ee:	fb22 cc03 	smlad	ip, r2, r3, ip
 800c9f2:	2101      	movs	r1, #1
 800c9f4:	fb28 f801 	smuad	r8, r8, r1
 800c9f8:	4b21      	ldr	r3, [pc, #132]	; (800ca80 <D48_1CH_HTONS_VOL_HP+0x164>)
 800c9fa:	fb25 8503 	smlad	r5, r5, r3, r8
 800c9fe:	4b21      	ldr	r3, [pc, #132]	; (800ca84 <D48_1CH_HTONS_VOL_HP+0x168>)
 800ca00:	fb22 5e03 	smlad	lr, r2, r3, r5
 800ca04:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 800ca08:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800ca0c:	190a      	adds	r2, r1, r4
 800ca0e:	9c02      	ldr	r4, [sp, #8]
 800ca10:	eba2 020a 	sub.w	r2, r2, sl
 800ca14:	468a      	mov	sl, r1
 800ca16:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800ca1a:	fba2 2304 	umull	r2, r3, r2, r4
 800ca1e:	fb04 3309 	mla	r3, r4, r9, r3
 800ca22:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800ca26:	f04f 0900 	mov.w	r9, #0
 800ca2a:	f143 0500 	adc.w	r5, r3, #0
 800ca2e:	9b01      	ldr	r3, [sp, #4]
 800ca30:	032a      	lsls	r2, r5, #12
 800ca32:	006c      	lsls	r4, r5, #1
 800ca34:	fbc3 8902 	smlal	r8, r9, r3, r2
 800ca38:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800ca3c:	f303 030f 	ssat	r3, #16, r3
 800ca40:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800ca44:	9b03      	ldr	r3, [sp, #12]
 800ca46:	4283      	cmp	r3, r0
 800ca48:	d185      	bne.n	800c956 <D48_1CH_HTONS_VOL_HP+0x3a>
 800ca4a:	4673      	mov	r3, lr
 800ca4c:	9a05      	ldr	r2, [sp, #20]
 800ca4e:	6093      	str	r3, [r2, #8]
 800ca50:	2000      	movs	r0, #0
 800ca52:	9b04      	ldr	r3, [sp, #16]
 800ca54:	f8c2 c00c 	str.w	ip, [r2, #12]
 800ca58:	61d6      	str	r6, [r2, #28]
 800ca5a:	6193      	str	r3, [r2, #24]
 800ca5c:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800ca60:	b007      	add	sp, #28
 800ca62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca66:	4671      	mov	r1, lr
 800ca68:	e7f1      	b.n	800ca4e <D48_1CH_HTONS_VOL_HP+0x132>
 800ca6a:	bf00      	nop
 800ca6c:	24000000 	.word	0x24000000
 800ca70:	000f000a 	.word	0x000f000a
 800ca74:	00060003 	.word	0x00060003
 800ca78:	00150019 	.word	0x00150019
 800ca7c:	00190015 	.word	0x00190015
 800ca80:	00030006 	.word	0x00030006
 800ca84:	000a000f 	.word	0x000a000f

0800ca88 <D64_1CH_HTONS_VOL_HP>:
 800ca88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca8c:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800ca8e:	b089      	sub	sp, #36	; 0x24
 800ca90:	6993      	ldr	r3, [r2, #24]
 800ca92:	4686      	mov	lr, r0
 800ca94:	9503      	str	r5, [sp, #12]
 800ca96:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800ca98:	6a15      	ldr	r5, [r2, #32]
 800ca9a:	9306      	str	r3, [sp, #24]
 800ca9c:	69d6      	ldr	r6, [r2, #28]
 800ca9e:	9504      	str	r5, [sp, #16]
 800caa0:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 800caa4:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800caa8:	2800      	cmp	r0, #0
 800caaa:	f000 80a4 	beq.w	800cbf6 <D64_1CH_HTONS_VOL_HP+0x16e>
 800caae:	460f      	mov	r7, r1
 800cab0:	46f1      	mov	r9, lr
 800cab2:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800cab6:	4d56      	ldr	r5, [pc, #344]	; (800cc10 <D64_1CH_HTONS_VOL_HP+0x188>)
 800cab8:	46a2      	mov	sl, r4
 800caba:	469e      	mov	lr, r3
 800cabc:	9105      	str	r1, [sp, #20]
 800cabe:	9207      	str	r2, [sp, #28]
 800cac0:	f859 1b08 	ldr.w	r1, [r9], #8
 800cac4:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800cac8:	ba49      	rev16	r1, r1
 800caca:	fa93 fb93 	rev16.w	fp, r3
 800cace:	b2cb      	uxtb	r3, r1
 800cad0:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800cad4:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800cad8:	0e09      	lsrs	r1, r1, #24
 800cada:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800cade:	fa5f f38b 	uxtb.w	r3, fp
 800cae2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800cae6:	4426      	add	r6, r4
 800cae8:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800caec:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800caf0:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800caf4:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800caf8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800cafc:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800cb00:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800cb04:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800cb08:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800cb0c:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800cb10:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800cb14:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800cb18:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800cb1c:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800cb20:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800cb24:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 800cb28:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800cb2c:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800cb30:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800cb34:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 800cb38:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800cb3c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800cb40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb44:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800cb48:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800cb4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cb50:	f3cb 0009 	ubfx	r0, fp, #0, #10
 800cb54:	ea4f 269b 	mov.w	r6, fp, lsr #10
 800cb58:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 800cb5c:	482d      	ldr	r0, [pc, #180]	; (800cc14 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800cb5e:	fb22 cc00 	smlad	ip, r2, r0, ip
 800cb62:	482d      	ldr	r0, [pc, #180]	; (800cc18 <D64_1CH_HTONS_VOL_HP+0x190>)
 800cb64:	fb21 cc00 	smlad	ip, r1, r0, ip
 800cb68:	482c      	ldr	r0, [pc, #176]	; (800cc1c <D64_1CH_HTONS_VOL_HP+0x194>)
 800cb6a:	fb23 cc00 	smlad	ip, r3, r0, ip
 800cb6e:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800cb72:	fb2b c404 	smlad	r4, fp, r4, ip
 800cb76:	482a      	ldr	r0, [pc, #168]	; (800cc20 <D64_1CH_HTONS_VOL_HP+0x198>)
 800cb78:	fb22 ec00 	smlad	ip, r2, r0, lr
 800cb7c:	fb2b cc10 	smladx	ip, fp, r0, ip
 800cb80:	4828      	ldr	r0, [pc, #160]	; (800cc24 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800cb82:	fb21 cc00 	smlad	ip, r1, r0, ip
 800cb86:	fb23 cc10 	smladx	ip, r3, r0, ip
 800cb8a:	f04f 0e01 	mov.w	lr, #1
 800cb8e:	fb22 f20e 	smuad	r2, r2, lr
 800cb92:	4825      	ldr	r0, [pc, #148]	; (800cc28 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800cb94:	fb21 2100 	smlad	r1, r1, r0, r2
 800cb98:	4a24      	ldr	r2, [pc, #144]	; (800cc2c <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800cb9a:	fb23 1302 	smlad	r3, r3, r2, r1
 800cb9e:	4a24      	ldr	r2, [pc, #144]	; (800cc30 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800cba0:	fb2b 3e02 	smlad	lr, fp, r2, r3
 800cba4:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 800cba8:	eb04 0208 	add.w	r2, r4, r8
 800cbac:	eba2 020a 	sub.w	r2, r2, sl
 800cbb0:	46a2      	mov	sl, r4
 800cbb2:	4610      	mov	r0, r2
 800cbb4:	17d1      	asrs	r1, r2, #31
 800cbb6:	e9cd 0100 	strd	r0, r1, [sp]
 800cbba:	9904      	ldr	r1, [sp, #16]
 800cbbc:	9801      	ldr	r0, [sp, #4]
 800cbbe:	fba2 2301 	umull	r2, r3, r2, r1
 800cbc2:	fb01 3300 	mla	r3, r1, r0, r3
 800cbc6:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 800cbca:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800cbce:	f143 0100 	adc.w	r1, r3, #0
 800cbd2:	9b03      	ldr	r3, [sp, #12]
 800cbd4:	02ca      	lsls	r2, r1, #11
 800cbd6:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800cbda:	2100      	movs	r1, #0
 800cbdc:	fbc3 0102 	smlal	r0, r1, r3, r2
 800cbe0:	108b      	asrs	r3, r1, #2
 800cbe2:	f303 030f 	ssat	r3, #16, r3
 800cbe6:	f827 3b02 	strh.w	r3, [r7], #2
 800cbea:	9b05      	ldr	r3, [sp, #20]
 800cbec:	429f      	cmp	r7, r3
 800cbee:	f47f af67 	bne.w	800cac0 <D64_1CH_HTONS_VOL_HP+0x38>
 800cbf2:	4673      	mov	r3, lr
 800cbf4:	9a07      	ldr	r2, [sp, #28]
 800cbf6:	6093      	str	r3, [r2, #8]
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	9b06      	ldr	r3, [sp, #24]
 800cbfc:	f8c2 c00c 	str.w	ip, [r2, #12]
 800cc00:	61d6      	str	r6, [r2, #28]
 800cc02:	6193      	str	r3, [r2, #24]
 800cc04:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800cc08:	b009      	add	sp, #36	; 0x24
 800cc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc0e:	bf00      	nop
 800cc10:	24000000 	.word	0x24000000
 800cc14:	001c0015 	.word	0x001c0015
 800cc18:	000f000a 	.word	0x000f000a
 800cc1c:	00060003 	.word	0x00060003
 800cc20:	0024002a 	.word	0x0024002a
 800cc24:	002e0030 	.word	0x002e0030
 800cc28:	00030006 	.word	0x00030006
 800cc2c:	000a000f 	.word	0x000a000f
 800cc30:	0015001c 	.word	0x0015001c

0800cc34 <D80_1CH_HTONS_VOL_HP>:
 800cc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc38:	6913      	ldr	r3, [r2, #16]
 800cc3a:	b089      	sub	sp, #36	; 0x24
 800cc3c:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800cc3e:	9301      	str	r3, [sp, #4]
 800cc40:	9603      	str	r6, [sp, #12]
 800cc42:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800cc44:	6a16      	ldr	r6, [r2, #32]
 800cc46:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 800cc4a:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800cc4e:	9306      	str	r3, [sp, #24]
 800cc50:	9604      	str	r6, [sp, #16]
 800cc52:	69d3      	ldr	r3, [r2, #28]
 800cc54:	2c00      	cmp	r4, #0
 800cc56:	f000 80ce 	beq.w	800cdf6 <D80_1CH_HTONS_VOL_HP+0x1c2>
 800cc5a:	3902      	subs	r1, #2
 800cc5c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800cc60:	4e66      	ldr	r6, [pc, #408]	; (800cdfc <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800cc62:	469e      	mov	lr, r3
 800cc64:	9102      	str	r1, [sp, #8]
 800cc66:	46aa      	mov	sl, r5
 800cc68:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 800cc6c:	9207      	str	r2, [sp, #28]
 800cc6e:	9105      	str	r1, [sp, #20]
 800cc70:	6883      	ldr	r3, [r0, #8]
 800cc72:	e9d0 4200 	ldrd	r4, r2, [r0]
 800cc76:	300a      	adds	r0, #10
 800cc78:	ba64      	rev16	r4, r4
 800cc7a:	ba52      	rev16	r2, r2
 800cc7c:	fa93 fb93 	rev16.w	fp, r3
 800cc80:	b2e5      	uxtb	r5, r4
 800cc82:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800cc86:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800cc8a:	0e24      	lsrs	r4, r4, #24
 800cc8c:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800cc90:	b2d5      	uxtb	r5, r2
 800cc92:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800cc96:	44c6      	add	lr, r8
 800cc98:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800cc9c:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800cca0:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800cca4:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800cca8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800ccac:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800ccb0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800ccb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ccb8:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800ccbc:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800ccc0:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800ccc4:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 800ccc8:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 800cccc:	f3c2 4507 	ubfx	r5, r2, #16, #8
 800ccd0:	0e12      	lsrs	r2, r2, #24
 800ccd2:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 800ccd6:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800ccda:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800ccde:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800cce2:	fa5f fb8b 	uxtb.w	fp, fp
 800cce6:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800ccea:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ccee:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800ccf2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ccf6:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800ccfa:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ccfe:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800cd02:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800cd06:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800cd0a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800cd0e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800cd12:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 800cd16:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800cd1a:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800cd1e:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800cd22:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800cd26:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800cd2a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800cd2e:	4934      	ldr	r1, [pc, #208]	; (800ce00 <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800cd30:	fb23 cc01 	smlad	ip, r3, r1, ip
 800cd34:	4933      	ldr	r1, [pc, #204]	; (800ce04 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800cd36:	fb24 cc01 	smlad	ip, r4, r1, ip
 800cd3a:	4933      	ldr	r1, [pc, #204]	; (800ce08 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800cd3c:	fb28 cc01 	smlad	ip, r8, r1, ip
 800cd40:	4932      	ldr	r1, [pc, #200]	; (800ce0c <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800cd42:	fb22 cc01 	smlad	ip, r2, r1, ip
 800cd46:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800cd4a:	fb2b c901 	smlad	r9, fp, r1, ip
 800cd4e:	4930      	ldr	r1, [pc, #192]	; (800ce10 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800cd50:	fb23 7701 	smlad	r7, r3, r1, r7
 800cd54:	492f      	ldr	r1, [pc, #188]	; (800ce14 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800cd56:	fb24 7701 	smlad	r7, r4, r1, r7
 800cd5a:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800cd5e:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800cd62:	492d      	ldr	r1, [pc, #180]	; (800ce18 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800cd64:	fb22 cc01 	smlad	ip, r2, r1, ip
 800cd68:	492c      	ldr	r1, [pc, #176]	; (800ce1c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800cd6a:	fb2b cc01 	smlad	ip, fp, r1, ip
 800cd6e:	2101      	movs	r1, #1
 800cd70:	fb23 f301 	smuad	r3, r3, r1
 800cd74:	492a      	ldr	r1, [pc, #168]	; (800ce20 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800cd76:	fb24 3401 	smlad	r4, r4, r1, r3
 800cd7a:	492a      	ldr	r1, [pc, #168]	; (800ce24 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800cd7c:	fb28 4101 	smlad	r1, r8, r1, r4
 800cd80:	4f29      	ldr	r7, [pc, #164]	; (800ce28 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800cd82:	fb22 1207 	smlad	r2, r2, r7, r1
 800cd86:	4f29      	ldr	r7, [pc, #164]	; (800ce2c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800cd88:	fb2b 2707 	smlad	r7, fp, r7, r2
 800cd8c:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800cd90:	9b01      	ldr	r3, [sp, #4]
 800cd92:	9c04      	ldr	r4, [sp, #16]
 800cd94:	440b      	add	r3, r1
 800cd96:	eba3 020a 	sub.w	r2, r3, sl
 800cd9a:	468a      	mov	sl, r1
 800cd9c:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800cda0:	fba2 2304 	umull	r2, r3, r2, r4
 800cda4:	fb04 3309 	mla	r3, r4, r9, r3
 800cda8:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800cdac:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cdb0:	f143 0500 	adc.w	r5, r3, #0
 800cdb4:	006b      	lsls	r3, r5, #1
 800cdb6:	02aa      	lsls	r2, r5, #10
 800cdb8:	2500      	movs	r5, #0
 800cdba:	9301      	str	r3, [sp, #4]
 800cdbc:	9b03      	ldr	r3, [sp, #12]
 800cdbe:	fbc3 4502 	smlal	r4, r5, r3, r2
 800cdc2:	9a02      	ldr	r2, [sp, #8]
 800cdc4:	10ab      	asrs	r3, r5, #2
 800cdc6:	f303 030f 	ssat	r3, #16, r3
 800cdca:	f822 3f02 	strh.w	r3, [r2, #2]!
 800cdce:	9b05      	ldr	r3, [sp, #20]
 800cdd0:	9202      	str	r2, [sp, #8]
 800cdd2:	4298      	cmp	r0, r3
 800cdd4:	f47f af4c 	bne.w	800cc70 <D80_1CH_HTONS_VOL_HP+0x3c>
 800cdd8:	4673      	mov	r3, lr
 800cdda:	9a07      	ldr	r2, [sp, #28]
 800cddc:	61d3      	str	r3, [r2, #28]
 800cdde:	2000      	movs	r0, #0
 800cde0:	9b01      	ldr	r3, [sp, #4]
 800cde2:	6097      	str	r7, [r2, #8]
 800cde4:	f8c2 c00c 	str.w	ip, [r2, #12]
 800cde8:	e9c2 3104 	strd	r3, r1, [r2, #16]
 800cdec:	9b06      	ldr	r3, [sp, #24]
 800cdee:	6193      	str	r3, [r2, #24]
 800cdf0:	b009      	add	sp, #36	; 0x24
 800cdf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdf6:	4629      	mov	r1, r5
 800cdf8:	e7f0      	b.n	800cddc <D80_1CH_HTONS_VOL_HP+0x1a8>
 800cdfa:	bf00      	nop
 800cdfc:	24000000 	.word	0x24000000
 800ce00:	002d0024 	.word	0x002d0024
 800ce04:	001c0015 	.word	0x001c0015
 800ce08:	000f000a 	.word	0x000f000a
 800ce0c:	00060003 	.word	0x00060003
 800ce10:	0037003f 	.word	0x0037003f
 800ce14:	00450049 	.word	0x00450049
 800ce18:	00490045 	.word	0x00490045
 800ce1c:	003f0037 	.word	0x003f0037
 800ce20:	00030006 	.word	0x00030006
 800ce24:	000a000f 	.word	0x000a000f
 800ce28:	0015001c 	.word	0x0015001c
 800ce2c:	0024002d 	.word	0x0024002d

0800ce30 <D128_1CH_HTONS_VOL_HP>:
 800ce30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce34:	6914      	ldr	r4, [r2, #16]
 800ce36:	b08d      	sub	sp, #52	; 0x34
 800ce38:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800ce3a:	9404      	str	r4, [sp, #16]
 800ce3c:	6954      	ldr	r4, [r2, #20]
 800ce3e:	920b      	str	r2, [sp, #44]	; 0x2c
 800ce40:	9405      	str	r4, [sp, #20]
 800ce42:	6994      	ldr	r4, [r2, #24]
 800ce44:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800ce48:	940a      	str	r4, [sp, #40]	; 0x28
 800ce4a:	6894      	ldr	r4, [r2, #8]
 800ce4c:	9403      	str	r4, [sp, #12]
 800ce4e:	68d4      	ldr	r4, [r2, #12]
 800ce50:	9402      	str	r4, [sp, #8]
 800ce52:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800ce54:	6a12      	ldr	r2, [r2, #32]
 800ce56:	9407      	str	r4, [sp, #28]
 800ce58:	9208      	str	r2, [sp, #32]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f000 812e 	beq.w	800d0bc <D128_1CH_HTONS_VOL_HP+0x28c>
 800ce60:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800ce64:	f100 0b10 	add.w	fp, r0, #16
 800ce68:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800d0fc <D128_1CH_HTONS_VOL_HP+0x2cc>
 800ce6c:	9106      	str	r1, [sp, #24]
 800ce6e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce70:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 800ce74:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 800ce78:	ba40      	rev16	r0, r0
 800ce7a:	ba52      	rev16	r2, r2
 800ce7c:	ba5b      	rev16	r3, r3
 800ce7e:	ba76      	rev16	r6, r6
 800ce80:	b2c5      	uxtb	r5, r0
 800ce82:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800ce86:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800ce8a:	0e00      	lsrs	r0, r0, #24
 800ce8c:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800ce90:	b2d5      	uxtb	r5, r2
 800ce92:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 800ce96:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800ce9a:	44bc      	add	ip, r7
 800ce9c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cea0:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800cea4:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800cea8:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800ceac:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800ceb0:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800ceb4:	0e12      	lsrs	r2, r2, #24
 800ceb6:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800ceba:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800cebe:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800cec2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800cec6:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800ceca:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800cece:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ced2:	b2da      	uxtb	r2, r3
 800ced4:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 800ced8:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800cedc:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800cee0:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800cee4:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800cee8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ceec:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800cef0:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800cef4:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 800cef8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800cefc:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800cf00:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800cf04:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800cf08:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800cf0c:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800cf10:	0e1b      	lsrs	r3, r3, #24
 800cf12:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800cf16:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800cf1a:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800cf1e:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800cf22:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800cf26:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800cf2a:	b2f3      	uxtb	r3, r6
 800cf2c:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800cf30:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800cf34:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cf38:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800cf3c:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800cf40:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 800cf44:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800cf48:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800cf4c:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800cf50:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 800cf54:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800cf58:	0e36      	lsrs	r6, r6, #24
 800cf5a:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800cf5e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800cf62:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 800cf66:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800cf6a:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800cf6e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800cf72:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 800cf76:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800cf7a:	9101      	str	r1, [sp, #4]
 800cf7c:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800cf80:	9b02      	ldr	r3, [sp, #8]
 800cf82:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800cf86:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800cf8a:	4611      	mov	r1, r2
 800cf8c:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800cf90:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 800cf94:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800cf98:	4a49      	ldr	r2, [pc, #292]	; (800d0c0 <D128_1CH_HTONS_VOL_HP+0x290>)
 800cf9a:	fb2e 3202 	smlad	r2, lr, r2, r3
 800cf9e:	4b49      	ldr	r3, [pc, #292]	; (800d0c4 <D128_1CH_HTONS_VOL_HP+0x294>)
 800cfa0:	fb27 2203 	smlad	r2, r7, r3, r2
 800cfa4:	4b48      	ldr	r3, [pc, #288]	; (800d0c8 <D128_1CH_HTONS_VOL_HP+0x298>)
 800cfa6:	fb25 2203 	smlad	r2, r5, r3, r2
 800cfaa:	4b48      	ldr	r3, [pc, #288]	; (800d0cc <D128_1CH_HTONS_VOL_HP+0x29c>)
 800cfac:	fb24 2203 	smlad	r2, r4, r3, r2
 800cfb0:	4b47      	ldr	r3, [pc, #284]	; (800d0d0 <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800cfb2:	fb20 2803 	smlad	r8, r0, r3, r2
 800cfb6:	4b47      	ldr	r3, [pc, #284]	; (800d0d4 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800cfb8:	9a01      	ldr	r2, [sp, #4]
 800cfba:	fb22 8203 	smlad	r2, r2, r3, r8
 800cfbe:	4b46      	ldr	r3, [pc, #280]	; (800d0d8 <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800cfc0:	9102      	str	r1, [sp, #8]
 800cfc2:	fb21 2203 	smlad	r2, r1, r3, r2
 800cfc6:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800cfca:	fb26 2308 	smlad	r3, r6, r8, r2
 800cfce:	4619      	mov	r1, r3
 800cfd0:	9a03      	ldr	r2, [sp, #12]
 800cfd2:	4b42      	ldr	r3, [pc, #264]	; (800d0dc <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800cfd4:	fb2e 2803 	smlad	r8, lr, r3, r2
 800cfd8:	4b41      	ldr	r3, [pc, #260]	; (800d0e0 <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800cfda:	fb27 8a03 	smlad	sl, r7, r3, r8
 800cfde:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800d100 <D128_1CH_HTONS_VOL_HP+0x2d0>
 800cfe2:	fb25 a808 	smlad	r8, r5, r8, sl
 800cfe6:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800d104 <D128_1CH_HTONS_VOL_HP+0x2d4>
 800cfea:	fb24 880a 	smlad	r8, r4, sl, r8
 800cfee:	f8df a118 	ldr.w	sl, [pc, #280]	; 800d108 <D128_1CH_HTONS_VOL_HP+0x2d8>
 800cff2:	fb20 8a0a 	smlad	sl, r0, sl, r8
 800cff6:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800d10c <D128_1CH_HTONS_VOL_HP+0x2dc>
 800cffa:	9b01      	ldr	r3, [sp, #4]
 800cffc:	fb23 aa08 	smlad	sl, r3, r8, sl
 800d000:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800d110 <D128_1CH_HTONS_VOL_HP+0x2e0>
 800d004:	9a02      	ldr	r2, [sp, #8]
 800d006:	fb22 a808 	smlad	r8, r2, r8, sl
 800d00a:	f8df a108 	ldr.w	sl, [pc, #264]	; 800d114 <D128_1CH_HTONS_VOL_HP+0x2e4>
 800d00e:	fb26 830a 	smlad	r3, r6, sl, r8
 800d012:	f04f 0801 	mov.w	r8, #1
 800d016:	9302      	str	r3, [sp, #8]
 800d018:	fb2e fe08 	smuad	lr, lr, r8
 800d01c:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800d118 <D128_1CH_HTONS_VOL_HP+0x2e8>
 800d020:	fb27 ee08 	smlad	lr, r7, r8, lr
 800d024:	4f2f      	ldr	r7, [pc, #188]	; (800d0e4 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800d026:	fb25 ee07 	smlad	lr, r5, r7, lr
 800d02a:	4f2f      	ldr	r7, [pc, #188]	; (800d0e8 <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800d02c:	fb24 ee07 	smlad	lr, r4, r7, lr
 800d030:	4f2e      	ldr	r7, [pc, #184]	; (800d0ec <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800d032:	fb20 ee07 	smlad	lr, r0, r7, lr
 800d036:	4f2e      	ldr	r7, [pc, #184]	; (800d0f0 <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800d038:	9b01      	ldr	r3, [sp, #4]
 800d03a:	fb23 ee07 	smlad	lr, r3, r7, lr
 800d03e:	4f2d      	ldr	r7, [pc, #180]	; (800d0f4 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800d040:	fb22 e707 	smlad	r7, r2, r7, lr
 800d044:	4b2c      	ldr	r3, [pc, #176]	; (800d0f8 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800d046:	fb26 7303 	smlad	r3, r6, r3, r7
 800d04a:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800d04e:	9303      	str	r3, [sp, #12]
 800d050:	9b04      	ldr	r3, [sp, #16]
 800d052:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800d056:	9f08      	ldr	r7, [sp, #32]
 800d058:	2100      	movs	r1, #0
 800d05a:	4433      	add	r3, r6
 800d05c:	f10b 0b10 	add.w	fp, fp, #16
 800d060:	461a      	mov	r2, r3
 800d062:	9b05      	ldr	r3, [sp, #20]
 800d064:	9605      	str	r6, [sp, #20]
 800d066:	1ad2      	subs	r2, r2, r3
 800d068:	17d5      	asrs	r5, r2, #31
 800d06a:	fba2 2307 	umull	r2, r3, r2, r7
 800d06e:	1814      	adds	r4, r2, r0
 800d070:	fb07 3305 	mla	r3, r7, r5, r3
 800d074:	eb43 0501 	adc.w	r5, r3, r1
 800d078:	006b      	lsls	r3, r5, #1
 800d07a:	022a      	lsls	r2, r5, #8
 800d07c:	9304      	str	r3, [sp, #16]
 800d07e:	9b07      	ldr	r3, [sp, #28]
 800d080:	fbc3 0102 	smlal	r0, r1, r3, r2
 800d084:	9a06      	ldr	r2, [sp, #24]
 800d086:	108b      	asrs	r3, r1, #2
 800d088:	f303 030f 	ssat	r3, #16, r3
 800d08c:	f822 3b02 	strh.w	r3, [r2], #2
 800d090:	4613      	mov	r3, r2
 800d092:	9206      	str	r2, [sp, #24]
 800d094:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d096:	4293      	cmp	r3, r2
 800d098:	f47f aeea 	bne.w	800ce70 <D128_1CH_HTONS_VOL_HP+0x40>
 800d09c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d09e:	2000      	movs	r0, #0
 800d0a0:	9903      	ldr	r1, [sp, #12]
 800d0a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d0a4:	6099      	str	r1, [r3, #8]
 800d0a6:	9902      	ldr	r1, [sp, #8]
 800d0a8:	f8c3 c01c 	str.w	ip, [r3, #28]
 800d0ac:	60d9      	str	r1, [r3, #12]
 800d0ae:	9904      	ldr	r1, [sp, #16]
 800d0b0:	619a      	str	r2, [r3, #24]
 800d0b2:	e9c3 1604 	strd	r1, r6, [r3, #16]
 800d0b6:	b00d      	add	sp, #52	; 0x34
 800d0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0bc:	9e05      	ldr	r6, [sp, #20]
 800d0be:	e7ed      	b.n	800d09c <D128_1CH_HTONS_VOL_HP+0x26c>
 800d0c0:	00780069 	.word	0x00780069
 800d0c4:	005b004e 	.word	0x005b004e
 800d0c8:	00420037 	.word	0x00420037
 800d0cc:	002d0024 	.word	0x002d0024
 800d0d0:	001c0015 	.word	0x001c0015
 800d0d4:	000f000a 	.word	0x000f000a
 800d0d8:	00060003 	.word	0x00060003
 800d0dc:	00880096 	.word	0x00880096
 800d0e0:	00a200ac 	.word	0x00a200ac
 800d0e4:	000a000f 	.word	0x000a000f
 800d0e8:	0015001c 	.word	0x0015001c
 800d0ec:	0024002d 	.word	0x0024002d
 800d0f0:	00370042 	.word	0x00370042
 800d0f4:	004e005b 	.word	0x004e005b
 800d0f8:	00690078 	.word	0x00690078
 800d0fc:	24000000 	.word	0x24000000
 800d100:	00b400ba 	.word	0x00b400ba
 800d104:	00be00c0 	.word	0x00be00c0
 800d108:	00c000be 	.word	0x00c000be
 800d10c:	00ba00b4 	.word	0x00ba00b4
 800d110:	00ac00a2 	.word	0x00ac00a2
 800d114:	00960088 	.word	0x00960088
 800d118:	00030006 	.word	0x00030006

0800d11c <PDM_Filter_Init>:
 800d11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d11e:	2240      	movs	r2, #64	; 0x40
 800d120:	2100      	movs	r1, #0
 800d122:	4604      	mov	r4, r0
 800d124:	300c      	adds	r0, #12
 800d126:	f000 fa07 	bl	800d538 <memset>
 800d12a:	4a56      	ldr	r2, [pc, #344]	; (800d284 <PDM_Filter_Init+0x168>)
 800d12c:	4856      	ldr	r0, [pc, #344]	; (800d288 <PDM_Filter_Init+0x16c>)
 800d12e:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800d132:	6813      	ldr	r3, [r2, #0]
 800d134:	f24c 2540 	movw	r5, #49728	; 0xc240
 800d138:	f023 0301 	bic.w	r3, r3, #1
 800d13c:	6013      	str	r3, [r2, #0]
 800d13e:	6803      	ldr	r3, [r0, #0]
 800d140:	400b      	ands	r3, r1
 800d142:	42ab      	cmp	r3, r5
 800d144:	d040      	beq.n	800d1c8 <PDM_Filter_Init+0xac>
 800d146:	6803      	ldr	r3, [r0, #0]
 800d148:	f24c 2270 	movw	r2, #49776	; 0xc270
 800d14c:	4019      	ands	r1, r3
 800d14e:	4291      	cmp	r1, r2
 800d150:	d03a      	beq.n	800d1c8 <PDM_Filter_Init+0xac>
 800d152:	4b4e      	ldr	r3, [pc, #312]	; (800d28c <PDM_Filter_Init+0x170>)
 800d154:	2101      	movs	r1, #1
 800d156:	461a      	mov	r2, r3
 800d158:	6019      	str	r1, [r3, #0]
 800d15a:	6813      	ldr	r3, [r2, #0]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d1fc      	bne.n	800d15a <PDM_Filter_Init+0x3e>
 800d160:	4b4b      	ldr	r3, [pc, #300]	; (800d290 <PDM_Filter_Init+0x174>)
 800d162:	494c      	ldr	r1, [pc, #304]	; (800d294 <PDM_Filter_Init+0x178>)
 800d164:	4a4c      	ldr	r2, [pc, #304]	; (800d298 <PDM_Filter_Init+0x17c>)
 800d166:	6019      	str	r1, [r3, #0]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	8820      	ldrh	r0, [r4, #0]
 800d16c:	4293      	cmp	r3, r2
 800d16e:	8961      	ldrh	r1, [r4, #10]
 800d170:	f04f 0300 	mov.w	r3, #0
 800d174:	8922      	ldrh	r2, [r4, #8]
 800d176:	bf14      	ite	ne
 800d178:	2500      	movne	r5, #0
 800d17a:	4d47      	ldreq	r5, [pc, #284]	; (800d298 <PDM_Filter_Init+0x17c>)
 800d17c:	2801      	cmp	r0, #1
 800d17e:	61a3      	str	r3, [r4, #24]
 800d180:	6465      	str	r5, [r4, #68]	; 0x44
 800d182:	60e3      	str	r3, [r4, #12]
 800d184:	6263      	str	r3, [r4, #36]	; 0x24
 800d186:	6423      	str	r3, [r4, #64]	; 0x40
 800d188:	86a1      	strh	r1, [r4, #52]	; 0x34
 800d18a:	86e2      	strh	r2, [r4, #54]	; 0x36
 800d18c:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800d190:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800d194:	d936      	bls.n	800d204 <PDM_Filter_Init+0xe8>
 800d196:	2003      	movs	r0, #3
 800d198:	2302      	movs	r3, #2
 800d19a:	8862      	ldrh	r2, [r4, #2]
 800d19c:	2a01      	cmp	r2, #1
 800d19e:	d92e      	bls.n	800d1fe <PDM_Filter_Init+0xe2>
 800d1a0:	2140      	movs	r1, #64	; 0x40
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800d1a6:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800d1aa:	d101      	bne.n	800d1b0 <PDM_Filter_Init+0x94>
 800d1ac:	460b      	mov	r3, r1
 800d1ae:	6421      	str	r1, [r4, #64]	; 0x40
 800d1b0:	6862      	ldr	r2, [r4, #4]
 800d1b2:	b11a      	cbz	r2, 800d1bc <PDM_Filter_Init+0xa0>
 800d1b4:	f043 0310 	orr.w	r3, r3, #16
 800d1b8:	62e2      	str	r2, [r4, #44]	; 0x2c
 800d1ba:	6423      	str	r3, [r4, #64]	; 0x40
 800d1bc:	2200      	movs	r2, #0
 800d1be:	8722      	strh	r2, [r4, #56]	; 0x38
 800d1c0:	b908      	cbnz	r0, 800d1c6 <PDM_Filter_Init+0xaa>
 800d1c2:	3380      	adds	r3, #128	; 0x80
 800d1c4:	6423      	str	r3, [r4, #64]	; 0x40
 800d1c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1c8:	4b34      	ldr	r3, [pc, #208]	; (800d29c <PDM_Filter_Init+0x180>)
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d1c0      	bne.n	800d152 <PDM_Filter_Init+0x36>
 800d1d0:	4a33      	ldr	r2, [pc, #204]	; (800d2a0 <PDM_Filter_Init+0x184>)
 800d1d2:	6813      	ldr	r3, [r2, #0]
 800d1d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d1d8:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800d1dc:	d006      	beq.n	800d1ec <PDM_Filter_Init+0xd0>
 800d1de:	6813      	ldr	r3, [r2, #0]
 800d1e0:	f240 4283 	movw	r2, #1155	; 0x483
 800d1e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d1e8:	4293      	cmp	r3, r2
 800d1ea:	d1b2      	bne.n	800d152 <PDM_Filter_Init+0x36>
 800d1ec:	4b2d      	ldr	r3, [pc, #180]	; (800d2a4 <PDM_Filter_Init+0x188>)
 800d1ee:	2101      	movs	r1, #1
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	6019      	str	r1, [r3, #0]
 800d1f4:	6813      	ldr	r3, [r2, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d1fc      	bne.n	800d1f4 <PDM_Filter_Init+0xd8>
 800d1fa:	4b2b      	ldr	r3, [pc, #172]	; (800d2a8 <PDM_Filter_Init+0x18c>)
 800d1fc:	e7b1      	b.n	800d162 <PDM_Filter_Init+0x46>
 800d1fe:	d03a      	beq.n	800d276 <PDM_Filter_Init+0x15a>
 800d200:	4618      	mov	r0, r3
 800d202:	e7cd      	b.n	800d1a0 <PDM_Filter_Init+0x84>
 800d204:	4d29      	ldr	r5, [pc, #164]	; (800d2ac <PDM_Filter_Init+0x190>)
 800d206:	782a      	ldrb	r2, [r5, #0]
 800d208:	d01b      	beq.n	800d242 <PDM_Filter_Init+0x126>
 800d20a:	2a01      	cmp	r2, #1
 800d20c:	d001      	beq.n	800d212 <PDM_Filter_Init+0xf6>
 800d20e:	2001      	movs	r0, #1
 800d210:	e7c3      	b.n	800d19a <PDM_Filter_Init+0x7e>
 800d212:	4927      	ldr	r1, [pc, #156]	; (800d2b0 <PDM_Filter_Init+0x194>)
 800d214:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800d2b8 <PDM_Filter_Init+0x19c>
 800d218:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800d21c:	4e25      	ldr	r6, [pc, #148]	; (800d2b4 <PDM_Filter_Init+0x198>)
 800d21e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800d222:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800d226:	ea02 0006 	and.w	r0, r2, r6
 800d22a:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800d22e:	428f      	cmp	r7, r1
 800d230:	ea43 0300 	orr.w	r3, r3, r0
 800d234:	4413      	add	r3, r2
 800d236:	600b      	str	r3, [r1, #0]
 800d238:	d1f1      	bne.n	800d21e <PDM_Filter_Init+0x102>
 800d23a:	2300      	movs	r3, #0
 800d23c:	2001      	movs	r0, #1
 800d23e:	702b      	strb	r3, [r5, #0]
 800d240:	e7ab      	b.n	800d19a <PDM_Filter_Init+0x7e>
 800d242:	2a00      	cmp	r2, #0
 800d244:	d1a9      	bne.n	800d19a <PDM_Filter_Init+0x7e>
 800d246:	491a      	ldr	r1, [pc, #104]	; (800d2b0 <PDM_Filter_Init+0x194>)
 800d248:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800d2b8 <PDM_Filter_Init+0x19c>
 800d24c:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800d250:	4e18      	ldr	r6, [pc, #96]	; (800d2b4 <PDM_Filter_Init+0x198>)
 800d252:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800d256:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800d25a:	ea02 0006 	and.w	r0, r2, r6
 800d25e:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800d262:	428f      	cmp	r7, r1
 800d264:	ea43 0300 	orr.w	r3, r3, r0
 800d268:	4413      	add	r3, r2
 800d26a:	600b      	str	r3, [r1, #0]
 800d26c:	d1f1      	bne.n	800d252 <PDM_Filter_Init+0x136>
 800d26e:	2001      	movs	r0, #1
 800d270:	2300      	movs	r3, #0
 800d272:	7028      	strb	r0, [r5, #0]
 800d274:	e791      	b.n	800d19a <PDM_Filter_Init+0x7e>
 800d276:	2220      	movs	r2, #32
 800d278:	4618      	mov	r0, r3
 800d27a:	2160      	movs	r1, #96	; 0x60
 800d27c:	6422      	str	r2, [r4, #64]	; 0x40
 800d27e:	4613      	mov	r3, r2
 800d280:	e790      	b.n	800d1a4 <PDM_Filter_Init+0x88>
 800d282:	bf00      	nop
 800d284:	e0002000 	.word	0xe0002000
 800d288:	e000ed00 	.word	0xe000ed00
 800d28c:	40023008 	.word	0x40023008
 800d290:	40023000 	.word	0x40023000
 800d294:	f407a5c2 	.word	0xf407a5c2
 800d298:	b5e8b5cd 	.word	0xb5e8b5cd
 800d29c:	e0042000 	.word	0xe0042000
 800d2a0:	5c001000 	.word	0x5c001000
 800d2a4:	58024c08 	.word	0x58024c08
 800d2a8:	58024c00 	.word	0x58024c00
 800d2ac:	240004dc 	.word	0x240004dc
 800d2b0:	23fffffc 	.word	0x23fffffc
 800d2b4:	000ffc00 	.word	0x000ffc00
 800d2b8:	3ff00000 	.word	0x3ff00000

0800d2bc <PDM_Filter_setConfig>:
 800d2bc:	4b67      	ldr	r3, [pc, #412]	; (800d45c <PDM_Filter_setConfig+0x1a0>)
 800d2be:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d2c0:	429a      	cmp	r2, r3
 800d2c2:	d128      	bne.n	800d316 <PDM_Filter_setConfig+0x5a>
 800d2c4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800d2c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2c8:	880e      	ldrh	r6, [r1, #0]
 800d2ca:	460d      	mov	r5, r1
 800d2cc:	4604      	mov	r4, r0
 800d2ce:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800d2d2:	1e73      	subs	r3, r6, #1
 800d2d4:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 800d2d8:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 800d2dc:	2b06      	cmp	r3, #6
 800d2de:	ed2d 8b02 	vpush	{d8}
 800d2e2:	6421      	str	r1, [r4, #64]	; 0x40
 800d2e4:	b083      	sub	sp, #12
 800d2e6:	d820      	bhi.n	800d32a <PDM_Filter_setConfig+0x6e>
 800d2e8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800d2ea:	42b3      	cmp	r3, r6
 800d2ec:	d03d      	beq.n	800d36a <PDM_Filter_setConfig+0xae>
 800d2ee:	4b5c      	ldr	r3, [pc, #368]	; (800d460 <PDM_Filter_setConfig+0x1a4>)
 800d2f0:	4013      	ands	r3, r2
 800d2f2:	4333      	orrs	r3, r6
 800d2f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800d2f8:	6423      	str	r3, [r4, #64]	; 0x40
 800d2fa:	f003 030f 	and.w	r3, r3, #15
 800d2fe:	2a70      	cmp	r2, #112	; 0x70
 800d300:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800d304:	d009      	beq.n	800d31a <PDM_Filter_setConfig+0x5e>
 800d306:	2b06      	cmp	r3, #6
 800d308:	d824      	bhi.n	800d354 <PDM_Filter_setConfig+0x98>
 800d30a:	e8df f003 	tbb	[pc, r3]
 800d30e:	878a      	.short	0x878a
 800d310:	7b7e8184 	.word	0x7b7e8184
 800d314:	78          	.byte	0x78
 800d315:	00          	.byte	0x00
 800d316:	2004      	movs	r0, #4
 800d318:	4770      	bx	lr
 800d31a:	2b06      	cmp	r3, #6
 800d31c:	d81a      	bhi.n	800d354 <PDM_Filter_setConfig+0x98>
 800d31e:	e8df f003 	tbb	[pc, r3]
 800d322:	8f92      	.short	0x8f92
 800d324:	8617898c 	.word	0x8617898c
 800d328:	83          	.byte	0x83
 800d329:	00          	.byte	0x00
 800d32a:	4287      	cmp	r7, r0
 800d32c:	f000 808e 	beq.w	800d44c <PDM_Filter_setConfig+0x190>
 800d330:	f117 0f0c 	cmn.w	r7, #12
 800d334:	f04f 0008 	mov.w	r0, #8
 800d338:	da11      	bge.n	800d35e <PDM_Filter_setConfig+0xa2>
 800d33a:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800d33e:	3040      	adds	r0, #64	; 0x40
 800d340:	80ab      	strh	r3, [r5, #4]
 800d342:	886b      	ldrh	r3, [r5, #2]
 800d344:	8626      	strh	r6, [r4, #48]	; 0x30
 800d346:	8663      	strh	r3, [r4, #50]	; 0x32
 800d348:	b003      	add	sp, #12
 800d34a:	ecbd 8b02 	vpop	{d8}
 800d34e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d350:	4b44      	ldr	r3, [pc, #272]	; (800d464 <PDM_Filter_setConfig+0x1a8>)
 800d352:	64a3      	str	r3, [r4, #72]	; 0x48
 800d354:	f117 0f0c 	cmn.w	r7, #12
 800d358:	f04f 0000 	mov.w	r0, #0
 800d35c:	dbed      	blt.n	800d33a <PDM_Filter_setConfig+0x7e>
 800d35e:	2f33      	cmp	r7, #51	; 0x33
 800d360:	dd10      	ble.n	800d384 <PDM_Filter_setConfig+0xc8>
 800d362:	2333      	movs	r3, #51	; 0x33
 800d364:	3040      	adds	r0, #64	; 0x40
 800d366:	80ab      	strh	r3, [r5, #4]
 800d368:	e7eb      	b.n	800d342 <PDM_Filter_setConfig+0x86>
 800d36a:	4287      	cmp	r7, r0
 800d36c:	d1f2      	bne.n	800d354 <PDM_Filter_setConfig+0x98>
 800d36e:	886b      	ldrh	r3, [r5, #2]
 800d370:	8663      	strh	r3, [r4, #50]	; 0x32
 800d372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d374:	2000      	movs	r0, #0
 800d376:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d37a:	6423      	str	r3, [r4, #64]	; 0x40
 800d37c:	b003      	add	sp, #12
 800d37e:	ecbd 8b02 	vpop	{d8}
 800d382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d384:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d386:	f003 030f 	and.w	r3, r3, #15
 800d38a:	3b01      	subs	r3, #1
 800d38c:	2b06      	cmp	r3, #6
 800d38e:	d831      	bhi.n	800d3f4 <PDM_Filter_setConfig+0x138>
 800d390:	4a35      	ldr	r2, [pc, #212]	; (800d468 <PDM_Filter_setConfig+0x1ac>)
 800d392:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800d396:	eddf 0a35 	vldr	s1, [pc, #212]	; 800d46c <PDM_Filter_setConfig+0x1b0>
 800d39a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d39e:	9001      	str	r0, [sp, #4]
 800d3a0:	edd3 7a07 	vldr	s15, [r3, #28]
 800d3a4:	ed93 8a00 	vldr	s16, [r3]
 800d3a8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d3ac:	f000 f8e4 	bl	800d578 <powf>
 800d3b0:	eef0 8a40 	vmov.f32	s17, s0
 800d3b4:	9801      	ldr	r0, [sp, #4]
 800d3b6:	ee07 7a90 	vmov	s15, r7
 800d3ba:	ee28 8a28 	vmul.f32	s16, s16, s17
 800d3be:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800d3c2:	9001      	str	r0, [sp, #4]
 800d3c4:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800d3c8:	eddf 7a29 	vldr	s15, [pc, #164]	; 800d470 <PDM_Filter_setConfig+0x1b4>
 800d3cc:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800d3d0:	f000 f8d2 	bl	800d578 <powf>
 800d3d4:	ee28 8a00 	vmul.f32	s16, s16, s0
 800d3d8:	886b      	ldrh	r3, [r5, #2]
 800d3da:	9801      	ldr	r0, [sp, #4]
 800d3dc:	feb8 8a48 	vrinta.f32	s16, s16
 800d3e0:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800d3e4:	8727      	strh	r7, [r4, #56]	; 0x38
 800d3e6:	8663      	strh	r3, [r4, #50]	; 0x32
 800d3e8:	8626      	strh	r6, [r4, #48]	; 0x30
 800d3ea:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	d0bf      	beq.n	800d372 <PDM_Filter_setConfig+0xb6>
 800d3f2:	e7a9      	b.n	800d348 <PDM_Filter_setConfig+0x8c>
 800d3f4:	eddf 8a1f 	vldr	s17, [pc, #124]	; 800d474 <PDM_Filter_setConfig+0x1b8>
 800d3f8:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 800d478 <PDM_Filter_setConfig+0x1bc>
 800d3fc:	e7db      	b.n	800d3b6 <PDM_Filter_setConfig+0xfa>
 800d3fe:	4b1f      	ldr	r3, [pc, #124]	; (800d47c <PDM_Filter_setConfig+0x1c0>)
 800d400:	64a3      	str	r3, [r4, #72]	; 0x48
 800d402:	e7a7      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d404:	4b1e      	ldr	r3, [pc, #120]	; (800d480 <PDM_Filter_setConfig+0x1c4>)
 800d406:	64a3      	str	r3, [r4, #72]	; 0x48
 800d408:	e7a4      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d40a:	4b1e      	ldr	r3, [pc, #120]	; (800d484 <PDM_Filter_setConfig+0x1c8>)
 800d40c:	64a3      	str	r3, [r4, #72]	; 0x48
 800d40e:	e7a1      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d410:	4b1d      	ldr	r3, [pc, #116]	; (800d488 <PDM_Filter_setConfig+0x1cc>)
 800d412:	64a3      	str	r3, [r4, #72]	; 0x48
 800d414:	e79e      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d416:	4b1d      	ldr	r3, [pc, #116]	; (800d48c <PDM_Filter_setConfig+0x1d0>)
 800d418:	64a3      	str	r3, [r4, #72]	; 0x48
 800d41a:	e79b      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d41c:	4b1c      	ldr	r3, [pc, #112]	; (800d490 <PDM_Filter_setConfig+0x1d4>)
 800d41e:	64a3      	str	r3, [r4, #72]	; 0x48
 800d420:	e798      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d422:	4b1c      	ldr	r3, [pc, #112]	; (800d494 <PDM_Filter_setConfig+0x1d8>)
 800d424:	64a3      	str	r3, [r4, #72]	; 0x48
 800d426:	e795      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d428:	4b1b      	ldr	r3, [pc, #108]	; (800d498 <PDM_Filter_setConfig+0x1dc>)
 800d42a:	64a3      	str	r3, [r4, #72]	; 0x48
 800d42c:	e792      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d42e:	4b1b      	ldr	r3, [pc, #108]	; (800d49c <PDM_Filter_setConfig+0x1e0>)
 800d430:	64a3      	str	r3, [r4, #72]	; 0x48
 800d432:	e78f      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d434:	4b1a      	ldr	r3, [pc, #104]	; (800d4a0 <PDM_Filter_setConfig+0x1e4>)
 800d436:	64a3      	str	r3, [r4, #72]	; 0x48
 800d438:	e78c      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d43a:	4b1a      	ldr	r3, [pc, #104]	; (800d4a4 <PDM_Filter_setConfig+0x1e8>)
 800d43c:	64a3      	str	r3, [r4, #72]	; 0x48
 800d43e:	e789      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d440:	4b19      	ldr	r3, [pc, #100]	; (800d4a8 <PDM_Filter_setConfig+0x1ec>)
 800d442:	64a3      	str	r3, [r4, #72]	; 0x48
 800d444:	e786      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d446:	4b19      	ldr	r3, [pc, #100]	; (800d4ac <PDM_Filter_setConfig+0x1f0>)
 800d448:	64a3      	str	r3, [r4, #72]	; 0x48
 800d44a:	e783      	b.n	800d354 <PDM_Filter_setConfig+0x98>
 800d44c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800d44e:	42b3      	cmp	r3, r6
 800d450:	f47f af6e 	bne.w	800d330 <PDM_Filter_setConfig+0x74>
 800d454:	886b      	ldrh	r3, [r5, #2]
 800d456:	2008      	movs	r0, #8
 800d458:	8663      	strh	r3, [r4, #50]	; 0x32
 800d45a:	e775      	b.n	800d348 <PDM_Filter_setConfig+0x8c>
 800d45c:	b5e8b5cd 	.word	0xb5e8b5cd
 800d460:	fffffef0 	.word	0xfffffef0
 800d464:	0800c5d5 	.word	0x0800c5d5
 800d468:	0800d8e8 	.word	0x0800d8e8
 800d46c:	42000000 	.word	0x42000000
 800d470:	3d4ccccd 	.word	0x3d4ccccd
 800d474:	4f800000 	.word	0x4f800000
 800d478:	00000000 	.word	0x00000000
 800d47c:	0800b9e1 	.word	0x0800b9e1
 800d480:	0800b869 	.word	0x0800b869
 800d484:	0800b759 	.word	0x0800b759
 800d488:	0800c21d 	.word	0x0800c21d
 800d48c:	0800bf85 	.word	0x0800bf85
 800d490:	0800bd4d 	.word	0x0800bd4d
 800d494:	0800bb69 	.word	0x0800bb69
 800d498:	0800c7f1 	.word	0x0800c7f1
 800d49c:	0800c6b5 	.word	0x0800c6b5
 800d4a0:	0800ce31 	.word	0x0800ce31
 800d4a4:	0800cc35 	.word	0x0800cc35
 800d4a8:	0800ca89 	.word	0x0800ca89
 800d4ac:	0800c91d 	.word	0x0800c91d

0800d4b0 <PDM_Filter>:
 800d4b0:	b410      	push	{r4}
 800d4b2:	4b0b      	ldr	r3, [pc, #44]	; (800d4e0 <PDM_Filter+0x30>)
 800d4b4:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800d4b6:	429c      	cmp	r4, r3
 800d4b8:	d107      	bne.n	800d4ca <PDM_Filter+0x1a>
 800d4ba:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d4bc:	05dc      	lsls	r4, r3, #23
 800d4be:	d508      	bpl.n	800d4d2 <PDM_Filter+0x22>
 800d4c0:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800d4c2:	320c      	adds	r2, #12
 800d4c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4c8:	4718      	bx	r3
 800d4ca:	2004      	movs	r0, #4
 800d4cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4d0:	4770      	bx	lr
 800d4d2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d4d6:	bf14      	ite	ne
 800d4d8:	2020      	movne	r0, #32
 800d4da:	2030      	moveq	r0, #48	; 0x30
 800d4dc:	e7f6      	b.n	800d4cc <PDM_Filter+0x1c>
 800d4de:	bf00      	nop
 800d4e0:	b5e8b5cd 	.word	0xb5e8b5cd

0800d4e4 <__errno>:
 800d4e4:	4b01      	ldr	r3, [pc, #4]	; (800d4ec <__errno+0x8>)
 800d4e6:	6818      	ldr	r0, [r3, #0]
 800d4e8:	4770      	bx	lr
 800d4ea:	bf00      	nop
 800d4ec:	2400045c 	.word	0x2400045c

0800d4f0 <__libc_init_array>:
 800d4f0:	b570      	push	{r4, r5, r6, lr}
 800d4f2:	4d0d      	ldr	r5, [pc, #52]	; (800d528 <__libc_init_array+0x38>)
 800d4f4:	4c0d      	ldr	r4, [pc, #52]	; (800d52c <__libc_init_array+0x3c>)
 800d4f6:	1b64      	subs	r4, r4, r5
 800d4f8:	10a4      	asrs	r4, r4, #2
 800d4fa:	2600      	movs	r6, #0
 800d4fc:	42a6      	cmp	r6, r4
 800d4fe:	d109      	bne.n	800d514 <__libc_init_array+0x24>
 800d500:	4d0b      	ldr	r5, [pc, #44]	; (800d530 <__libc_init_array+0x40>)
 800d502:	4c0c      	ldr	r4, [pc, #48]	; (800d534 <__libc_init_array+0x44>)
 800d504:	f000 f9e4 	bl	800d8d0 <_init>
 800d508:	1b64      	subs	r4, r4, r5
 800d50a:	10a4      	asrs	r4, r4, #2
 800d50c:	2600      	movs	r6, #0
 800d50e:	42a6      	cmp	r6, r4
 800d510:	d105      	bne.n	800d51e <__libc_init_array+0x2e>
 800d512:	bd70      	pop	{r4, r5, r6, pc}
 800d514:	f855 3b04 	ldr.w	r3, [r5], #4
 800d518:	4798      	blx	r3
 800d51a:	3601      	adds	r6, #1
 800d51c:	e7ee      	b.n	800d4fc <__libc_init_array+0xc>
 800d51e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d522:	4798      	blx	r3
 800d524:	3601      	adds	r6, #1
 800d526:	e7f2      	b.n	800d50e <__libc_init_array+0x1e>
 800d528:	0800dc60 	.word	0x0800dc60
 800d52c:	0800dc60 	.word	0x0800dc60
 800d530:	0800dc60 	.word	0x0800dc60
 800d534:	0800dc64 	.word	0x0800dc64

0800d538 <memset>:
 800d538:	4402      	add	r2, r0
 800d53a:	4603      	mov	r3, r0
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d100      	bne.n	800d542 <memset+0xa>
 800d540:	4770      	bx	lr
 800d542:	f803 1b01 	strb.w	r1, [r3], #1
 800d546:	e7f9      	b.n	800d53c <memset+0x4>

0800d548 <checkint>:
 800d548:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d54c:	2b7e      	cmp	r3, #126	; 0x7e
 800d54e:	dd10      	ble.n	800d572 <checkint+0x2a>
 800d550:	2b96      	cmp	r3, #150	; 0x96
 800d552:	dc0c      	bgt.n	800d56e <checkint+0x26>
 800d554:	2201      	movs	r2, #1
 800d556:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800d55a:	fa02 f303 	lsl.w	r3, r2, r3
 800d55e:	1e5a      	subs	r2, r3, #1
 800d560:	4202      	tst	r2, r0
 800d562:	d106      	bne.n	800d572 <checkint+0x2a>
 800d564:	4203      	tst	r3, r0
 800d566:	bf0c      	ite	eq
 800d568:	2002      	moveq	r0, #2
 800d56a:	2001      	movne	r0, #1
 800d56c:	4770      	bx	lr
 800d56e:	2002      	movs	r0, #2
 800d570:	4770      	bx	lr
 800d572:	2000      	movs	r0, #0
 800d574:	4770      	bx	lr
	...

0800d578 <powf>:
 800d578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d57a:	ee10 1a10 	vmov	r1, s0
 800d57e:	ee10 6a90 	vmov	r6, s1
 800d582:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800d586:	0072      	lsls	r2, r6, #1
 800d588:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d58c:	b085      	sub	sp, #20
 800d58e:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800d592:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800d596:	d256      	bcs.n	800d646 <powf+0xce>
 800d598:	4298      	cmp	r0, r3
 800d59a:	d256      	bcs.n	800d64a <powf+0xd2>
 800d59c:	2000      	movs	r0, #0
 800d59e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800d5a2:	4ea3      	ldr	r6, [pc, #652]	; (800d830 <powf+0x2b8>)
 800d5a4:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800d5a8:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800d5ac:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800d5b0:	0dd2      	lsrs	r2, r2, #23
 800d5b2:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800d5b6:	05d2      	lsls	r2, r2, #23
 800d5b8:	1a8b      	subs	r3, r1, r2
 800d5ba:	ed97 5b00 	vldr	d5, [r7]
 800d5be:	ee07 3a90 	vmov	s15, r3
 800d5c2:	15d2      	asrs	r2, r2, #23
 800d5c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d5c8:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d5cc:	ed97 5b02 	vldr	d5, [r7, #8]
 800d5d0:	ee26 2b06 	vmul.f64	d2, d6, d6
 800d5d4:	ee22 1b02 	vmul.f64	d1, d2, d2
 800d5d8:	ee07 2a90 	vmov	s15, r2
 800d5dc:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800d5e0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d5e4:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d5e8:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800d5ec:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800d5f0:	eea6 5b04 	vfma.f64	d5, d6, d4
 800d5f4:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800d5f8:	eea6 4b03 	vfma.f64	d4, d6, d3
 800d5fc:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800d600:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800d604:	eea6 7b03 	vfma.f64	d7, d6, d3
 800d608:	eea2 7b04 	vfma.f64	d7, d2, d4
 800d60c:	eea5 7b01 	vfma.f64	d7, d5, d1
 800d610:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d614:	ee10 1a90 	vmov	r1, s1
 800d618:	2300      	movs	r3, #0
 800d61a:	2700      	movs	r7, #0
 800d61c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800d620:	f248 06be 	movw	r6, #32958	; 0x80be
 800d624:	429f      	cmp	r7, r3
 800d626:	bf08      	it	eq
 800d628:	4296      	cmpeq	r6, r2
 800d62a:	f080 80b1 	bcs.w	800d790 <powf+0x218>
 800d62e:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800d810 <powf+0x298>
 800d632:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d63a:	dd79      	ble.n	800d730 <powf+0x1b8>
 800d63c:	b005      	add	sp, #20
 800d63e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d642:	f000 b91f 	b.w	800d884 <__math_oflowf>
 800d646:	4298      	cmp	r0, r3
 800d648:	d32d      	bcc.n	800d6a6 <powf+0x12e>
 800d64a:	b952      	cbnz	r2, 800d662 <powf+0xea>
 800d64c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800d650:	005b      	lsls	r3, r3, #1
 800d652:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800d656:	f240 80cd 	bls.w	800d7f4 <powf+0x27c>
 800d65a:	ee30 0a20 	vadd.f32	s0, s0, s1
 800d65e:	b005      	add	sp, #20
 800d660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d662:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800d666:	d105      	bne.n	800d674 <powf+0xfc>
 800d668:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800d66c:	0076      	lsls	r6, r6, #1
 800d66e:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800d672:	e7f0      	b.n	800d656 <powf+0xde>
 800d674:	004b      	lsls	r3, r1, #1
 800d676:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800d67a:	d8ee      	bhi.n	800d65a <powf+0xe2>
 800d67c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800d680:	d1eb      	bne.n	800d65a <powf+0xe2>
 800d682:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d686:	f000 80b5 	beq.w	800d7f4 <powf+0x27c>
 800d68a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d68e:	ea6f 0606 	mvn.w	r6, r6
 800d692:	bf34      	ite	cc
 800d694:	2300      	movcc	r3, #0
 800d696:	2301      	movcs	r3, #1
 800d698:	0ff6      	lsrs	r6, r6, #31
 800d69a:	42b3      	cmp	r3, r6
 800d69c:	f040 80ad 	bne.w	800d7fa <powf+0x282>
 800d6a0:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800d6a4:	e7db      	b.n	800d65e <powf+0xe6>
 800d6a6:	004f      	lsls	r7, r1, #1
 800d6a8:	1e7a      	subs	r2, r7, #1
 800d6aa:	429a      	cmp	r2, r3
 800d6ac:	d31c      	bcc.n	800d6e8 <powf+0x170>
 800d6ae:	2900      	cmp	r1, #0
 800d6b0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d6b4:	da0f      	bge.n	800d6d6 <powf+0x15e>
 800d6b6:	ee10 0a90 	vmov	r0, s1
 800d6ba:	f7ff ff45 	bl	800d548 <checkint>
 800d6be:	2801      	cmp	r0, #1
 800d6c0:	d109      	bne.n	800d6d6 <powf+0x15e>
 800d6c2:	eeb1 0a40 	vneg.f32	s0, s0
 800d6c6:	b947      	cbnz	r7, 800d6da <powf+0x162>
 800d6c8:	2e00      	cmp	r6, #0
 800d6ca:	dac8      	bge.n	800d65e <powf+0xe6>
 800d6cc:	b005      	add	sp, #20
 800d6ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d6d2:	f000 b8dd 	b.w	800d890 <__math_divzerof>
 800d6d6:	2000      	movs	r0, #0
 800d6d8:	e7f5      	b.n	800d6c6 <powf+0x14e>
 800d6da:	2e00      	cmp	r6, #0
 800d6dc:	dabf      	bge.n	800d65e <powf+0xe6>
 800d6de:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d6e2:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800d6e6:	e7ba      	b.n	800d65e <powf+0xe6>
 800d6e8:	2900      	cmp	r1, #0
 800d6ea:	da1f      	bge.n	800d72c <powf+0x1b4>
 800d6ec:	ee10 0a90 	vmov	r0, s1
 800d6f0:	f7ff ff2a 	bl	800d548 <checkint>
 800d6f4:	b920      	cbnz	r0, 800d700 <powf+0x188>
 800d6f6:	b005      	add	sp, #20
 800d6f8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d6fc:	f000 b8d8 	b.w	800d8b0 <__math_invalidf>
 800d700:	2801      	cmp	r0, #1
 800d702:	bf14      	ite	ne
 800d704:	2000      	movne	r0, #0
 800d706:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800d70a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d70e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800d712:	f4bf af44 	bcs.w	800d59e <powf+0x26>
 800d716:	eddf 7a47 	vldr	s15, [pc, #284]	; 800d834 <powf+0x2bc>
 800d71a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d71e:	ee10 3a10 	vmov	r3, s0
 800d722:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d726:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800d72a:	e738      	b.n	800d59e <powf+0x26>
 800d72c:	2000      	movs	r0, #0
 800d72e:	e7ee      	b.n	800d70e <powf+0x196>
 800d730:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800d818 <powf+0x2a0>
 800d734:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d73c:	dd10      	ble.n	800d760 <powf+0x1e8>
 800d73e:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800d742:	2800      	cmp	r0, #0
 800d744:	d15c      	bne.n	800d800 <powf+0x288>
 800d746:	9302      	str	r3, [sp, #8]
 800d748:	eddd 7a02 	vldr	s15, [sp, #8]
 800d74c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d750:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d754:	eef4 7a47 	vcmp.f32	s15, s14
 800d758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d75c:	f47f af6e 	bne.w	800d63c <powf+0xc4>
 800d760:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800d820 <powf+0x2a8>
 800d764:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76c:	d804      	bhi.n	800d778 <powf+0x200>
 800d76e:	b005      	add	sp, #20
 800d770:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d774:	f000 b87a 	b.w	800d86c <__math_uflowf>
 800d778:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800d828 <powf+0x2b0>
 800d77c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d784:	d504      	bpl.n	800d790 <powf+0x218>
 800d786:	b005      	add	sp, #20
 800d788:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d78c:	f000 b874 	b.w	800d878 <__math_may_uflowf>
 800d790:	4b29      	ldr	r3, [pc, #164]	; (800d838 <powf+0x2c0>)
 800d792:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800d796:	ee30 6b07 	vadd.f64	d6, d0, d7
 800d79a:	ed8d 6b00 	vstr	d6, [sp]
 800d79e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d7a2:	ee30 7b47 	vsub.f64	d7, d0, d7
 800d7a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d7aa:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d7ae:	f006 011f 	and.w	r1, r6, #31
 800d7b2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d7b6:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800d7ba:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800d7be:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800d7c2:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800d7c6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d7ca:	ee27 5b07 	vmul.f64	d5, d7, d7
 800d7ce:	1836      	adds	r6, r6, r0
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	eb13 040c 	adds.w	r4, r3, ip
 800d7d6:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800d7da:	eb41 050e 	adc.w	r5, r1, lr
 800d7de:	eea7 0b04 	vfma.f64	d0, d7, d4
 800d7e2:	ec45 4b17 	vmov	d7, r4, r5
 800d7e6:	eea6 0b05 	vfma.f64	d0, d6, d5
 800d7ea:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d7ee:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d7f2:	e734      	b.n	800d65e <powf+0xe6>
 800d7f4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d7f8:	e731      	b.n	800d65e <powf+0xe6>
 800d7fa:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800d83c <powf+0x2c4>
 800d7fe:	e72e      	b.n	800d65e <powf+0xe6>
 800d800:	9303      	str	r3, [sp, #12]
 800d802:	eddd 7a03 	vldr	s15, [sp, #12]
 800d806:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d80a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d80e:	e7a1      	b.n	800d754 <powf+0x1dc>
 800d810:	ffd1d571 	.word	0xffd1d571
 800d814:	405fffff 	.word	0x405fffff
 800d818:	ffa3aae2 	.word	0xffa3aae2
 800d81c:	405fffff 	.word	0x405fffff
 800d820:	00000000 	.word	0x00000000
 800d824:	c062c000 	.word	0xc062c000
 800d828:	00000000 	.word	0x00000000
 800d82c:	c062a000 	.word	0xc062a000
 800d830:	0800d9e8 	.word	0x0800d9e8
 800d834:	4b000000 	.word	0x4b000000
 800d838:	0800db10 	.word	0x0800db10
 800d83c:	00000000 	.word	0x00000000

0800d840 <with_errnof>:
 800d840:	b513      	push	{r0, r1, r4, lr}
 800d842:	4604      	mov	r4, r0
 800d844:	ed8d 0a01 	vstr	s0, [sp, #4]
 800d848:	f7ff fe4c 	bl	800d4e4 <__errno>
 800d84c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d850:	6004      	str	r4, [r0, #0]
 800d852:	b002      	add	sp, #8
 800d854:	bd10      	pop	{r4, pc}

0800d856 <xflowf>:
 800d856:	b130      	cbz	r0, 800d866 <xflowf+0x10>
 800d858:	eef1 7a40 	vneg.f32	s15, s0
 800d85c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d860:	2022      	movs	r0, #34	; 0x22
 800d862:	f7ff bfed 	b.w	800d840 <with_errnof>
 800d866:	eef0 7a40 	vmov.f32	s15, s0
 800d86a:	e7f7      	b.n	800d85c <xflowf+0x6>

0800d86c <__math_uflowf>:
 800d86c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d874 <__math_uflowf+0x8>
 800d870:	f7ff bff1 	b.w	800d856 <xflowf>
 800d874:	10000000 	.word	0x10000000

0800d878 <__math_may_uflowf>:
 800d878:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d880 <__math_may_uflowf+0x8>
 800d87c:	f7ff bfeb 	b.w	800d856 <xflowf>
 800d880:	1a200000 	.word	0x1a200000

0800d884 <__math_oflowf>:
 800d884:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d88c <__math_oflowf+0x8>
 800d888:	f7ff bfe5 	b.w	800d856 <xflowf>
 800d88c:	70000000 	.word	0x70000000

0800d890 <__math_divzerof>:
 800d890:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d894:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800d898:	2800      	cmp	r0, #0
 800d89a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800d89e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800d8ac <__math_divzerof+0x1c>
 800d8a2:	2022      	movs	r0, #34	; 0x22
 800d8a4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800d8a8:	f7ff bfca 	b.w	800d840 <with_errnof>
 800d8ac:	00000000 	.word	0x00000000

0800d8b0 <__math_invalidf>:
 800d8b0:	eef0 7a40 	vmov.f32	s15, s0
 800d8b4:	ee30 7a40 	vsub.f32	s14, s0, s0
 800d8b8:	eef4 7a67 	vcmp.f32	s15, s15
 800d8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800d8c4:	d602      	bvs.n	800d8cc <__math_invalidf+0x1c>
 800d8c6:	2021      	movs	r0, #33	; 0x21
 800d8c8:	f7ff bfba 	b.w	800d840 <with_errnof>
 800d8cc:	4770      	bx	lr
	...

0800d8d0 <_init>:
 800d8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8d2:	bf00      	nop
 800d8d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8d6:	bc08      	pop	{r3}
 800d8d8:	469e      	mov	lr, r3
 800d8da:	4770      	bx	lr

0800d8dc <_fini>:
 800d8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8de:	bf00      	nop
 800d8e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8e2:	bc08      	pop	{r3}
 800d8e4:	469e      	mov	lr, r3
 800d8e6:	4770      	bx	lr
