|RISC-V_32bit
C0 <= EX:inst3.C0
CLK => ID_EXE:inst7.CLK
CLK => ID:inst.CLK
CLK => MEM_WB:inst13.CLK
CLK => EXE_WB:inst8.CLK
CLK => IF_ID:inst5.CLK_in
CLK => inst6.IN0
CLK1/2 => MEM:inst12.clock
CLK1/2 => part1:inst2.clk1/2
WREN => part1:inst2.wren
PC_INPUT[0] => part1:inst2.dataIn[0]
PC_INPUT[1] => part1:inst2.dataIn[1]
PC_INPUT[2] => part1:inst2.dataIn[2]
PC_INPUT[3] => part1:inst2.dataIn[3]
PC_INPUT[4] => part1:inst2.dataIn[4]
PC_INPUT[5] => part1:inst2.dataIn[5]
PC_INPUT[6] => part1:inst2.dataIn[6]
PC_INPUT[7] => part1:inst2.dataIn[7]
PC_INPUT[8] => part1:inst2.dataIn[8]
PC_INPUT[9] => part1:inst2.dataIn[9]
PC_INPUT[10] => part1:inst2.dataIn[10]
PC_INPUT[11] => part1:inst2.dataIn[11]
PC_INPUT[12] => part1:inst2.dataIn[12]
PC_INPUT[13] => part1:inst2.dataIn[13]
PC_INPUT[14] => part1:inst2.dataIn[14]
PC_INPUT[15] => part1:inst2.dataIn[15]
PC_INPUT[16] => part1:inst2.dataIn[16]
PC_INPUT[17] => part1:inst2.dataIn[17]
PC_INPUT[18] => part1:inst2.dataIn[18]
PC_INPUT[19] => part1:inst2.dataIn[19]
PC_INPUT[20] => part1:inst2.dataIn[20]
PC_INPUT[21] => part1:inst2.dataIn[21]
PC_INPUT[22] => part1:inst2.dataIn[22]
PC_INPUT[23] => part1:inst2.dataIn[23]
PC_INPUT[24] => part1:inst2.dataIn[24]
PC_INPUT[25] => part1:inst2.dataIn[25]
PC_INPUT[26] => part1:inst2.dataIn[26]
PC_INPUT[27] => part1:inst2.dataIn[27]
PC_INPUT[28] => part1:inst2.dataIn[28]
PC_INPUT[29] => part1:inst2.dataIn[29]
PC_INPUT[30] => part1:inst2.dataIn[30]
PC_INPUT[31] => part1:inst2.dataIn[31]
count[0] <= EX:inst3.COUT[0]
count[1] <= EX:inst3.COUT[1]
count[2] <= EX:inst3.COUT[2]
count[3] <= EX:inst3.COUT[3]
EX/MEM_ADDR[0] <= EXE_WB:inst8.ALUResult_out[0]
EX/MEM_ADDR[1] <= EXE_WB:inst8.ALUResult_out[1]
EX/MEM_ADDR[2] <= EXE_WB:inst8.ALUResult_out[2]
EX/MEM_ADDR[3] <= EXE_WB:inst8.ALUResult_out[3]
EX/MEM_ADDR[4] <= EXE_WB:inst8.ALUResult_out[4]
EX/MEM_ADDR[5] <= EXE_WB:inst8.ALUResult_out[5]
EX/MEM_ADDR[6] <= EXE_WB:inst8.ALUResult_out[6]
EX/MEM_ADDR[7] <= EXE_WB:inst8.ALUResult_out[7]
EX/MEM_ADDR[8] <= EXE_WB:inst8.ALUResult_out[8]
EX/MEM_ADDR[9] <= EXE_WB:inst8.ALUResult_out[9]
EX/MEM_ADDR[10] <= EXE_WB:inst8.ALUResult_out[10]
EX/MEM_ADDR[11] <= EXE_WB:inst8.ALUResult_out[11]
EX/MEM_ADDR[12] <= EXE_WB:inst8.ALUResult_out[12]
EX/MEM_ADDR[13] <= EXE_WB:inst8.ALUResult_out[13]
EX/MEM_ADDR[14] <= EXE_WB:inst8.ALUResult_out[14]
EX/MEM_ADDR[15] <= EXE_WB:inst8.ALUResult_out[15]
EX/MEM_ADDR[16] <= EXE_WB:inst8.ALUResult_out[16]
EX/MEM_ADDR[17] <= EXE_WB:inst8.ALUResult_out[17]
EX/MEM_ADDR[18] <= EXE_WB:inst8.ALUResult_out[18]
EX/MEM_ADDR[19] <= EXE_WB:inst8.ALUResult_out[19]
EX/MEM_ADDR[20] <= EXE_WB:inst8.ALUResult_out[20]
EX/MEM_ADDR[21] <= EXE_WB:inst8.ALUResult_out[21]
EX/MEM_ADDR[22] <= EXE_WB:inst8.ALUResult_out[22]
EX/MEM_ADDR[23] <= EXE_WB:inst8.ALUResult_out[23]
EX/MEM_ADDR[24] <= EXE_WB:inst8.ALUResult_out[24]
EX/MEM_ADDR[25] <= EXE_WB:inst8.ALUResult_out[25]
EX/MEM_ADDR[26] <= EXE_WB:inst8.ALUResult_out[26]
EX/MEM_ADDR[27] <= EXE_WB:inst8.ALUResult_out[27]
EX/MEM_ADDR[28] <= EXE_WB:inst8.ALUResult_out[28]
EX/MEM_ADDR[29] <= EXE_WB:inst8.ALUResult_out[29]
EX/MEM_ADDR[30] <= EXE_WB:inst8.ALUResult_out[30]
EX/MEM_ADDR[31] <= EXE_WB:inst8.ALUResult_out[31]
EX/MEM_DATA[0] <= EXE_WB:inst8.ReadData_out2[0]
EX/MEM_DATA[1] <= EXE_WB:inst8.ReadData_out2[1]
EX/MEM_DATA[2] <= EXE_WB:inst8.ReadData_out2[2]
EX/MEM_DATA[3] <= EXE_WB:inst8.ReadData_out2[3]
EX/MEM_DATA[4] <= EXE_WB:inst8.ReadData_out2[4]
EX/MEM_DATA[5] <= EXE_WB:inst8.ReadData_out2[5]
EX/MEM_DATA[6] <= EXE_WB:inst8.ReadData_out2[6]
EX/MEM_DATA[7] <= EXE_WB:inst8.ReadData_out2[7]
EX/MEM_DATA[8] <= EXE_WB:inst8.ReadData_out2[8]
EX/MEM_DATA[9] <= EXE_WB:inst8.ReadData_out2[9]
EX/MEM_DATA[10] <= EXE_WB:inst8.ReadData_out2[10]
EX/MEM_DATA[11] <= EXE_WB:inst8.ReadData_out2[11]
EX/MEM_DATA[12] <= EXE_WB:inst8.ReadData_out2[12]
EX/MEM_DATA[13] <= EXE_WB:inst8.ReadData_out2[13]
EX/MEM_DATA[14] <= EXE_WB:inst8.ReadData_out2[14]
EX/MEM_DATA[15] <= EXE_WB:inst8.ReadData_out2[15]
EX/MEM_DATA[16] <= EXE_WB:inst8.ReadData_out2[16]
EX/MEM_DATA[17] <= EXE_WB:inst8.ReadData_out2[17]
EX/MEM_DATA[18] <= EXE_WB:inst8.ReadData_out2[18]
EX/MEM_DATA[19] <= EXE_WB:inst8.ReadData_out2[19]
EX/MEM_DATA[20] <= EXE_WB:inst8.ReadData_out2[20]
EX/MEM_DATA[21] <= EXE_WB:inst8.ReadData_out2[21]
EX/MEM_DATA[22] <= EXE_WB:inst8.ReadData_out2[22]
EX/MEM_DATA[23] <= EXE_WB:inst8.ReadData_out2[23]
EX/MEM_DATA[24] <= EXE_WB:inst8.ReadData_out2[24]
EX/MEM_DATA[25] <= EXE_WB:inst8.ReadData_out2[25]
EX/MEM_DATA[26] <= EXE_WB:inst8.ReadData_out2[26]
EX/MEM_DATA[27] <= EXE_WB:inst8.ReadData_out2[27]
EX/MEM_DATA[28] <= EXE_WB:inst8.ReadData_out2[28]
EX/MEM_DATA[29] <= EXE_WB:inst8.ReadData_out2[29]
EX/MEM_DATA[30] <= EXE_WB:inst8.ReadData_out2[30]
EX/MEM_DATA[31] <= EXE_WB:inst8.ReadData_out2[31]
EX_READ_DATA[0] <= ID_EXE:inst7.ReadData_out2[0]
EX_READ_DATA[1] <= ID_EXE:inst7.ReadData_out2[1]
EX_READ_DATA[2] <= ID_EXE:inst7.ReadData_out2[2]
EX_READ_DATA[3] <= ID_EXE:inst7.ReadData_out2[3]
EX_READ_DATA[4] <= ID_EXE:inst7.ReadData_out2[4]
EX_READ_DATA[5] <= ID_EXE:inst7.ReadData_out2[5]
EX_READ_DATA[6] <= ID_EXE:inst7.ReadData_out2[6]
EX_READ_DATA[7] <= ID_EXE:inst7.ReadData_out2[7]
EX_READ_DATA[8] <= ID_EXE:inst7.ReadData_out2[8]
EX_READ_DATA[9] <= ID_EXE:inst7.ReadData_out2[9]
EX_READ_DATA[10] <= ID_EXE:inst7.ReadData_out2[10]
EX_READ_DATA[11] <= ID_EXE:inst7.ReadData_out2[11]
EX_READ_DATA[12] <= ID_EXE:inst7.ReadData_out2[12]
EX_READ_DATA[13] <= ID_EXE:inst7.ReadData_out2[13]
EX_READ_DATA[14] <= ID_EXE:inst7.ReadData_out2[14]
EX_READ_DATA[15] <= ID_EXE:inst7.ReadData_out2[15]
EX_READ_DATA[16] <= ID_EXE:inst7.ReadData_out2[16]
EX_READ_DATA[17] <= ID_EXE:inst7.ReadData_out2[17]
EX_READ_DATA[18] <= ID_EXE:inst7.ReadData_out2[18]
EX_READ_DATA[19] <= ID_EXE:inst7.ReadData_out2[19]
EX_READ_DATA[20] <= ID_EXE:inst7.ReadData_out2[20]
EX_READ_DATA[21] <= ID_EXE:inst7.ReadData_out2[21]
EX_READ_DATA[22] <= ID_EXE:inst7.ReadData_out2[22]
EX_READ_DATA[23] <= ID_EXE:inst7.ReadData_out2[23]
EX_READ_DATA[24] <= ID_EXE:inst7.ReadData_out2[24]
EX_READ_DATA[25] <= ID_EXE:inst7.ReadData_out2[25]
EX_READ_DATA[26] <= ID_EXE:inst7.ReadData_out2[26]
EX_READ_DATA[27] <= ID_EXE:inst7.ReadData_out2[27]
EX_READ_DATA[28] <= ID_EXE:inst7.ReadData_out2[28]
EX_READ_DATA[29] <= ID_EXE:inst7.ReadData_out2[29]
EX_READ_DATA[30] <= ID_EXE:inst7.ReadData_out2[30]
EX_READ_DATA[31] <= ID_EXE:inst7.ReadData_out2[31]
EX_RESULT[0] <= EX:inst3.RESULT[0]
EX_RESULT[1] <= EX:inst3.RESULT[1]
EX_RESULT[2] <= EX:inst3.RESULT[2]
EX_RESULT[3] <= EX:inst3.RESULT[3]
EX_RESULT[4] <= EX:inst3.RESULT[4]
EX_RESULT[5] <= EX:inst3.RESULT[5]
EX_RESULT[6] <= EX:inst3.RESULT[6]
EX_RESULT[7] <= EX:inst3.RESULT[7]
EX_RESULT[8] <= EX:inst3.RESULT[8]
EX_RESULT[9] <= EX:inst3.RESULT[9]
EX_RESULT[10] <= EX:inst3.RESULT[10]
EX_RESULT[11] <= EX:inst3.RESULT[11]
EX_RESULT[12] <= EX:inst3.RESULT[12]
EX_RESULT[13] <= EX:inst3.RESULT[13]
EX_RESULT[14] <= EX:inst3.RESULT[14]
EX_RESULT[15] <= EX:inst3.RESULT[15]
EX_RESULT[16] <= EX:inst3.RESULT[16]
EX_RESULT[17] <= EX:inst3.RESULT[17]
EX_RESULT[18] <= EX:inst3.RESULT[18]
EX_RESULT[19] <= EX:inst3.RESULT[19]
EX_RESULT[20] <= EX:inst3.RESULT[20]
EX_RESULT[21] <= EX:inst3.RESULT[21]
EX_RESULT[22] <= EX:inst3.RESULT[22]
EX_RESULT[23] <= EX:inst3.RESULT[23]
EX_RESULT[24] <= EX:inst3.RESULT[24]
EX_RESULT[25] <= EX:inst3.RESULT[25]
EX_RESULT[26] <= EX:inst3.RESULT[26]
EX_RESULT[27] <= EX:inst3.RESULT[27]
EX_RESULT[28] <= EX:inst3.RESULT[28]
EX_RESULT[29] <= EX:inst3.RESULT[29]
EX_RESULT[30] <= EX:inst3.RESULT[30]
EX_RESULT[31] <= EX:inst3.RESULT[31]
ID/EX_IMMI[0] <= ID_EXE:inst7.Imm_out[0]
ID/EX_IMMI[1] <= ID_EXE:inst7.Imm_out[1]
ID/EX_IMMI[2] <= ID_EXE:inst7.Imm_out[2]
ID/EX_IMMI[3] <= ID_EXE:inst7.Imm_out[3]
ID/EX_IMMI[4] <= ID_EXE:inst7.Imm_out[4]
ID/EX_IMMI[5] <= ID_EXE:inst7.Imm_out[5]
ID/EX_IMMI[6] <= ID_EXE:inst7.Imm_out[6]
ID/EX_IMMI[7] <= ID_EXE:inst7.Imm_out[7]
ID/EX_IMMI[8] <= ID_EXE:inst7.Imm_out[8]
ID/EX_IMMI[9] <= ID_EXE:inst7.Imm_out[9]
ID/EX_IMMI[10] <= ID_EXE:inst7.Imm_out[10]
ID/EX_IMMI[11] <= ID_EXE:inst7.Imm_out[11]
ID/EX_IMMI[12] <= ID_EXE:inst7.Imm_out[12]
ID/EX_IMMI[13] <= ID_EXE:inst7.Imm_out[13]
ID/EX_IMMI[14] <= ID_EXE:inst7.Imm_out[14]
ID/EX_IMMI[15] <= ID_EXE:inst7.Imm_out[15]
ID/EX_IMMI[16] <= ID_EXE:inst7.Imm_out[16]
ID/EX_IMMI[17] <= ID_EXE:inst7.Imm_out[17]
ID/EX_IMMI[18] <= ID_EXE:inst7.Imm_out[18]
ID/EX_IMMI[19] <= ID_EXE:inst7.Imm_out[19]
ID/EX_IMMI[20] <= ID_EXE:inst7.Imm_out[20]
ID/EX_IMMI[21] <= ID_EXE:inst7.Imm_out[21]
ID/EX_IMMI[22] <= ID_EXE:inst7.Imm_out[22]
ID/EX_IMMI[23] <= ID_EXE:inst7.Imm_out[23]
ID/EX_IMMI[24] <= ID_EXE:inst7.Imm_out[24]
ID/EX_IMMI[25] <= ID_EXE:inst7.Imm_out[25]
ID/EX_IMMI[26] <= ID_EXE:inst7.Imm_out[26]
ID/EX_IMMI[27] <= ID_EXE:inst7.Imm_out[27]
ID/EX_IMMI[28] <= ID_EXE:inst7.Imm_out[28]
ID/EX_IMMI[29] <= ID_EXE:inst7.Imm_out[29]
ID/EX_IMMI[30] <= ID_EXE:inst7.Imm_out[30]
ID/EX_IMMI[31] <= ID_EXE:inst7.Imm_out[31]
ID/EX_INS[0] <= Func[0].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[1] <= Func[1].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[2] <= Func[2].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[3] <= Func[3].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[4] <= Func[4].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[5] <= Func[5].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[6] <= Func[6].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[7] <= Func[7].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[8] <= Func[8].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[9] <= Func[9].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[10] <= Func[10].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[11] <= Func[11].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[12] <= Func[12].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[13] <= Func[13].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[14] <= Func[14].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[15] <= Func[15].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[16] <= Func[16].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[17] <= Func[17].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[18] <= Func[18].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[19] <= Func[19].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[20] <= Func[20].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[21] <= Func[21].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[22] <= Func[22].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[23] <= Func[23].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[24] <= Func[24].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[25] <= Func[25].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[26] <= Func[26].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[27] <= Func[27].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[28] <= Func[28].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[29] <= Func[29].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[30] <= Func[30].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_INS[31] <= Func[31].DB_MAX_OUTPUT_PORT_TYPE
ID/EX_PC[0] <= ID_EXE:inst7.PC_out[0]
ID/EX_PC[1] <= ID_EXE:inst7.PC_out[1]
ID/EX_PC[2] <= ID_EXE:inst7.PC_out[2]
ID/EX_PC[3] <= ID_EXE:inst7.PC_out[3]
ID/EX_PC[4] <= ID_EXE:inst7.PC_out[4]
ID/EX_PC[5] <= ID_EXE:inst7.PC_out[5]
ID/EX_PC[6] <= ID_EXE:inst7.PC_out[6]
ID/EX_PC[7] <= ID_EXE:inst7.PC_out[7]
ID/EX_PC[8] <= ID_EXE:inst7.PC_out[8]
ID/EX_PC[9] <= ID_EXE:inst7.PC_out[9]
ID/EX_PC[10] <= ID_EXE:inst7.PC_out[10]
ID/EX_PC[11] <= ID_EXE:inst7.PC_out[11]
ID/EX_PC[12] <= ID_EXE:inst7.PC_out[12]
ID/EX_PC[13] <= ID_EXE:inst7.PC_out[13]
ID/EX_PC[14] <= ID_EXE:inst7.PC_out[14]
ID/EX_PC[15] <= ID_EXE:inst7.PC_out[15]
ID/EX_PC[16] <= ID_EXE:inst7.PC_out[16]
ID/EX_PC[17] <= ID_EXE:inst7.PC_out[17]
ID/EX_PC[18] <= ID_EXE:inst7.PC_out[18]
ID/EX_PC[19] <= ID_EXE:inst7.PC_out[19]
ID/EX_PC[20] <= ID_EXE:inst7.PC_out[20]
ID/EX_PC[21] <= ID_EXE:inst7.PC_out[21]
ID/EX_PC[22] <= ID_EXE:inst7.PC_out[22]
ID/EX_PC[23] <= ID_EXE:inst7.PC_out[23]
ID/EX_PC[24] <= ID_EXE:inst7.PC_out[24]
ID/EX_PC[25] <= ID_EXE:inst7.PC_out[25]
ID/EX_PC[26] <= ID_EXE:inst7.PC_out[26]
ID/EX_PC[27] <= ID_EXE:inst7.PC_out[27]
ID/EX_PC[28] <= ID_EXE:inst7.PC_out[28]
ID/EX_PC[29] <= ID_EXE:inst7.PC_out[29]
ID/EX_PC[30] <= ID_EXE:inst7.PC_out[30]
ID/EX_PC[31] <= ID_EXE:inst7.PC_out[31]
ID_CTL[0] <= ALU[0].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[1] <= ALU[1].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[2] <= ALU[2].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[3] <= ALU[3].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[4] <= ALU[4].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[5] <= ALU[5].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[6] <= ALU[6].DB_MAX_OUTPUT_PORT_TYPE
ID_CTL[7] <= ALU[7].DB_MAX_OUTPUT_PORT_TYPE
ID_IMMI[0] <= ID:inst.Imm1[0]
ID_IMMI[1] <= ID:inst.Imm1[1]
ID_IMMI[2] <= ID:inst.Imm1[2]
ID_IMMI[3] <= ID:inst.Imm1[3]
ID_IMMI[4] <= ID:inst.Imm1[4]
ID_IMMI[5] <= ID:inst.Imm1[5]
ID_IMMI[6] <= ID:inst.Imm1[6]
ID_IMMI[7] <= ID:inst.Imm1[7]
ID_IMMI[8] <= ID:inst.Imm1[8]
ID_IMMI[9] <= ID:inst.Imm1[9]
ID_IMMI[10] <= ID:inst.Imm1[10]
ID_IMMI[11] <= ID:inst.Imm1[11]
ID_IMMI[12] <= ID:inst.Imm1[12]
ID_IMMI[13] <= ID:inst.Imm1[13]
ID_IMMI[14] <= ID:inst.Imm1[14]
ID_IMMI[15] <= ID:inst.Imm1[15]
ID_IMMI[16] <= ID:inst.Imm1[16]
ID_IMMI[17] <= ID:inst.Imm1[17]
ID_IMMI[18] <= ID:inst.Imm1[18]
ID_IMMI[19] <= ID:inst.Imm1[19]
ID_IMMI[20] <= ID:inst.Imm1[20]
ID_IMMI[21] <= ID:inst.Imm1[21]
ID_IMMI[22] <= ID:inst.Imm1[22]
ID_IMMI[23] <= ID:inst.Imm1[23]
ID_IMMI[24] <= ID:inst.Imm1[24]
ID_IMMI[25] <= ID:inst.Imm1[25]
ID_IMMI[26] <= ID:inst.Imm1[26]
ID_IMMI[27] <= ID:inst.Imm1[27]
ID_IMMI[28] <= ID:inst.Imm1[28]
ID_IMMI[29] <= ID:inst.Imm1[29]
ID_IMMI[30] <= ID:inst.Imm1[30]
ID_IMMI[31] <= ID:inst.Imm1[31]
IF/ID_INS[0] <= WriteAdress[0].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[1] <= WriteAdress[1].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[2] <= WriteAdress[2].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[3] <= WriteAdress[3].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[4] <= WriteAdress[4].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[5] <= WriteAdress[5].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[6] <= WriteAdress[6].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[7] <= WriteAdress[7].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[8] <= WriteAdress[8].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[9] <= WriteAdress[9].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[10] <= WriteAdress[10].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[11] <= WriteAdress[11].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[12] <= WriteAdress[12].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[13] <= WriteAdress[13].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[14] <= WriteAdress[14].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[15] <= WriteAdress[15].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[16] <= WriteAdress[16].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[17] <= WriteAdress[17].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[18] <= WriteAdress[18].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[19] <= WriteAdress[19].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[20] <= WriteAdress[20].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[21] <= WriteAdress[21].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[22] <= WriteAdress[22].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[23] <= WriteAdress[23].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[24] <= WriteAdress[24].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[25] <= WriteAdress[25].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[26] <= WriteAdress[26].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[27] <= WriteAdress[27].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[28] <= WriteAdress[28].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[29] <= WriteAdress[29].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[30] <= WriteAdress[30].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_INS[31] <= WriteAdress[31].DB_MAX_OUTPUT_PORT_TYPE
IF/ID_PC[0] <= IF_ID:inst5.PC_out[0]
IF/ID_PC[1] <= IF_ID:inst5.PC_out[1]
IF/ID_PC[2] <= IF_ID:inst5.PC_out[2]
IF/ID_PC[3] <= IF_ID:inst5.PC_out[3]
IF/ID_PC[4] <= IF_ID:inst5.PC_out[4]
IF/ID_PC[5] <= IF_ID:inst5.PC_out[5]
IF/ID_PC[6] <= IF_ID:inst5.PC_out[6]
IF/ID_PC[7] <= IF_ID:inst5.PC_out[7]
IF/ID_PC[8] <= IF_ID:inst5.PC_out[8]
IF/ID_PC[9] <= IF_ID:inst5.PC_out[9]
IF/ID_PC[10] <= IF_ID:inst5.PC_out[10]
IF/ID_PC[11] <= IF_ID:inst5.PC_out[11]
IF/ID_PC[12] <= IF_ID:inst5.PC_out[12]
IF/ID_PC[13] <= IF_ID:inst5.PC_out[13]
IF/ID_PC[14] <= IF_ID:inst5.PC_out[14]
IF/ID_PC[15] <= IF_ID:inst5.PC_out[15]
IF/ID_PC[16] <= IF_ID:inst5.PC_out[16]
IF/ID_PC[17] <= IF_ID:inst5.PC_out[17]
IF/ID_PC[18] <= IF_ID:inst5.PC_out[18]
IF/ID_PC[19] <= IF_ID:inst5.PC_out[19]
IF/ID_PC[20] <= IF_ID:inst5.PC_out[20]
IF/ID_PC[21] <= IF_ID:inst5.PC_out[21]
IF/ID_PC[22] <= IF_ID:inst5.PC_out[22]
IF/ID_PC[23] <= IF_ID:inst5.PC_out[23]
IF/ID_PC[24] <= IF_ID:inst5.PC_out[24]
IF/ID_PC[25] <= IF_ID:inst5.PC_out[25]
IF/ID_PC[26] <= IF_ID:inst5.PC_out[26]
IF/ID_PC[27] <= IF_ID:inst5.PC_out[27]
IF/ID_PC[28] <= IF_ID:inst5.PC_out[28]
IF/ID_PC[29] <= IF_ID:inst5.PC_out[29]
IF/ID_PC[30] <= IF_ID:inst5.PC_out[30]
IF/ID_PC[31] <= IF_ID:inst5.PC_out[31]
IF_INS[0] <= part1:inst2.pc_data[0]
IF_INS[1] <= part1:inst2.pc_data[1]
IF_INS[2] <= part1:inst2.pc_data[2]
IF_INS[3] <= part1:inst2.pc_data[3]
IF_INS[4] <= part1:inst2.pc_data[4]
IF_INS[5] <= part1:inst2.pc_data[5]
IF_INS[6] <= part1:inst2.pc_data[6]
IF_INS[7] <= part1:inst2.pc_data[7]
IF_INS[8] <= part1:inst2.pc_data[8]
IF_INS[9] <= part1:inst2.pc_data[9]
IF_INS[10] <= part1:inst2.pc_data[10]
IF_INS[11] <= part1:inst2.pc_data[11]
IF_INS[12] <= part1:inst2.pc_data[12]
IF_INS[13] <= part1:inst2.pc_data[13]
IF_INS[14] <= part1:inst2.pc_data[14]
IF_INS[15] <= part1:inst2.pc_data[15]
IF_INS[16] <= part1:inst2.pc_data[16]
IF_INS[17] <= part1:inst2.pc_data[17]
IF_INS[18] <= part1:inst2.pc_data[18]
IF_INS[19] <= part1:inst2.pc_data[19]
IF_INS[20] <= part1:inst2.pc_data[20]
IF_INS[21] <= part1:inst2.pc_data[21]
IF_INS[22] <= part1:inst2.pc_data[22]
IF_INS[23] <= part1:inst2.pc_data[23]
IF_INS[24] <= part1:inst2.pc_data[24]
IF_INS[25] <= part1:inst2.pc_data[25]
IF_INS[26] <= part1:inst2.pc_data[26]
IF_INS[27] <= part1:inst2.pc_data[27]
IF_INS[28] <= part1:inst2.pc_data[28]
IF_INS[29] <= part1:inst2.pc_data[29]
IF_INS[30] <= part1:inst2.pc_data[30]
IF_INS[31] <= part1:inst2.pc_data[31]
IF_PC[0] <= part1:inst2.pc11[0]
IF_PC[1] <= part1:inst2.pc11[1]
IF_PC[2] <= part1:inst2.pc11[2]
IF_PC[3] <= part1:inst2.pc11[3]
IF_PC[4] <= part1:inst2.pc11[4]
IF_PC[5] <= part1:inst2.pc11[5]
IF_PC[6] <= part1:inst2.pc11[6]
IF_PC[7] <= part1:inst2.pc11[7]
IF_PC[8] <= part1:inst2.pc11[8]
IF_PC[9] <= part1:inst2.pc11[9]
IF_PC[10] <= part1:inst2.pc11[10]
IF_PC[11] <= part1:inst2.pc11[11]
IF_PC[12] <= part1:inst2.pc11[12]
IF_PC[13] <= part1:inst2.pc11[13]
IF_PC[14] <= part1:inst2.pc11[14]
IF_PC[15] <= part1:inst2.pc11[15]
IF_PC[16] <= part1:inst2.pc11[16]
IF_PC[17] <= part1:inst2.pc11[17]
IF_PC[18] <= part1:inst2.pc11[18]
IF_PC[19] <= part1:inst2.pc11[19]
IF_PC[20] <= part1:inst2.pc11[20]
IF_PC[21] <= part1:inst2.pc11[21]
IF_PC[22] <= part1:inst2.pc11[22]
IF_PC[23] <= part1:inst2.pc11[23]
IF_PC[24] <= part1:inst2.pc11[24]
IF_PC[25] <= part1:inst2.pc11[25]
IF_PC[26] <= part1:inst2.pc11[26]
IF_PC[27] <= part1:inst2.pc11[27]
IF_PC[28] <= part1:inst2.pc11[28]
IF_PC[29] <= part1:inst2.pc11[29]
IF_PC[30] <= part1:inst2.pc11[30]
IF_PC[31] <= part1:inst2.pc11[31]
MEM_OUT_DATA[0] <= MEM:inst12.ReadData[0]
MEM_OUT_DATA[1] <= MEM:inst12.ReadData[1]
MEM_OUT_DATA[2] <= MEM:inst12.ReadData[2]
MEM_OUT_DATA[3] <= MEM:inst12.ReadData[3]
MEM_OUT_DATA[4] <= MEM:inst12.ReadData[4]
MEM_OUT_DATA[5] <= MEM:inst12.ReadData[5]
MEM_OUT_DATA[6] <= MEM:inst12.ReadData[6]
MEM_OUT_DATA[7] <= MEM:inst12.ReadData[7]
MEM_OUT_DATA[8] <= MEM:inst12.ReadData[8]
MEM_OUT_DATA[9] <= MEM:inst12.ReadData[9]
MEM_OUT_DATA[10] <= MEM:inst12.ReadData[10]
MEM_OUT_DATA[11] <= MEM:inst12.ReadData[11]
MEM_OUT_DATA[12] <= MEM:inst12.ReadData[12]
MEM_OUT_DATA[13] <= MEM:inst12.ReadData[13]
MEM_OUT_DATA[14] <= MEM:inst12.ReadData[14]
MEM_OUT_DATA[15] <= MEM:inst12.ReadData[15]
MEM_OUT_DATA[16] <= MEM:inst12.ReadData[16]
MEM_OUT_DATA[17] <= MEM:inst12.ReadData[17]
MEM_OUT_DATA[18] <= MEM:inst12.ReadData[18]
MEM_OUT_DATA[19] <= MEM:inst12.ReadData[19]
MEM_OUT_DATA[20] <= MEM:inst12.ReadData[20]
MEM_OUT_DATA[21] <= MEM:inst12.ReadData[21]
MEM_OUT_DATA[22] <= MEM:inst12.ReadData[22]
MEM_OUT_DATA[23] <= MEM:inst12.ReadData[23]
MEM_OUT_DATA[24] <= MEM:inst12.ReadData[24]
MEM_OUT_DATA[25] <= MEM:inst12.ReadData[25]
MEM_OUT_DATA[26] <= MEM:inst12.ReadData[26]
MEM_OUT_DATA[27] <= MEM:inst12.ReadData[27]
MEM_OUT_DATA[28] <= MEM:inst12.ReadData[28]
MEM_OUT_DATA[29] <= MEM:inst12.ReadData[29]
MEM_OUT_DATA[30] <= MEM:inst12.ReadData[30]
MEM_OUT_DATA[31] <= MEM:inst12.ReadData[31]
WB_WBADDR[0] <= WriteAddress[0].DB_MAX_OUTPUT_PORT_TYPE
WB_WBADDR[1] <= WriteAddress[1].DB_MAX_OUTPUT_PORT_TYPE
WB_WBADDR[2] <= WriteAddress[2].DB_MAX_OUTPUT_PORT_TYPE
WB_WBADDR[3] <= WriteAddress[3].DB_MAX_OUTPUT_PORT_TYPE
WB_WBADDR[4] <= WriteAddress[4].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WB_WBDATA[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EX:inst3
C0 <= ALU32:inst.CO
ALU_DATA_A[0] => ALU32:inst.A[0]
ALU_DATA_A[1] => ALU32:inst.A[1]
ALU_DATA_A[2] => ALU32:inst.A[2]
ALU_DATA_A[3] => ALU32:inst.A[3]
ALU_DATA_A[4] => ALU32:inst.A[4]
ALU_DATA_A[5] => ALU32:inst.A[5]
ALU_DATA_A[6] => ALU32:inst.A[6]
ALU_DATA_A[7] => ALU32:inst.A[7]
ALU_DATA_A[8] => ALU32:inst.A[8]
ALU_DATA_A[9] => ALU32:inst.A[9]
ALU_DATA_A[10] => ALU32:inst.A[10]
ALU_DATA_A[11] => ALU32:inst.A[11]
ALU_DATA_A[12] => ALU32:inst.A[12]
ALU_DATA_A[13] => ALU32:inst.A[13]
ALU_DATA_A[14] => ALU32:inst.A[14]
ALU_DATA_A[15] => ALU32:inst.A[15]
ALU_DATA_A[16] => ALU32:inst.A[16]
ALU_DATA_A[17] => ALU32:inst.A[17]
ALU_DATA_A[18] => ALU32:inst.A[18]
ALU_DATA_A[19] => ALU32:inst.A[19]
ALU_DATA_A[20] => ALU32:inst.A[20]
ALU_DATA_A[21] => ALU32:inst.A[21]
ALU_DATA_A[22] => ALU32:inst.A[22]
ALU_DATA_A[23] => ALU32:inst.A[23]
ALU_DATA_A[24] => ALU32:inst.A[24]
ALU_DATA_A[25] => ALU32:inst.A[25]
ALU_DATA_A[26] => ALU32:inst.A[26]
ALU_DATA_A[27] => ALU32:inst.A[27]
ALU_DATA_A[28] => ALU32:inst.A[28]
ALU_DATA_A[29] => ALU32:inst.A[29]
ALU_DATA_A[30] => ALU32:inst.A[30]
ALU_DATA_A[31] => ALU32:inst.A[31]
ALU_SRC => inst6.IN0
IMMIDIATE[0] => lpm_mux0:inst3.data0x[0]
IMMIDIATE[0] => lpm_add_sub0:inst2.datab[0]
IMMIDIATE[1] => lpm_mux0:inst3.data0x[1]
IMMIDIATE[1] => lpm_add_sub0:inst2.datab[1]
IMMIDIATE[2] => lpm_mux0:inst3.data0x[2]
IMMIDIATE[2] => lpm_add_sub0:inst2.datab[2]
IMMIDIATE[3] => lpm_mux0:inst3.data0x[3]
IMMIDIATE[3] => lpm_add_sub0:inst2.datab[3]
IMMIDIATE[4] => lpm_mux0:inst3.data0x[4]
IMMIDIATE[4] => lpm_add_sub0:inst2.datab[4]
IMMIDIATE[5] => lpm_mux0:inst3.data0x[5]
IMMIDIATE[5] => lpm_add_sub0:inst2.datab[5]
IMMIDIATE[6] => lpm_mux0:inst3.data0x[6]
IMMIDIATE[6] => lpm_add_sub0:inst2.datab[6]
IMMIDIATE[7] => lpm_mux0:inst3.data0x[7]
IMMIDIATE[7] => lpm_add_sub0:inst2.datab[7]
IMMIDIATE[8] => lpm_mux0:inst3.data0x[8]
IMMIDIATE[8] => lpm_add_sub0:inst2.datab[8]
IMMIDIATE[9] => lpm_mux0:inst3.data0x[9]
IMMIDIATE[9] => lpm_add_sub0:inst2.datab[9]
IMMIDIATE[10] => lpm_mux0:inst3.data0x[10]
IMMIDIATE[10] => lpm_add_sub0:inst2.datab[10]
IMMIDIATE[11] => lpm_mux0:inst3.data0x[11]
IMMIDIATE[11] => lpm_add_sub0:inst2.datab[11]
IMMIDIATE[12] => lpm_mux0:inst3.data0x[12]
IMMIDIATE[12] => lpm_add_sub0:inst2.datab[12]
IMMIDIATE[13] => lpm_mux0:inst3.data0x[13]
IMMIDIATE[13] => lpm_add_sub0:inst2.datab[13]
IMMIDIATE[14] => lpm_mux0:inst3.data0x[14]
IMMIDIATE[14] => lpm_add_sub0:inst2.datab[14]
IMMIDIATE[15] => lpm_mux0:inst3.data0x[15]
IMMIDIATE[15] => lpm_add_sub0:inst2.datab[15]
IMMIDIATE[16] => lpm_mux0:inst3.data0x[16]
IMMIDIATE[16] => lpm_add_sub0:inst2.datab[16]
IMMIDIATE[17] => lpm_mux0:inst3.data0x[17]
IMMIDIATE[17] => lpm_add_sub0:inst2.datab[17]
IMMIDIATE[18] => lpm_mux0:inst3.data0x[18]
IMMIDIATE[18] => lpm_add_sub0:inst2.datab[18]
IMMIDIATE[19] => lpm_mux0:inst3.data0x[19]
IMMIDIATE[19] => lpm_add_sub0:inst2.datab[19]
IMMIDIATE[20] => lpm_mux0:inst3.data0x[20]
IMMIDIATE[20] => lpm_add_sub0:inst2.datab[20]
IMMIDIATE[21] => lpm_mux0:inst3.data0x[21]
IMMIDIATE[21] => lpm_add_sub0:inst2.datab[21]
IMMIDIATE[22] => lpm_mux0:inst3.data0x[22]
IMMIDIATE[22] => lpm_add_sub0:inst2.datab[22]
IMMIDIATE[23] => lpm_mux0:inst3.data0x[23]
IMMIDIATE[23] => lpm_add_sub0:inst2.datab[23]
IMMIDIATE[24] => lpm_mux0:inst3.data0x[24]
IMMIDIATE[24] => lpm_add_sub0:inst2.datab[24]
IMMIDIATE[25] => lpm_mux0:inst3.data0x[25]
IMMIDIATE[25] => lpm_add_sub0:inst2.datab[25]
IMMIDIATE[26] => lpm_mux0:inst3.data0x[26]
IMMIDIATE[26] => lpm_add_sub0:inst2.datab[26]
IMMIDIATE[27] => lpm_mux0:inst3.data0x[27]
IMMIDIATE[27] => lpm_add_sub0:inst2.datab[27]
IMMIDIATE[28] => lpm_mux0:inst3.data0x[28]
IMMIDIATE[28] => lpm_add_sub0:inst2.datab[28]
IMMIDIATE[29] => lpm_mux0:inst3.data0x[29]
IMMIDIATE[29] => lpm_add_sub0:inst2.datab[29]
IMMIDIATE[30] => lpm_mux0:inst3.data0x[30]
IMMIDIATE[30] => lpm_add_sub0:inst2.datab[30]
IMMIDIATE[31] => lpm_mux0:inst3.data0x[31]
IMMIDIATE[31] => lpm_add_sub0:inst2.datab[31]
ALU_DATA_B[0] => lpm_mux0:inst3.data1x[0]
ALU_DATA_B[1] => lpm_mux0:inst3.data1x[1]
ALU_DATA_B[2] => lpm_mux0:inst3.data1x[2]
ALU_DATA_B[3] => lpm_mux0:inst3.data1x[3]
ALU_DATA_B[4] => lpm_mux0:inst3.data1x[4]
ALU_DATA_B[5] => lpm_mux0:inst3.data1x[5]
ALU_DATA_B[6] => lpm_mux0:inst3.data1x[6]
ALU_DATA_B[7] => lpm_mux0:inst3.data1x[7]
ALU_DATA_B[8] => lpm_mux0:inst3.data1x[8]
ALU_DATA_B[9] => lpm_mux0:inst3.data1x[9]
ALU_DATA_B[10] => lpm_mux0:inst3.data1x[10]
ALU_DATA_B[11] => lpm_mux0:inst3.data1x[11]
ALU_DATA_B[12] => lpm_mux0:inst3.data1x[12]
ALU_DATA_B[13] => lpm_mux0:inst3.data1x[13]
ALU_DATA_B[14] => lpm_mux0:inst3.data1x[14]
ALU_DATA_B[15] => lpm_mux0:inst3.data1x[15]
ALU_DATA_B[16] => lpm_mux0:inst3.data1x[16]
ALU_DATA_B[17] => lpm_mux0:inst3.data1x[17]
ALU_DATA_B[18] => lpm_mux0:inst3.data1x[18]
ALU_DATA_B[19] => lpm_mux0:inst3.data1x[19]
ALU_DATA_B[20] => lpm_mux0:inst3.data1x[20]
ALU_DATA_B[21] => lpm_mux0:inst3.data1x[21]
ALU_DATA_B[22] => lpm_mux0:inst3.data1x[22]
ALU_DATA_B[23] => lpm_mux0:inst3.data1x[23]
ALU_DATA_B[24] => lpm_mux0:inst3.data1x[24]
ALU_DATA_B[25] => lpm_mux0:inst3.data1x[25]
ALU_DATA_B[26] => lpm_mux0:inst3.data1x[26]
ALU_DATA_B[27] => lpm_mux0:inst3.data1x[27]
ALU_DATA_B[28] => lpm_mux0:inst3.data1x[28]
ALU_DATA_B[29] => lpm_mux0:inst3.data1x[29]
ALU_DATA_B[30] => lpm_mux0:inst3.data1x[30]
ALU_DATA_B[31] => lpm_mux0:inst3.data1x[31]
ALU_OP[0] => alu_control:inst1.alu_op[0]
ALU_OP[1] => alu_control:inst1.alu_op[1]
FUNCT3[0] => alu_control:inst1.funct3[0]
FUNCT3[1] => alu_control:inst1.funct3[1]
FUNCT3[2] => alu_control:inst1.funct3[2]
FUNCT7[0] => alu_control:inst1.funct7[0]
FUNCT7[1] => alu_control:inst1.funct7[1]
FUNCT7[2] => alu_control:inst1.funct7[2]
FUNCT7[3] => alu_control:inst1.funct7[3]
FUNCT7[4] => alu_control:inst1.funct7[4]
FUNCT7[5] => alu_control:inst1.funct7[5]
FUNCT7[6] => alu_control:inst1.funct7[6]
ZERO <= ALU32:inst.FZ
COUT[0] <= ALU32:inst.COUT[0]
COUT[1] <= ALU32:inst.COUT[1]
COUT[2] <= ALU32:inst.COUT[2]
COUT[3] <= ALU32:inst.COUT[3]
PC_ADD_RESULT[0] <= lpm_add_sub0:inst2.result[0]
PC_ADD_RESULT[1] <= lpm_add_sub0:inst2.result[1]
PC_ADD_RESULT[2] <= lpm_add_sub0:inst2.result[2]
PC_ADD_RESULT[3] <= lpm_add_sub0:inst2.result[3]
PC_ADD_RESULT[4] <= lpm_add_sub0:inst2.result[4]
PC_ADD_RESULT[5] <= lpm_add_sub0:inst2.result[5]
PC_ADD_RESULT[6] <= lpm_add_sub0:inst2.result[6]
PC_ADD_RESULT[7] <= lpm_add_sub0:inst2.result[7]
PC_ADD_RESULT[8] <= lpm_add_sub0:inst2.result[8]
PC_ADD_RESULT[9] <= lpm_add_sub0:inst2.result[9]
PC_ADD_RESULT[10] <= lpm_add_sub0:inst2.result[10]
PC_ADD_RESULT[11] <= lpm_add_sub0:inst2.result[11]
PC_ADD_RESULT[12] <= lpm_add_sub0:inst2.result[12]
PC_ADD_RESULT[13] <= lpm_add_sub0:inst2.result[13]
PC_ADD_RESULT[14] <= lpm_add_sub0:inst2.result[14]
PC_ADD_RESULT[15] <= lpm_add_sub0:inst2.result[15]
PC_ADD_RESULT[16] <= lpm_add_sub0:inst2.result[16]
PC_ADD_RESULT[17] <= lpm_add_sub0:inst2.result[17]
PC_ADD_RESULT[18] <= lpm_add_sub0:inst2.result[18]
PC_ADD_RESULT[19] <= lpm_add_sub0:inst2.result[19]
PC_ADD_RESULT[20] <= lpm_add_sub0:inst2.result[20]
PC_ADD_RESULT[21] <= lpm_add_sub0:inst2.result[21]
PC_ADD_RESULT[22] <= lpm_add_sub0:inst2.result[22]
PC_ADD_RESULT[23] <= lpm_add_sub0:inst2.result[23]
PC_ADD_RESULT[24] <= lpm_add_sub0:inst2.result[24]
PC_ADD_RESULT[25] <= lpm_add_sub0:inst2.result[25]
PC_ADD_RESULT[26] <= lpm_add_sub0:inst2.result[26]
PC_ADD_RESULT[27] <= lpm_add_sub0:inst2.result[27]
PC_ADD_RESULT[28] <= lpm_add_sub0:inst2.result[28]
PC_ADD_RESULT[29] <= lpm_add_sub0:inst2.result[29]
PC_ADD_RESULT[30] <= lpm_add_sub0:inst2.result[30]
PC_ADD_RESULT[31] <= lpm_add_sub0:inst2.result[31]
PC_ADD[0] => lpm_add_sub0:inst2.dataa[0]
PC_ADD[1] => lpm_add_sub0:inst2.dataa[1]
PC_ADD[2] => lpm_add_sub0:inst2.dataa[2]
PC_ADD[3] => lpm_add_sub0:inst2.dataa[3]
PC_ADD[4] => lpm_add_sub0:inst2.dataa[4]
PC_ADD[5] => lpm_add_sub0:inst2.dataa[5]
PC_ADD[6] => lpm_add_sub0:inst2.dataa[6]
PC_ADD[7] => lpm_add_sub0:inst2.dataa[7]
PC_ADD[8] => lpm_add_sub0:inst2.dataa[8]
PC_ADD[9] => lpm_add_sub0:inst2.dataa[9]
PC_ADD[10] => lpm_add_sub0:inst2.dataa[10]
PC_ADD[11] => lpm_add_sub0:inst2.dataa[11]
PC_ADD[12] => lpm_add_sub0:inst2.dataa[12]
PC_ADD[13] => lpm_add_sub0:inst2.dataa[13]
PC_ADD[14] => lpm_add_sub0:inst2.dataa[14]
PC_ADD[15] => lpm_add_sub0:inst2.dataa[15]
PC_ADD[16] => lpm_add_sub0:inst2.dataa[16]
PC_ADD[17] => lpm_add_sub0:inst2.dataa[17]
PC_ADD[18] => lpm_add_sub0:inst2.dataa[18]
PC_ADD[19] => lpm_add_sub0:inst2.dataa[19]
PC_ADD[20] => lpm_add_sub0:inst2.dataa[20]
PC_ADD[21] => lpm_add_sub0:inst2.dataa[21]
PC_ADD[22] => lpm_add_sub0:inst2.dataa[22]
PC_ADD[23] => lpm_add_sub0:inst2.dataa[23]
PC_ADD[24] => lpm_add_sub0:inst2.dataa[24]
PC_ADD[25] => lpm_add_sub0:inst2.dataa[25]
PC_ADD[26] => lpm_add_sub0:inst2.dataa[26]
PC_ADD[27] => lpm_add_sub0:inst2.dataa[27]
PC_ADD[28] => lpm_add_sub0:inst2.dataa[28]
PC_ADD[29] => lpm_add_sub0:inst2.dataa[29]
PC_ADD[30] => lpm_add_sub0:inst2.dataa[30]
PC_ADD[31] => lpm_add_sub0:inst2.dataa[31]
RESULT[0] <= ALU32:inst.F[0]
RESULT[1] <= ALU32:inst.F[1]
RESULT[2] <= ALU32:inst.F[2]
RESULT[3] <= ALU32:inst.F[3]
RESULT[4] <= ALU32:inst.F[4]
RESULT[5] <= ALU32:inst.F[5]
RESULT[6] <= ALU32:inst.F[6]
RESULT[7] <= ALU32:inst.F[7]
RESULT[8] <= ALU32:inst.F[8]
RESULT[9] <= ALU32:inst.F[9]
RESULT[10] <= ALU32:inst.F[10]
RESULT[11] <= ALU32:inst.F[11]
RESULT[12] <= ALU32:inst.F[12]
RESULT[13] <= ALU32:inst.F[13]
RESULT[14] <= ALU32:inst.F[14]
RESULT[15] <= ALU32:inst.F[15]
RESULT[16] <= ALU32:inst.F[16]
RESULT[17] <= ALU32:inst.F[17]
RESULT[18] <= ALU32:inst.F[18]
RESULT[19] <= ALU32:inst.F[19]
RESULT[20] <= ALU32:inst.F[20]
RESULT[21] <= ALU32:inst.F[21]
RESULT[22] <= ALU32:inst.F[22]
RESULT[23] <= ALU32:inst.F[23]
RESULT[24] <= ALU32:inst.F[24]
RESULT[25] <= ALU32:inst.F[25]
RESULT[26] <= ALU32:inst.F[26]
RESULT[27] <= ALU32:inst.F[27]
RESULT[28] <= ALU32:inst.F[28]
RESULT[29] <= ALU32:inst.F[29]
RESULT[30] <= ALU32:inst.F[30]
RESULT[31] <= ALU32:inst.F[31]


|RISC-V_32bit|EX:inst3|ALU32:inst
S[0] => Mux32.IN19
S[0] => Mux31.IN19
S[0] => Mux30.IN19
S[0] => Mux29.IN19
S[0] => Mux28.IN19
S[0] => Mux27.IN19
S[0] => Mux26.IN19
S[0] => Mux25.IN19
S[0] => Mux24.IN19
S[0] => Mux23.IN19
S[0] => Mux22.IN19
S[0] => Mux21.IN19
S[0] => Mux20.IN19
S[0] => Mux19.IN19
S[0] => Mux18.IN19
S[0] => Mux17.IN19
S[0] => Mux16.IN19
S[0] => Mux15.IN19
S[0] => Mux14.IN19
S[0] => Mux13.IN19
S[0] => Mux12.IN19
S[0] => Mux11.IN19
S[0] => Mux10.IN19
S[0] => Mux9.IN19
S[0] => Mux8.IN19
S[0] => Mux7.IN19
S[0] => Mux6.IN19
S[0] => Mux5.IN19
S[0] => Mux4.IN19
S[0] => Mux3.IN19
S[0] => Mux2.IN19
S[0] => Mux1.IN19
S[0] => Mux0.IN18
S[1] => Mux32.IN18
S[1] => Mux31.IN18
S[1] => Mux30.IN18
S[1] => Mux29.IN18
S[1] => Mux28.IN18
S[1] => Mux27.IN18
S[1] => Mux26.IN18
S[1] => Mux25.IN18
S[1] => Mux24.IN18
S[1] => Mux23.IN18
S[1] => Mux22.IN18
S[1] => Mux21.IN18
S[1] => Mux20.IN18
S[1] => Mux19.IN18
S[1] => Mux18.IN18
S[1] => Mux17.IN18
S[1] => Mux16.IN18
S[1] => Mux15.IN18
S[1] => Mux14.IN18
S[1] => Mux13.IN18
S[1] => Mux12.IN18
S[1] => Mux11.IN18
S[1] => Mux10.IN18
S[1] => Mux9.IN18
S[1] => Mux8.IN18
S[1] => Mux7.IN18
S[1] => Mux6.IN18
S[1] => Mux5.IN18
S[1] => Mux4.IN18
S[1] => Mux3.IN18
S[1] => Mux2.IN18
S[1] => Mux1.IN18
S[1] => Mux0.IN17
S[2] => Mux32.IN17
S[2] => Mux31.IN17
S[2] => Mux30.IN17
S[2] => Mux29.IN17
S[2] => Mux28.IN17
S[2] => Mux27.IN17
S[2] => Mux26.IN17
S[2] => Mux25.IN17
S[2] => Mux24.IN17
S[2] => Mux23.IN17
S[2] => Mux22.IN17
S[2] => Mux21.IN17
S[2] => Mux20.IN17
S[2] => Mux19.IN17
S[2] => Mux18.IN17
S[2] => Mux17.IN17
S[2] => Mux16.IN17
S[2] => Mux15.IN17
S[2] => Mux14.IN17
S[2] => Mux13.IN17
S[2] => Mux12.IN17
S[2] => Mux11.IN17
S[2] => Mux10.IN17
S[2] => Mux9.IN17
S[2] => Mux8.IN17
S[2] => Mux7.IN17
S[2] => Mux6.IN17
S[2] => Mux5.IN17
S[2] => Mux4.IN17
S[2] => Mux3.IN17
S[2] => Mux2.IN17
S[2] => Mux1.IN17
S[2] => Mux0.IN16
S[3] => Mux32.IN16
S[3] => Mux31.IN16
S[3] => Mux30.IN16
S[3] => Mux29.IN16
S[3] => Mux28.IN16
S[3] => Mux27.IN16
S[3] => Mux26.IN16
S[3] => Mux25.IN16
S[3] => Mux24.IN16
S[3] => Mux23.IN16
S[3] => Mux22.IN16
S[3] => Mux21.IN16
S[3] => Mux20.IN16
S[3] => Mux19.IN16
S[3] => Mux18.IN16
S[3] => Mux17.IN16
S[3] => Mux16.IN16
S[3] => Mux15.IN16
S[3] => Mux14.IN16
S[3] => Mux13.IN16
S[3] => Mux12.IN16
S[3] => Mux11.IN16
S[3] => Mux10.IN16
S[3] => Mux9.IN16
S[3] => Mux8.IN16
S[3] => Mux7.IN16
S[3] => Mux6.IN16
S[3] => Mux5.IN16
S[3] => Mux4.IN16
S[3] => Mux3.IN16
S[3] => Mux2.IN16
S[3] => Mux1.IN16
S[3] => Mux0.IN15
A[0] => F9~911.DATAA
A[0] => Add22.IN66
A[0] => Add20.IN66
A[0] => F9~813.IN0
A[0] => Add18.IN66
A[0] => F9~749.IN0
A[0] => F9~715.DATAB
A[0] => F9~714.DATAA
A[0] => Add17.IN64
A[0] => F9~618.IN0
A[0] => Add12.IN34
A[0] => Add10.IN66
A[0] => F9~357.IN0
A[0] => Add7.IN66
A[0] => F9~196.IN0
A[0] => F9~132.IN0
A[0] => Add3.IN66
A[0] => F9~33.IN0
A[0] => Add0.IN66
A[0] => F9~32.DATAA
A[0] => F9~260.IN0
A[0] => F9~423.IN0
A[0] => F9~488.IN0
A[1] => F9~910.DATAA
A[1] => Add22.IN65
A[1] => Add20.IN65
A[1] => F9~814.IN0
A[1] => Add18.IN65
A[1] => F9~750.IN0
A[1] => F9~713.DATAA
A[1] => Add17.IN62
A[1] => Add17.IN63
A[1] => F9~619.IN0
A[1] => Add12.IN33
A[1] => Add10.IN65
A[1] => F9~358.IN0
A[1] => Add7.IN65
A[1] => F9~197.IN0
A[1] => F9~133.IN0
A[1] => Add3.IN65
A[1] => F9~34.IN0
A[1] => Add0.IN65
A[1] => F9~31.DATAA
A[1] => F9~261.IN0
A[1] => F9~424.IN0
A[1] => F9~489.IN0
A[2] => F9~909.DATAA
A[2] => Add22.IN64
A[2] => Add20.IN64
A[2] => F9~815.IN0
A[2] => Add18.IN64
A[2] => F9~751.IN0
A[2] => F9~712.DATAA
A[2] => Add17.IN60
A[2] => Add17.IN61
A[2] => F9~620.IN0
A[2] => Add12.IN32
A[2] => Add10.IN64
A[2] => F9~359.IN0
A[2] => Add7.IN64
A[2] => F9~198.IN0
A[2] => F9~134.IN0
A[2] => Add3.IN64
A[2] => F9~35.IN0
A[2] => Add0.IN64
A[2] => F9~30.DATAA
A[2] => F9~262.IN0
A[2] => F9~425.IN0
A[2] => F9~490.IN0
A[3] => F9~908.DATAA
A[3] => Add22.IN63
A[3] => Add20.IN63
A[3] => F9~816.IN0
A[3] => Add18.IN63
A[3] => F9~752.IN0
A[3] => F9~711.DATAA
A[3] => Add17.IN58
A[3] => Add17.IN59
A[3] => F9~621.IN0
A[3] => Add12.IN31
A[3] => Add10.IN63
A[3] => F9~360.IN0
A[3] => Add7.IN63
A[3] => F9~199.IN0
A[3] => F9~135.IN0
A[3] => Add3.IN63
A[3] => F9~36.IN0
A[3] => Add0.IN63
A[3] => F9~29.DATAA
A[3] => F9~263.IN0
A[3] => F9~426.IN0
A[3] => F9~491.IN0
A[4] => F9~907.DATAA
A[4] => Add22.IN62
A[4] => Add20.IN62
A[4] => F9~817.IN0
A[4] => Add18.IN62
A[4] => F9~753.IN0
A[4] => F9~710.DATAA
A[4] => Add17.IN56
A[4] => Add17.IN57
A[4] => F9~622.IN0
A[4] => Add12.IN30
A[4] => Add10.IN62
A[4] => F9~361.IN0
A[4] => Add7.IN62
A[4] => F9~200.IN0
A[4] => F9~136.IN0
A[4] => Add3.IN62
A[4] => F9~37.IN0
A[4] => Add0.IN62
A[4] => F9~28.DATAA
A[4] => F9~264.IN0
A[4] => F9~427.IN0
A[4] => F9~492.IN0
A[5] => F9~906.DATAA
A[5] => Add22.IN61
A[5] => Add20.IN61
A[5] => F9~818.IN0
A[5] => Add18.IN61
A[5] => F9~754.IN0
A[5] => F9~709.DATAA
A[5] => Add17.IN54
A[5] => Add17.IN55
A[5] => F9~623.IN0
A[5] => Add12.IN29
A[5] => Add10.IN61
A[5] => F9~362.IN0
A[5] => Add7.IN61
A[5] => F9~201.IN0
A[5] => F9~137.IN0
A[5] => Add3.IN61
A[5] => F9~38.IN0
A[5] => Add0.IN61
A[5] => F9~27.DATAA
A[5] => F9~265.IN0
A[5] => F9~428.IN0
A[5] => F9~493.IN0
A[6] => F9~905.DATAA
A[6] => Add22.IN60
A[6] => Add20.IN60
A[6] => F9~819.IN0
A[6] => Add18.IN60
A[6] => F9~755.IN0
A[6] => F9~708.DATAA
A[6] => Add17.IN52
A[6] => Add17.IN53
A[6] => F9~624.IN0
A[6] => Add12.IN28
A[6] => Add10.IN60
A[6] => F9~363.IN0
A[6] => Add7.IN60
A[6] => F9~202.IN0
A[6] => F9~138.IN0
A[6] => Add3.IN60
A[6] => F9~39.IN0
A[6] => Add0.IN60
A[6] => F9~26.DATAA
A[6] => F9~266.IN0
A[6] => F9~429.IN0
A[6] => F9~494.IN0
A[7] => F9~904.DATAA
A[7] => Add22.IN59
A[7] => Add20.IN59
A[7] => F9~820.IN0
A[7] => Add18.IN59
A[7] => F9~756.IN0
A[7] => F9~707.DATAA
A[7] => Add17.IN50
A[7] => Add17.IN51
A[7] => F9~625.IN0
A[7] => Add12.IN27
A[7] => Add10.IN59
A[7] => F9~364.IN0
A[7] => Add7.IN59
A[7] => F9~203.IN0
A[7] => F9~139.IN0
A[7] => Add3.IN59
A[7] => F9~40.IN0
A[7] => Add0.IN59
A[7] => F9~25.DATAA
A[7] => F9~267.IN0
A[7] => F9~430.IN0
A[7] => F9~495.IN0
A[8] => F9~903.DATAA
A[8] => Add22.IN58
A[8] => Add20.IN58
A[8] => F9~821.IN0
A[8] => Add18.IN58
A[8] => F9~757.IN0
A[8] => F9~706.DATAA
A[8] => Add17.IN48
A[8] => Add17.IN49
A[8] => F9~626.IN0
A[8] => Add12.IN26
A[8] => Add10.IN58
A[8] => F9~365.IN0
A[8] => Add7.IN58
A[8] => F9~204.IN0
A[8] => F9~140.IN0
A[8] => Add3.IN58
A[8] => F9~41.IN0
A[8] => Add0.IN58
A[8] => F9~24.DATAA
A[8] => F9~268.IN0
A[8] => F9~431.IN0
A[8] => F9~496.IN0
A[9] => F9~902.DATAA
A[9] => Add22.IN57
A[9] => Add20.IN57
A[9] => F9~822.IN0
A[9] => Add18.IN57
A[9] => F9~758.IN0
A[9] => F9~705.DATAA
A[9] => Add17.IN46
A[9] => Add17.IN47
A[9] => F9~627.IN0
A[9] => Add12.IN25
A[9] => Add10.IN57
A[9] => F9~366.IN0
A[9] => Add7.IN57
A[9] => F9~205.IN0
A[9] => F9~141.IN0
A[9] => Add3.IN57
A[9] => F9~42.IN0
A[9] => Add0.IN57
A[9] => F9~23.DATAA
A[9] => F9~269.IN0
A[9] => F9~432.IN0
A[9] => F9~497.IN0
A[10] => F9~901.DATAA
A[10] => Add22.IN56
A[10] => Add20.IN56
A[10] => F9~823.IN0
A[10] => Add18.IN56
A[10] => F9~759.IN0
A[10] => F9~704.DATAA
A[10] => Add17.IN44
A[10] => Add17.IN45
A[10] => F9~628.IN0
A[10] => Add12.IN24
A[10] => Add10.IN56
A[10] => F9~367.IN0
A[10] => Add7.IN56
A[10] => F9~206.IN0
A[10] => F9~142.IN0
A[10] => Add3.IN56
A[10] => F9~43.IN0
A[10] => Add0.IN56
A[10] => F9~22.DATAA
A[10] => F9~270.IN0
A[10] => F9~433.IN0
A[10] => F9~498.IN0
A[11] => F9~900.DATAA
A[11] => Add22.IN55
A[11] => Add20.IN55
A[11] => F9~824.IN0
A[11] => Add18.IN55
A[11] => F9~760.IN0
A[11] => F9~703.DATAA
A[11] => Add17.IN42
A[11] => Add17.IN43
A[11] => F9~629.IN0
A[11] => Add12.IN23
A[11] => Add10.IN55
A[11] => F9~368.IN0
A[11] => Add7.IN55
A[11] => F9~207.IN0
A[11] => F9~143.IN0
A[11] => Add3.IN55
A[11] => F9~44.IN0
A[11] => Add0.IN55
A[11] => F9~21.DATAA
A[11] => F9~271.IN0
A[11] => F9~434.IN0
A[11] => F9~499.IN0
A[12] => F9~899.DATAA
A[12] => Add22.IN54
A[12] => Add20.IN54
A[12] => F9~825.IN0
A[12] => Add18.IN54
A[12] => F9~761.IN0
A[12] => F9~702.DATAA
A[12] => Add17.IN40
A[12] => Add17.IN41
A[12] => F9~630.IN0
A[12] => Add12.IN22
A[12] => Add10.IN54
A[12] => F9~369.IN0
A[12] => Add7.IN54
A[12] => F9~208.IN0
A[12] => F9~144.IN0
A[12] => Add3.IN54
A[12] => F9~45.IN0
A[12] => Add0.IN54
A[12] => F9~20.DATAA
A[12] => F9~272.IN0
A[12] => F9~435.IN0
A[12] => F9~500.IN0
A[13] => F9~898.DATAA
A[13] => Add22.IN53
A[13] => Add20.IN53
A[13] => F9~826.IN0
A[13] => Add18.IN53
A[13] => F9~762.IN0
A[13] => F9~701.DATAA
A[13] => Add17.IN38
A[13] => Add17.IN39
A[13] => F9~631.IN0
A[13] => Add12.IN21
A[13] => Add10.IN53
A[13] => F9~370.IN0
A[13] => Add7.IN53
A[13] => F9~209.IN0
A[13] => F9~145.IN0
A[13] => Add3.IN53
A[13] => F9~46.IN0
A[13] => Add0.IN53
A[13] => F9~19.DATAA
A[13] => F9~273.IN0
A[13] => F9~436.IN0
A[13] => F9~501.IN0
A[14] => F9~897.DATAA
A[14] => Add22.IN52
A[14] => Add20.IN52
A[14] => F9~827.IN0
A[14] => Add18.IN52
A[14] => F9~763.IN0
A[14] => F9~700.DATAA
A[14] => Add17.IN36
A[14] => Add17.IN37
A[14] => F9~632.IN0
A[14] => Add12.IN20
A[14] => Add10.IN52
A[14] => F9~371.IN0
A[14] => Add7.IN52
A[14] => F9~210.IN0
A[14] => F9~146.IN0
A[14] => Add3.IN52
A[14] => F9~47.IN0
A[14] => Add0.IN52
A[14] => F9~18.DATAA
A[14] => F9~274.IN0
A[14] => F9~437.IN0
A[14] => F9~502.IN0
A[15] => F9~896.DATAA
A[15] => Add22.IN51
A[15] => Add20.IN51
A[15] => F9~828.IN0
A[15] => Add18.IN51
A[15] => F9~764.IN0
A[15] => F9~699.DATAA
A[15] => Add17.IN34
A[15] => Add17.IN35
A[15] => F9~633.IN0
A[15] => Add12.IN19
A[15] => Add10.IN51
A[15] => F9~372.IN0
A[15] => Add7.IN51
A[15] => F9~211.IN0
A[15] => F9~147.IN0
A[15] => Add3.IN51
A[15] => F9~48.IN0
A[15] => Add0.IN51
A[15] => F9~17.DATAA
A[15] => F9~275.IN0
A[15] => F9~438.IN0
A[15] => F9~503.IN0
A[16] => F9~895.DATAA
A[16] => Add22.IN50
A[16] => Add20.IN50
A[16] => F9~829.IN0
A[16] => Add18.IN50
A[16] => F9~765.IN0
A[16] => F9~698.DATAA
A[16] => Add17.IN32
A[16] => Add17.IN33
A[16] => F9~634.IN0
A[16] => Add12.IN18
A[16] => Add10.IN50
A[16] => F9~373.IN0
A[16] => Add7.IN50
A[16] => F9~212.IN0
A[16] => F9~148.IN0
A[16] => Add3.IN50
A[16] => F9~49.IN0
A[16] => Add0.IN50
A[16] => F9~16.DATAA
A[16] => F9~276.IN0
A[16] => F9~439.IN0
A[16] => F9~504.IN0
A[17] => F9~894.DATAA
A[17] => Add22.IN49
A[17] => Add20.IN49
A[17] => F9~830.IN0
A[17] => Add18.IN49
A[17] => F9~766.IN0
A[17] => F9~697.DATAA
A[17] => Add17.IN30
A[17] => Add17.IN31
A[17] => F9~635.IN0
A[17] => Add12.IN17
A[17] => Add10.IN49
A[17] => F9~374.IN0
A[17] => Add7.IN49
A[17] => F9~213.IN0
A[17] => F9~149.IN0
A[17] => Add3.IN49
A[17] => F9~50.IN0
A[17] => Add0.IN49
A[17] => F9~15.DATAA
A[17] => F9~277.IN0
A[17] => F9~440.IN0
A[17] => F9~505.IN0
A[18] => F9~893.DATAA
A[18] => Add22.IN48
A[18] => Add20.IN48
A[18] => F9~831.IN0
A[18] => Add18.IN48
A[18] => F9~767.IN0
A[18] => F9~696.DATAA
A[18] => Add17.IN28
A[18] => Add17.IN29
A[18] => F9~636.IN0
A[18] => Add12.IN16
A[18] => Add10.IN48
A[18] => F9~375.IN0
A[18] => Add7.IN48
A[18] => F9~214.IN0
A[18] => F9~150.IN0
A[18] => Add3.IN48
A[18] => F9~51.IN0
A[18] => Add0.IN48
A[18] => F9~14.DATAA
A[18] => F9~278.IN0
A[18] => F9~441.IN0
A[18] => F9~506.IN0
A[19] => F9~892.DATAA
A[19] => Add22.IN47
A[19] => Add20.IN47
A[19] => F9~832.IN0
A[19] => Add18.IN47
A[19] => F9~768.IN0
A[19] => F9~695.DATAA
A[19] => Add17.IN26
A[19] => Add17.IN27
A[19] => F9~637.IN0
A[19] => Add12.IN15
A[19] => Add10.IN47
A[19] => F9~376.IN0
A[19] => Add7.IN47
A[19] => F9~215.IN0
A[19] => F9~151.IN0
A[19] => Add3.IN47
A[19] => F9~52.IN0
A[19] => Add0.IN47
A[19] => F9~13.DATAA
A[19] => F9~279.IN0
A[19] => F9~442.IN0
A[19] => F9~507.IN0
A[20] => F9~891.DATAA
A[20] => Add22.IN46
A[20] => Add20.IN46
A[20] => F9~833.IN0
A[20] => Add18.IN46
A[20] => F9~769.IN0
A[20] => F9~694.DATAA
A[20] => Add17.IN24
A[20] => Add17.IN25
A[20] => F9~638.IN0
A[20] => Add12.IN14
A[20] => Add10.IN46
A[20] => F9~377.IN0
A[20] => Add7.IN46
A[20] => F9~216.IN0
A[20] => F9~152.IN0
A[20] => Add3.IN46
A[20] => F9~53.IN0
A[20] => Add0.IN46
A[20] => F9~12.DATAA
A[20] => F9~280.IN0
A[20] => F9~443.IN0
A[20] => F9~508.IN0
A[21] => F9~890.DATAA
A[21] => Add22.IN45
A[21] => Add20.IN45
A[21] => F9~834.IN0
A[21] => Add18.IN45
A[21] => F9~770.IN0
A[21] => F9~693.DATAA
A[21] => Add17.IN22
A[21] => Add17.IN23
A[21] => F9~639.IN0
A[21] => Add12.IN13
A[21] => Add10.IN45
A[21] => F9~378.IN0
A[21] => Add7.IN45
A[21] => F9~217.IN0
A[21] => F9~153.IN0
A[21] => Add3.IN45
A[21] => F9~54.IN0
A[21] => Add0.IN45
A[21] => F9~11.DATAA
A[21] => F9~281.IN0
A[21] => F9~444.IN0
A[21] => F9~509.IN0
A[22] => F9~889.DATAA
A[22] => Add22.IN44
A[22] => Add20.IN44
A[22] => F9~835.IN0
A[22] => Add18.IN44
A[22] => F9~771.IN0
A[22] => F9~692.DATAA
A[22] => Add17.IN20
A[22] => Add17.IN21
A[22] => F9~640.IN0
A[22] => Add12.IN12
A[22] => Add10.IN44
A[22] => F9~379.IN0
A[22] => Add7.IN44
A[22] => F9~218.IN0
A[22] => F9~154.IN0
A[22] => Add3.IN44
A[22] => F9~55.IN0
A[22] => Add0.IN44
A[22] => F9~10.DATAA
A[22] => F9~282.IN0
A[22] => F9~445.IN0
A[22] => F9~510.IN0
A[23] => F9~888.DATAA
A[23] => Add22.IN43
A[23] => Add20.IN43
A[23] => F9~836.IN0
A[23] => Add18.IN43
A[23] => F9~772.IN0
A[23] => F9~691.DATAA
A[23] => Add17.IN18
A[23] => Add17.IN19
A[23] => F9~641.IN0
A[23] => Add12.IN11
A[23] => Add10.IN43
A[23] => F9~380.IN0
A[23] => Add7.IN43
A[23] => F9~219.IN0
A[23] => F9~155.IN0
A[23] => Add3.IN43
A[23] => F9~56.IN0
A[23] => Add0.IN43
A[23] => F9~9.DATAA
A[23] => F9~283.IN0
A[23] => F9~446.IN0
A[23] => F9~511.IN0
A[24] => F9~887.DATAA
A[24] => Add22.IN42
A[24] => Add20.IN42
A[24] => F9~837.IN0
A[24] => Add18.IN42
A[24] => F9~773.IN0
A[24] => F9~690.DATAA
A[24] => Add17.IN16
A[24] => Add17.IN17
A[24] => F9~642.IN0
A[24] => Add12.IN10
A[24] => Add10.IN42
A[24] => F9~381.IN0
A[24] => Add7.IN42
A[24] => F9~220.IN0
A[24] => F9~156.IN0
A[24] => Add3.IN42
A[24] => F9~57.IN0
A[24] => Add0.IN42
A[24] => F9~8.DATAA
A[24] => F9~284.IN0
A[24] => F9~447.IN0
A[24] => F9~512.IN0
A[25] => F9~886.DATAA
A[25] => Add22.IN41
A[25] => Add20.IN41
A[25] => F9~838.IN0
A[25] => Add18.IN41
A[25] => F9~774.IN0
A[25] => F9~689.DATAA
A[25] => Add17.IN14
A[25] => Add17.IN15
A[25] => F9~643.IN0
A[25] => Add12.IN9
A[25] => Add10.IN41
A[25] => F9~382.IN0
A[25] => Add7.IN41
A[25] => F9~221.IN0
A[25] => F9~157.IN0
A[25] => Add3.IN41
A[25] => F9~58.IN0
A[25] => Add0.IN41
A[25] => F9~7.DATAA
A[25] => F9~285.IN0
A[25] => F9~448.IN0
A[25] => F9~513.IN0
A[26] => F9~885.DATAA
A[26] => Add22.IN40
A[26] => Add20.IN40
A[26] => F9~839.IN0
A[26] => Add18.IN40
A[26] => F9~775.IN0
A[26] => F9~688.DATAA
A[26] => Add17.IN12
A[26] => Add17.IN13
A[26] => F9~644.IN0
A[26] => Add12.IN8
A[26] => Add10.IN40
A[26] => F9~383.IN0
A[26] => Add7.IN40
A[26] => F9~222.IN0
A[26] => F9~158.IN0
A[26] => Add3.IN40
A[26] => F9~59.IN0
A[26] => Add0.IN40
A[26] => F9~6.DATAA
A[26] => F9~286.IN0
A[26] => F9~449.IN0
A[26] => F9~514.IN0
A[27] => F9~884.DATAA
A[27] => Add22.IN39
A[27] => Add20.IN39
A[27] => F9~840.IN0
A[27] => Add18.IN39
A[27] => F9~776.IN0
A[27] => F9~687.DATAA
A[27] => Add17.IN10
A[27] => Add17.IN11
A[27] => F9~645.IN0
A[27] => Add12.IN7
A[27] => Add10.IN39
A[27] => F9~384.IN0
A[27] => Add7.IN39
A[27] => F9~223.IN0
A[27] => F9~159.IN0
A[27] => Add3.IN39
A[27] => F9~60.IN0
A[27] => Add0.IN39
A[27] => F9~5.DATAA
A[27] => F9~287.IN0
A[27] => F9~450.IN0
A[27] => F9~515.IN0
A[28] => F9~883.DATAA
A[28] => Add22.IN38
A[28] => Add20.IN38
A[28] => F9~841.IN0
A[28] => Add18.IN38
A[28] => F9~777.IN0
A[28] => F9~686.DATAA
A[28] => Add17.IN8
A[28] => Add17.IN9
A[28] => F9~646.IN0
A[28] => Add12.IN6
A[28] => Add10.IN38
A[28] => F9~385.IN0
A[28] => Add7.IN38
A[28] => F9~224.IN0
A[28] => F9~160.IN0
A[28] => Add3.IN38
A[28] => F9~61.IN0
A[28] => Add0.IN38
A[28] => F9~4.DATAA
A[28] => F9~288.IN0
A[28] => F9~451.IN0
A[28] => F9~516.IN0
A[29] => F9~882.DATAA
A[29] => Add22.IN37
A[29] => Add20.IN37
A[29] => F9~842.IN0
A[29] => Add18.IN37
A[29] => F9~778.IN0
A[29] => F9~685.DATAA
A[29] => Add17.IN6
A[29] => Add17.IN7
A[29] => F9~647.IN0
A[29] => Add12.IN5
A[29] => Add10.IN37
A[29] => F9~386.IN0
A[29] => Add7.IN37
A[29] => F9~225.IN0
A[29] => F9~161.IN0
A[29] => Add3.IN37
A[29] => F9~62.IN0
A[29] => Add0.IN37
A[29] => F9~3.DATAA
A[29] => F9~289.IN0
A[29] => F9~452.IN0
A[29] => F9~517.IN0
A[30] => F9~881.DATAA
A[30] => Add22.IN36
A[30] => Add20.IN36
A[30] => F9~843.IN0
A[30] => Add18.IN36
A[30] => F9~779.IN0
A[30] => F9~684.DATAA
A[30] => Add17.IN4
A[30] => Add17.IN5
A[30] => F9~648.IN0
A[30] => Add12.IN4
A[30] => Add10.IN36
A[30] => F9~387.IN0
A[30] => Add7.IN36
A[30] => F9~226.IN0
A[30] => F9~162.IN0
A[30] => Add3.IN36
A[30] => F9~63.IN0
A[30] => Add0.IN36
A[30] => F9~2.DATAA
A[30] => F9~290.IN0
A[30] => F9~453.IN0
A[30] => F9~518.IN0
A[31] => F9~880.DATAA
A[31] => Add22.IN35
A[31] => F9~845.IN0
A[31] => Add20.IN35
A[31] => F9~844.IN0
A[31] => Add18.IN35
A[31] => F9~683.DATAA
A[31] => Add17.IN2
A[31] => Add17.IN3
A[31] => F9~649.IN0
A[31] => Add12.IN3
A[31] => Add10.IN35
A[31] => F9~389.IN0
A[31] => F9~388.IN0
A[31] => Add7.IN35
A[31] => F9~163.IN0
A[31] => Add3.IN35
A[31] => F9~64.IN0
A[31] => Add0.IN35
A[31] => F9~1.DATAA
A[31] => F9~291.IN0
A[31] => F9~454.IN0
A[31] => F9~519.IN0
B[0] => F9~749.IN1
B[0] => F9~618.IN1
B[0] => F9~617.DATAA
B[0] => Add12.IN66
B[0] => F9~423.IN1
B[0] => F9~260.IN1
B[0] => Add1.IN66
B[0] => F9~259.DATAA
B[0] => F9~488.IN1
B[0] => Add3.IN34
B[0] => F9~196.IN1
B[0] => Add7.IN34
B[0] => Add9.IN65
B[0] => F9~813.IN1
B[1] => F9~750.IN1
B[1] => F9~619.IN1
B[1] => F9~616.DATAA
B[1] => Add12.IN65
B[1] => F9~424.IN1
B[1] => F9~261.IN1
B[1] => Add1.IN65
B[1] => F9~258.DATAA
B[1] => F9~489.IN1
B[1] => Add3.IN33
B[1] => F9~197.IN1
B[1] => Add7.IN33
B[1] => Add9.IN64
B[1] => F9~814.IN1
B[2] => F9~751.IN1
B[2] => F9~620.IN1
B[2] => F9~615.DATAA
B[2] => Add12.IN64
B[2] => F9~425.IN1
B[2] => F9~262.IN1
B[2] => Add1.IN64
B[2] => F9~257.DATAA
B[2] => F9~490.IN1
B[2] => Add3.IN32
B[2] => F9~198.IN1
B[2] => Add7.IN32
B[2] => Add9.IN63
B[2] => F9~815.IN1
B[3] => F9~752.IN1
B[3] => F9~621.IN1
B[3] => F9~614.DATAA
B[3] => Add12.IN63
B[3] => F9~426.IN1
B[3] => F9~263.IN1
B[3] => Add1.IN63
B[3] => F9~256.DATAA
B[3] => F9~491.IN1
B[3] => Add3.IN31
B[3] => F9~199.IN1
B[3] => Add7.IN31
B[3] => Add9.IN62
B[3] => F9~816.IN1
B[4] => F9~753.IN1
B[4] => F9~622.IN1
B[4] => F9~613.DATAA
B[4] => Add12.IN62
B[4] => F9~427.IN1
B[4] => F9~264.IN1
B[4] => Add1.IN62
B[4] => F9~255.DATAA
B[4] => F9~492.IN1
B[4] => Add3.IN30
B[4] => F9~200.IN1
B[4] => Add7.IN30
B[4] => Add9.IN61
B[4] => F9~817.IN1
B[5] => F9~754.IN1
B[5] => F9~623.IN1
B[5] => F9~612.DATAA
B[5] => Add12.IN61
B[5] => F9~428.IN1
B[5] => F9~265.IN1
B[5] => Add1.IN61
B[5] => F9~254.DATAA
B[5] => F9~493.IN1
B[5] => Add3.IN29
B[5] => F9~201.IN1
B[5] => Add7.IN29
B[5] => Add9.IN60
B[5] => F9~818.IN1
B[6] => F9~755.IN1
B[6] => F9~624.IN1
B[6] => F9~611.DATAA
B[6] => Add12.IN60
B[6] => F9~429.IN1
B[6] => F9~266.IN1
B[6] => Add1.IN60
B[6] => F9~253.DATAA
B[6] => F9~494.IN1
B[6] => Add3.IN28
B[6] => F9~202.IN1
B[6] => Add7.IN28
B[6] => Add9.IN59
B[6] => F9~819.IN1
B[7] => F9~756.IN1
B[7] => F9~625.IN1
B[7] => F9~610.DATAA
B[7] => Add12.IN59
B[7] => F9~430.IN1
B[7] => F9~267.IN1
B[7] => Add1.IN59
B[7] => F9~252.DATAA
B[7] => F9~495.IN1
B[7] => Add3.IN27
B[7] => F9~203.IN1
B[7] => Add7.IN27
B[7] => Add9.IN58
B[7] => F9~820.IN1
B[8] => F9~757.IN1
B[8] => F9~626.IN1
B[8] => F9~609.DATAA
B[8] => Add12.IN58
B[8] => F9~431.IN1
B[8] => F9~268.IN1
B[8] => Add1.IN58
B[8] => F9~251.DATAA
B[8] => F9~496.IN1
B[8] => Add3.IN26
B[8] => F9~204.IN1
B[8] => Add7.IN26
B[8] => Add9.IN57
B[8] => F9~821.IN1
B[9] => F9~758.IN1
B[9] => F9~627.IN1
B[9] => F9~608.DATAA
B[9] => Add12.IN57
B[9] => F9~432.IN1
B[9] => F9~269.IN1
B[9] => Add1.IN57
B[9] => F9~250.DATAA
B[9] => F9~497.IN1
B[9] => Add3.IN25
B[9] => F9~205.IN1
B[9] => Add7.IN25
B[9] => Add9.IN56
B[9] => F9~822.IN1
B[10] => F9~759.IN1
B[10] => F9~628.IN1
B[10] => F9~607.DATAA
B[10] => Add12.IN56
B[10] => F9~433.IN1
B[10] => F9~270.IN1
B[10] => Add1.IN56
B[10] => F9~249.DATAA
B[10] => F9~498.IN1
B[10] => Add3.IN24
B[10] => F9~206.IN1
B[10] => Add7.IN24
B[10] => Add9.IN55
B[10] => F9~823.IN1
B[11] => F9~760.IN1
B[11] => F9~629.IN1
B[11] => F9~606.DATAA
B[11] => Add12.IN55
B[11] => F9~434.IN1
B[11] => F9~271.IN1
B[11] => Add1.IN55
B[11] => F9~248.DATAA
B[11] => F9~499.IN1
B[11] => Add3.IN23
B[11] => F9~207.IN1
B[11] => Add7.IN23
B[11] => Add9.IN54
B[11] => F9~824.IN1
B[12] => F9~761.IN1
B[12] => F9~630.IN1
B[12] => F9~605.DATAA
B[12] => Add12.IN54
B[12] => F9~435.IN1
B[12] => F9~272.IN1
B[12] => Add1.IN54
B[12] => F9~247.DATAA
B[12] => F9~500.IN1
B[12] => Add3.IN22
B[12] => F9~208.IN1
B[12] => Add7.IN22
B[12] => Add9.IN53
B[12] => F9~825.IN1
B[13] => F9~762.IN1
B[13] => F9~631.IN1
B[13] => F9~604.DATAA
B[13] => Add12.IN53
B[13] => F9~436.IN1
B[13] => F9~273.IN1
B[13] => Add1.IN53
B[13] => F9~246.DATAA
B[13] => F9~501.IN1
B[13] => Add3.IN21
B[13] => F9~209.IN1
B[13] => Add7.IN21
B[13] => Add9.IN52
B[13] => F9~826.IN1
B[14] => F9~763.IN1
B[14] => F9~632.IN1
B[14] => F9~603.DATAA
B[14] => Add12.IN52
B[14] => F9~437.IN1
B[14] => F9~274.IN1
B[14] => Add1.IN52
B[14] => F9~245.DATAA
B[14] => F9~502.IN1
B[14] => Add3.IN20
B[14] => F9~210.IN1
B[14] => Add7.IN20
B[14] => Add9.IN51
B[14] => F9~827.IN1
B[15] => F9~764.IN1
B[15] => F9~633.IN1
B[15] => F9~602.DATAA
B[15] => Add12.IN51
B[15] => F9~438.IN1
B[15] => F9~275.IN1
B[15] => Add1.IN51
B[15] => F9~244.DATAA
B[15] => F9~503.IN1
B[15] => Add3.IN19
B[15] => F9~211.IN1
B[15] => Add7.IN19
B[15] => Add9.IN50
B[15] => F9~828.IN1
B[16] => F9~765.IN1
B[16] => F9~634.IN1
B[16] => F9~601.DATAA
B[16] => Add12.IN50
B[16] => F9~439.IN1
B[16] => F9~276.IN1
B[16] => Add1.IN50
B[16] => F9~243.DATAA
B[16] => F9~504.IN1
B[16] => Add3.IN18
B[16] => F9~212.IN1
B[16] => Add7.IN18
B[16] => Add9.IN49
B[16] => F9~829.IN1
B[17] => F9~766.IN1
B[17] => F9~635.IN1
B[17] => F9~600.DATAA
B[17] => Add12.IN49
B[17] => F9~440.IN1
B[17] => F9~277.IN1
B[17] => Add1.IN49
B[17] => F9~242.DATAA
B[17] => F9~505.IN1
B[17] => Add3.IN17
B[17] => F9~213.IN1
B[17] => Add7.IN17
B[17] => Add9.IN48
B[17] => F9~830.IN1
B[18] => F9~767.IN1
B[18] => F9~636.IN1
B[18] => F9~599.DATAA
B[18] => Add12.IN48
B[18] => F9~441.IN1
B[18] => F9~278.IN1
B[18] => Add1.IN48
B[18] => F9~241.DATAA
B[18] => F9~506.IN1
B[18] => Add3.IN16
B[18] => F9~214.IN1
B[18] => Add7.IN16
B[18] => Add9.IN47
B[18] => F9~831.IN1
B[19] => F9~768.IN1
B[19] => F9~637.IN1
B[19] => F9~598.DATAA
B[19] => Add12.IN47
B[19] => F9~442.IN1
B[19] => F9~279.IN1
B[19] => Add1.IN47
B[19] => F9~240.DATAA
B[19] => F9~507.IN1
B[19] => Add3.IN15
B[19] => F9~215.IN1
B[19] => Add7.IN15
B[19] => Add9.IN46
B[19] => F9~832.IN1
B[20] => F9~769.IN1
B[20] => F9~638.IN1
B[20] => F9~597.DATAA
B[20] => Add12.IN46
B[20] => F9~443.IN1
B[20] => F9~280.IN1
B[20] => Add1.IN46
B[20] => F9~239.DATAA
B[20] => F9~508.IN1
B[20] => Add3.IN14
B[20] => F9~216.IN1
B[20] => Add7.IN14
B[20] => Add9.IN45
B[20] => F9~833.IN1
B[21] => F9~770.IN1
B[21] => F9~639.IN1
B[21] => F9~596.DATAA
B[21] => Add12.IN45
B[21] => F9~444.IN1
B[21] => F9~281.IN1
B[21] => Add1.IN45
B[21] => F9~238.DATAA
B[21] => F9~509.IN1
B[21] => Add3.IN13
B[21] => F9~217.IN1
B[21] => Add7.IN13
B[21] => Add9.IN44
B[21] => F9~834.IN1
B[22] => F9~771.IN1
B[22] => F9~640.IN1
B[22] => F9~595.DATAA
B[22] => Add12.IN44
B[22] => F9~445.IN1
B[22] => F9~282.IN1
B[22] => Add1.IN44
B[22] => F9~237.DATAA
B[22] => F9~510.IN1
B[22] => Add3.IN12
B[22] => F9~218.IN1
B[22] => Add7.IN12
B[22] => Add9.IN43
B[22] => F9~835.IN1
B[23] => F9~772.IN1
B[23] => F9~641.IN1
B[23] => F9~594.DATAA
B[23] => Add12.IN43
B[23] => F9~446.IN1
B[23] => F9~283.IN1
B[23] => Add1.IN43
B[23] => F9~236.DATAA
B[23] => F9~511.IN1
B[23] => Add3.IN11
B[23] => F9~219.IN1
B[23] => Add7.IN11
B[23] => Add9.IN42
B[23] => F9~836.IN1
B[24] => F9~773.IN1
B[24] => F9~642.IN1
B[24] => F9~593.DATAA
B[24] => Add12.IN42
B[24] => F9~447.IN1
B[24] => F9~284.IN1
B[24] => Add1.IN42
B[24] => F9~235.DATAA
B[24] => F9~512.IN1
B[24] => Add3.IN10
B[24] => F9~220.IN1
B[24] => Add7.IN10
B[24] => Add9.IN41
B[24] => F9~837.IN1
B[25] => F9~774.IN1
B[25] => F9~643.IN1
B[25] => F9~592.DATAA
B[25] => Add12.IN41
B[25] => F9~448.IN1
B[25] => F9~285.IN1
B[25] => Add1.IN41
B[25] => F9~234.DATAA
B[25] => F9~513.IN1
B[25] => Add3.IN9
B[25] => F9~221.IN1
B[25] => Add7.IN9
B[25] => Add9.IN40
B[25] => F9~838.IN1
B[26] => F9~775.IN1
B[26] => F9~644.IN1
B[26] => F9~591.DATAA
B[26] => Add12.IN40
B[26] => F9~449.IN1
B[26] => F9~286.IN1
B[26] => Add1.IN40
B[26] => F9~233.DATAA
B[26] => F9~514.IN1
B[26] => Add3.IN8
B[26] => F9~222.IN1
B[26] => Add7.IN8
B[26] => Add9.IN39
B[26] => F9~839.IN1
B[27] => F9~776.IN1
B[27] => F9~645.IN1
B[27] => F9~590.DATAA
B[27] => Add12.IN39
B[27] => F9~450.IN1
B[27] => F9~287.IN1
B[27] => Add1.IN39
B[27] => F9~232.DATAA
B[27] => F9~515.IN1
B[27] => Add3.IN7
B[27] => F9~223.IN1
B[27] => Add7.IN7
B[27] => Add9.IN38
B[27] => F9~840.IN1
B[28] => F9~777.IN1
B[28] => F9~646.IN1
B[28] => F9~589.DATAA
B[28] => Add12.IN38
B[28] => F9~451.IN1
B[28] => F9~288.IN1
B[28] => Add1.IN38
B[28] => F9~231.DATAA
B[28] => F9~516.IN1
B[28] => Add3.IN6
B[28] => F9~224.IN1
B[28] => Add7.IN6
B[28] => Add9.IN37
B[28] => F9~841.IN1
B[29] => F9~778.IN1
B[29] => F9~647.IN1
B[29] => F9~588.DATAA
B[29] => Add12.IN37
B[29] => F9~452.IN1
B[29] => F9~289.IN1
B[29] => Add1.IN37
B[29] => F9~230.DATAA
B[29] => F9~517.IN1
B[29] => Add3.IN5
B[29] => F9~225.IN1
B[29] => Add7.IN5
B[29] => Add9.IN36
B[29] => F9~842.IN1
B[30] => F9~779.IN1
B[30] => F9~648.IN1
B[30] => F9~587.DATAA
B[30] => Add12.IN36
B[30] => F9~453.IN1
B[30] => F9~290.IN1
B[30] => Add1.IN36
B[30] => F9~229.DATAA
B[30] => F9~518.IN1
B[30] => Add3.IN4
B[30] => F9~226.IN1
B[30] => Add7.IN4
B[30] => Add9.IN35
B[30] => F9~843.IN1
B[31] => F9~845.IN1
B[31] => F9~649.IN1
B[31] => F9~586.DATAA
B[31] => Add12.IN35
B[31] => F9~454.IN1
B[31] => F9~291.IN1
B[31] => Add1.IN35
B[31] => Add3.IN3
B[31] => F9~228.DATAA
B[31] => Add7.IN3
B[31] => Add9.IN34
B[31] => F9~389.IN1
B[31] => F9~519.IN1
B[31] => F9~844.IN1
M => Mux0.IN19
M => F9~0.OUTPUTSELECT
M => F9~1.OUTPUTSELECT
M => F9~2.OUTPUTSELECT
M => F9~3.OUTPUTSELECT
M => F9~4.OUTPUTSELECT
M => F9~5.OUTPUTSELECT
M => F9~6.OUTPUTSELECT
M => F9~7.OUTPUTSELECT
M => F9~8.OUTPUTSELECT
M => F9~9.OUTPUTSELECT
M => F9~10.OUTPUTSELECT
M => F9~11.OUTPUTSELECT
M => F9~12.OUTPUTSELECT
M => F9~13.OUTPUTSELECT
M => F9~14.OUTPUTSELECT
M => F9~15.OUTPUTSELECT
M => F9~16.OUTPUTSELECT
M => F9~17.OUTPUTSELECT
M => F9~18.OUTPUTSELECT
M => F9~19.OUTPUTSELECT
M => F9~20.OUTPUTSELECT
M => F9~21.OUTPUTSELECT
M => F9~22.OUTPUTSELECT
M => F9~23.OUTPUTSELECT
M => F9~24.OUTPUTSELECT
M => F9~25.OUTPUTSELECT
M => F9~26.OUTPUTSELECT
M => F9~27.OUTPUTSELECT
M => F9~28.OUTPUTSELECT
M => F9~29.OUTPUTSELECT
M => F9~30.OUTPUTSELECT
M => F9~31.OUTPUTSELECT
M => F9~32.OUTPUTSELECT
M => F9~65.OUTPUTSELECT
M => F9~66.OUTPUTSELECT
M => F9~67.OUTPUTSELECT
M => F9~68.OUTPUTSELECT
M => F9~69.OUTPUTSELECT
M => F9~70.OUTPUTSELECT
M => F9~71.OUTPUTSELECT
M => F9~72.OUTPUTSELECT
M => F9~73.OUTPUTSELECT
M => F9~74.OUTPUTSELECT
M => F9~75.OUTPUTSELECT
M => F9~76.OUTPUTSELECT
M => F9~77.OUTPUTSELECT
M => F9~78.OUTPUTSELECT
M => F9~79.OUTPUTSELECT
M => F9~80.OUTPUTSELECT
M => F9~81.OUTPUTSELECT
M => F9~82.OUTPUTSELECT
M => F9~83.OUTPUTSELECT
M => F9~84.OUTPUTSELECT
M => F9~85.OUTPUTSELECT
M => F9~86.OUTPUTSELECT
M => F9~87.OUTPUTSELECT
M => F9~88.OUTPUTSELECT
M => F9~89.OUTPUTSELECT
M => F9~90.OUTPUTSELECT
M => F9~91.OUTPUTSELECT
M => F9~92.OUTPUTSELECT
M => F9~93.OUTPUTSELECT
M => F9~94.OUTPUTSELECT
M => F9~95.OUTPUTSELECT
M => F9~96.OUTPUTSELECT
M => F9~97.OUTPUTSELECT
M => F9~98.OUTPUTSELECT
M => F9~99.OUTPUTSELECT
M => F9~100.OUTPUTSELECT
M => F9~101.OUTPUTSELECT
M => F9~102.OUTPUTSELECT
M => F9~103.OUTPUTSELECT
M => F9~104.OUTPUTSELECT
M => F9~105.OUTPUTSELECT
M => F9~106.OUTPUTSELECT
M => F9~107.OUTPUTSELECT
M => F9~108.OUTPUTSELECT
M => F9~109.OUTPUTSELECT
M => F9~110.OUTPUTSELECT
M => F9~111.OUTPUTSELECT
M => F9~112.OUTPUTSELECT
M => F9~113.OUTPUTSELECT
M => F9~114.OUTPUTSELECT
M => F9~115.OUTPUTSELECT
M => F9~116.OUTPUTSELECT
M => F9~117.OUTPUTSELECT
M => F9~118.OUTPUTSELECT
M => F9~119.OUTPUTSELECT
M => F9~120.OUTPUTSELECT
M => F9~121.OUTPUTSELECT
M => F9~122.OUTPUTSELECT
M => F9~123.OUTPUTSELECT
M => F9~124.OUTPUTSELECT
M => F9~125.OUTPUTSELECT
M => F9~126.OUTPUTSELECT
M => F9~127.OUTPUTSELECT
M => F9~128.OUTPUTSELECT
M => F9~129.OUTPUTSELECT
M => F9~130.OUTPUTSELECT
M => F9~131.OUTPUTSELECT
M => F9~164.OUTPUTSELECT
M => F9~165.OUTPUTSELECT
M => F9~166.OUTPUTSELECT
M => F9~167.OUTPUTSELECT
M => F9~168.OUTPUTSELECT
M => F9~169.OUTPUTSELECT
M => F9~170.OUTPUTSELECT
M => F9~171.OUTPUTSELECT
M => F9~172.OUTPUTSELECT
M => F9~173.OUTPUTSELECT
M => F9~174.OUTPUTSELECT
M => F9~175.OUTPUTSELECT
M => F9~176.OUTPUTSELECT
M => F9~177.OUTPUTSELECT
M => F9~178.OUTPUTSELECT
M => F9~179.OUTPUTSELECT
M => F9~180.OUTPUTSELECT
M => F9~181.OUTPUTSELECT
M => F9~182.OUTPUTSELECT
M => F9~183.OUTPUTSELECT
M => F9~184.OUTPUTSELECT
M => F9~185.OUTPUTSELECT
M => F9~186.OUTPUTSELECT
M => F9~187.OUTPUTSELECT
M => F9~188.OUTPUTSELECT
M => F9~189.OUTPUTSELECT
M => F9~190.OUTPUTSELECT
M => F9~191.OUTPUTSELECT
M => F9~192.OUTPUTSELECT
M => F9~193.OUTPUTSELECT
M => F9~194.OUTPUTSELECT
M => F9~195.OUTPUTSELECT
M => F9~227.OUTPUTSELECT
M => F9~228.OUTPUTSELECT
M => F9~229.OUTPUTSELECT
M => F9~230.OUTPUTSELECT
M => F9~231.OUTPUTSELECT
M => F9~232.OUTPUTSELECT
M => F9~233.OUTPUTSELECT
M => F9~234.OUTPUTSELECT
M => F9~235.OUTPUTSELECT
M => F9~236.OUTPUTSELECT
M => F9~237.OUTPUTSELECT
M => F9~238.OUTPUTSELECT
M => F9~239.OUTPUTSELECT
M => F9~240.OUTPUTSELECT
M => F9~241.OUTPUTSELECT
M => F9~242.OUTPUTSELECT
M => F9~243.OUTPUTSELECT
M => F9~244.OUTPUTSELECT
M => F9~245.OUTPUTSELECT
M => F9~246.OUTPUTSELECT
M => F9~247.OUTPUTSELECT
M => F9~248.OUTPUTSELECT
M => F9~249.OUTPUTSELECT
M => F9~250.OUTPUTSELECT
M => F9~251.OUTPUTSELECT
M => F9~252.OUTPUTSELECT
M => F9~253.OUTPUTSELECT
M => F9~254.OUTPUTSELECT
M => F9~255.OUTPUTSELECT
M => F9~256.OUTPUTSELECT
M => F9~257.OUTPUTSELECT
M => F9~258.OUTPUTSELECT
M => F9~259.OUTPUTSELECT
M => F9~324.OUTPUTSELECT
M => F9~325.OUTPUTSELECT
M => F9~326.OUTPUTSELECT
M => F9~327.OUTPUTSELECT
M => F9~328.OUTPUTSELECT
M => F9~329.OUTPUTSELECT
M => F9~330.OUTPUTSELECT
M => F9~331.OUTPUTSELECT
M => F9~332.OUTPUTSELECT
M => F9~333.OUTPUTSELECT
M => F9~334.OUTPUTSELECT
M => F9~335.OUTPUTSELECT
M => F9~336.OUTPUTSELECT
M => F9~337.OUTPUTSELECT
M => F9~338.OUTPUTSELECT
M => F9~339.OUTPUTSELECT
M => F9~340.OUTPUTSELECT
M => F9~341.OUTPUTSELECT
M => F9~342.OUTPUTSELECT
M => F9~343.OUTPUTSELECT
M => F9~344.OUTPUTSELECT
M => F9~345.OUTPUTSELECT
M => F9~346.OUTPUTSELECT
M => F9~347.OUTPUTSELECT
M => F9~348.OUTPUTSELECT
M => F9~349.OUTPUTSELECT
M => F9~350.OUTPUTSELECT
M => F9~351.OUTPUTSELECT
M => F9~352.OUTPUTSELECT
M => F9~353.OUTPUTSELECT
M => F9~354.OUTPUTSELECT
M => F9~355.OUTPUTSELECT
M => F9~356.OUTPUTSELECT
M => F9~390.OUTPUTSELECT
M => F9~391.OUTPUTSELECT
M => F9~392.OUTPUTSELECT
M => F9~393.OUTPUTSELECT
M => F9~394.OUTPUTSELECT
M => F9~395.OUTPUTSELECT
M => F9~396.OUTPUTSELECT
M => F9~397.OUTPUTSELECT
M => F9~398.OUTPUTSELECT
M => F9~399.OUTPUTSELECT
M => F9~400.OUTPUTSELECT
M => F9~401.OUTPUTSELECT
M => F9~402.OUTPUTSELECT
M => F9~403.OUTPUTSELECT
M => F9~404.OUTPUTSELECT
M => F9~405.OUTPUTSELECT
M => F9~406.OUTPUTSELECT
M => F9~407.OUTPUTSELECT
M => F9~408.OUTPUTSELECT
M => F9~409.OUTPUTSELECT
M => F9~410.OUTPUTSELECT
M => F9~411.OUTPUTSELECT
M => F9~412.OUTPUTSELECT
M => F9~413.OUTPUTSELECT
M => F9~414.OUTPUTSELECT
M => F9~415.OUTPUTSELECT
M => F9~416.OUTPUTSELECT
M => F9~417.OUTPUTSELECT
M => F9~418.OUTPUTSELECT
M => F9~419.OUTPUTSELECT
M => F9~420.OUTPUTSELECT
M => F9~421.OUTPUTSELECT
M => F9~422.OUTPUTSELECT
M => F9~455.OUTPUTSELECT
M => F9~456.OUTPUTSELECT
M => F9~457.OUTPUTSELECT
M => F9~458.OUTPUTSELECT
M => F9~459.OUTPUTSELECT
M => F9~460.OUTPUTSELECT
M => F9~461.OUTPUTSELECT
M => F9~462.OUTPUTSELECT
M => F9~463.OUTPUTSELECT
M => F9~464.OUTPUTSELECT
M => F9~465.OUTPUTSELECT
M => F9~466.OUTPUTSELECT
M => F9~467.OUTPUTSELECT
M => F9~468.OUTPUTSELECT
M => F9~469.OUTPUTSELECT
M => F9~470.OUTPUTSELECT
M => F9~471.OUTPUTSELECT
M => F9~472.OUTPUTSELECT
M => F9~473.OUTPUTSELECT
M => F9~474.OUTPUTSELECT
M => F9~475.OUTPUTSELECT
M => F9~476.OUTPUTSELECT
M => F9~477.OUTPUTSELECT
M => F9~478.OUTPUTSELECT
M => F9~479.OUTPUTSELECT
M => F9~480.OUTPUTSELECT
M => F9~481.OUTPUTSELECT
M => F9~482.OUTPUTSELECT
M => F9~483.OUTPUTSELECT
M => F9~484.OUTPUTSELECT
M => F9~485.OUTPUTSELECT
M => F9~486.OUTPUTSELECT
M => F9~487.OUTPUTSELECT
M => F9~552.OUTPUTSELECT
M => F9~553.OUTPUTSELECT
M => F9~554.OUTPUTSELECT
M => F9~555.OUTPUTSELECT
M => F9~556.OUTPUTSELECT
M => F9~557.OUTPUTSELECT
M => F9~558.OUTPUTSELECT
M => F9~559.OUTPUTSELECT
M => F9~560.OUTPUTSELECT
M => F9~561.OUTPUTSELECT
M => F9~562.OUTPUTSELECT
M => F9~563.OUTPUTSELECT
M => F9~564.OUTPUTSELECT
M => F9~565.OUTPUTSELECT
M => F9~566.OUTPUTSELECT
M => F9~567.OUTPUTSELECT
M => F9~568.OUTPUTSELECT
M => F9~569.OUTPUTSELECT
M => F9~570.OUTPUTSELECT
M => F9~571.OUTPUTSELECT
M => F9~572.OUTPUTSELECT
M => F9~573.OUTPUTSELECT
M => F9~574.OUTPUTSELECT
M => F9~575.OUTPUTSELECT
M => F9~576.OUTPUTSELECT
M => F9~577.OUTPUTSELECT
M => F9~578.OUTPUTSELECT
M => F9~579.OUTPUTSELECT
M => F9~580.OUTPUTSELECT
M => F9~581.OUTPUTSELECT
M => F9~582.OUTPUTSELECT
M => F9~583.OUTPUTSELECT
M => F9~584.OUTPUTSELECT
M => F9~585.OUTPUTSELECT
M => F9~586.OUTPUTSELECT
M => F9~587.OUTPUTSELECT
M => F9~588.OUTPUTSELECT
M => F9~589.OUTPUTSELECT
M => F9~590.OUTPUTSELECT
M => F9~591.OUTPUTSELECT
M => F9~592.OUTPUTSELECT
M => F9~593.OUTPUTSELECT
M => F9~594.OUTPUTSELECT
M => F9~595.OUTPUTSELECT
M => F9~596.OUTPUTSELECT
M => F9~597.OUTPUTSELECT
M => F9~598.OUTPUTSELECT
M => F9~599.OUTPUTSELECT
M => F9~600.OUTPUTSELECT
M => F9~601.OUTPUTSELECT
M => F9~602.OUTPUTSELECT
M => F9~603.OUTPUTSELECT
M => F9~604.OUTPUTSELECT
M => F9~605.OUTPUTSELECT
M => F9~606.OUTPUTSELECT
M => F9~607.OUTPUTSELECT
M => F9~608.OUTPUTSELECT
M => F9~609.OUTPUTSELECT
M => F9~610.OUTPUTSELECT
M => F9~611.OUTPUTSELECT
M => F9~612.OUTPUTSELECT
M => F9~613.OUTPUTSELECT
M => F9~614.OUTPUTSELECT
M => F9~615.OUTPUTSELECT
M => F9~616.OUTPUTSELECT
M => F9~617.OUTPUTSELECT
M => F9~650.OUTPUTSELECT
M => F9~651.OUTPUTSELECT
M => F9~652.OUTPUTSELECT
M => F9~653.OUTPUTSELECT
M => F9~654.OUTPUTSELECT
M => F9~655.OUTPUTSELECT
M => F9~656.OUTPUTSELECT
M => F9~657.OUTPUTSELECT
M => F9~658.OUTPUTSELECT
M => F9~659.OUTPUTSELECT
M => F9~660.OUTPUTSELECT
M => F9~661.OUTPUTSELECT
M => F9~662.OUTPUTSELECT
M => F9~663.OUTPUTSELECT
M => F9~664.OUTPUTSELECT
M => F9~665.OUTPUTSELECT
M => F9~666.OUTPUTSELECT
M => F9~667.OUTPUTSELECT
M => F9~668.OUTPUTSELECT
M => F9~669.OUTPUTSELECT
M => F9~670.OUTPUTSELECT
M => F9~671.OUTPUTSELECT
M => F9~672.OUTPUTSELECT
M => F9~673.OUTPUTSELECT
M => F9~674.OUTPUTSELECT
M => F9~675.OUTPUTSELECT
M => F9~676.OUTPUTSELECT
M => F9~677.OUTPUTSELECT
M => F9~678.OUTPUTSELECT
M => F9~679.OUTPUTSELECT
M => F9~680.OUTPUTSELECT
M => F9~681.OUTPUTSELECT
M => F9~682.OUTPUTSELECT
M => F9~716.OUTPUTSELECT
M => F9~717.OUTPUTSELECT
M => F9~718.OUTPUTSELECT
M => F9~719.OUTPUTSELECT
M => F9~720.OUTPUTSELECT
M => F9~721.OUTPUTSELECT
M => F9~722.OUTPUTSELECT
M => F9~723.OUTPUTSELECT
M => F9~724.OUTPUTSELECT
M => F9~725.OUTPUTSELECT
M => F9~726.OUTPUTSELECT
M => F9~727.OUTPUTSELECT
M => F9~728.OUTPUTSELECT
M => F9~729.OUTPUTSELECT
M => F9~730.OUTPUTSELECT
M => F9~731.OUTPUTSELECT
M => F9~732.OUTPUTSELECT
M => F9~733.OUTPUTSELECT
M => F9~734.OUTPUTSELECT
M => F9~735.OUTPUTSELECT
M => F9~736.OUTPUTSELECT
M => F9~737.OUTPUTSELECT
M => F9~738.OUTPUTSELECT
M => F9~739.OUTPUTSELECT
M => F9~740.OUTPUTSELECT
M => F9~741.OUTPUTSELECT
M => F9~742.OUTPUTSELECT
M => F9~743.OUTPUTSELECT
M => F9~744.OUTPUTSELECT
M => F9~745.OUTPUTSELECT
M => F9~746.OUTPUTSELECT
M => F9~747.OUTPUTSELECT
M => F9~748.OUTPUTSELECT
M => F9~780.OUTPUTSELECT
M => F9~781.OUTPUTSELECT
M => F9~782.OUTPUTSELECT
M => F9~783.OUTPUTSELECT
M => F9~784.OUTPUTSELECT
M => F9~785.OUTPUTSELECT
M => F9~786.OUTPUTSELECT
M => F9~787.OUTPUTSELECT
M => F9~788.OUTPUTSELECT
M => F9~789.OUTPUTSELECT
M => F9~790.OUTPUTSELECT
M => F9~791.OUTPUTSELECT
M => F9~792.OUTPUTSELECT
M => F9~793.OUTPUTSELECT
M => F9~794.OUTPUTSELECT
M => F9~795.OUTPUTSELECT
M => F9~796.OUTPUTSELECT
M => F9~797.OUTPUTSELECT
M => F9~798.OUTPUTSELECT
M => F9~799.OUTPUTSELECT
M => F9~800.OUTPUTSELECT
M => F9~801.OUTPUTSELECT
M => F9~802.OUTPUTSELECT
M => F9~803.OUTPUTSELECT
M => F9~804.OUTPUTSELECT
M => F9~805.OUTPUTSELECT
M => F9~806.OUTPUTSELECT
M => F9~807.OUTPUTSELECT
M => F9~808.OUTPUTSELECT
M => F9~809.OUTPUTSELECT
M => F9~810.OUTPUTSELECT
M => F9~811.OUTPUTSELECT
M => F9~812.OUTPUTSELECT
M => F9~846.OUTPUTSELECT
M => F9~847.OUTPUTSELECT
M => F9~848.OUTPUTSELECT
M => F9~849.OUTPUTSELECT
M => F9~850.OUTPUTSELECT
M => F9~851.OUTPUTSELECT
M => F9~852.OUTPUTSELECT
M => F9~853.OUTPUTSELECT
M => F9~854.OUTPUTSELECT
M => F9~855.OUTPUTSELECT
M => F9~856.OUTPUTSELECT
M => F9~857.OUTPUTSELECT
M => F9~858.OUTPUTSELECT
M => F9~859.OUTPUTSELECT
M => F9~860.OUTPUTSELECT
M => F9~861.OUTPUTSELECT
M => F9~862.OUTPUTSELECT
M => F9~863.OUTPUTSELECT
M => F9~864.OUTPUTSELECT
M => F9~865.OUTPUTSELECT
M => F9~866.OUTPUTSELECT
M => F9~867.OUTPUTSELECT
M => F9~868.OUTPUTSELECT
M => F9~869.OUTPUTSELECT
M => F9~870.OUTPUTSELECT
M => F9~871.OUTPUTSELECT
M => F9~872.OUTPUTSELECT
M => F9~873.OUTPUTSELECT
M => F9~874.OUTPUTSELECT
M => F9~875.OUTPUTSELECT
M => F9~876.OUTPUTSELECT
M => F9~877.OUTPUTSELECT
M => F9~878.OUTPUTSELECT
M => F9~911.OUTPUTSELECT
M => F9~910.OUTPUTSELECT
M => F9~909.OUTPUTSELECT
M => F9~908.OUTPUTSELECT
M => F9~907.OUTPUTSELECT
M => F9~906.OUTPUTSELECT
M => F9~905.OUTPUTSELECT
M => F9~904.OUTPUTSELECT
M => F9~903.OUTPUTSELECT
M => F9~902.OUTPUTSELECT
M => F9~901.OUTPUTSELECT
M => F9~900.OUTPUTSELECT
M => F9~899.OUTPUTSELECT
M => F9~898.OUTPUTSELECT
M => F9~897.OUTPUTSELECT
M => F9~896.OUTPUTSELECT
M => F9~895.OUTPUTSELECT
M => F9~894.OUTPUTSELECT
M => F9~893.OUTPUTSELECT
M => F9~892.OUTPUTSELECT
M => F9~891.OUTPUTSELECT
M => F9~890.OUTPUTSELECT
M => F9~889.OUTPUTSELECT
M => F9~888.OUTPUTSELECT
M => F9~887.OUTPUTSELECT
M => F9~886.OUTPUTSELECT
M => F9~885.OUTPUTSELECT
M => F9~884.OUTPUTSELECT
M => F9~883.OUTPUTSELECT
M => F9~882.OUTPUTSELECT
M => F9~881.OUTPUTSELECT
M => F9~880.OUTPUTSELECT
M => F9~879.OUTPUTSELECT
CN => Add21.IN66
CN => Add19.IN66
CN => Add16.IN66
CN => Add15.IN66
CN => Add13.IN66
CN => Add11.IN66
CN => Add9.IN66
CN => Add8.IN66
CN => Add6.IN66
CN => Add4.IN66
CN => Add1.IN34
CN => Add0.IN34
CN => Add2.IN1
CN => Add22.IN34
CN => F9~715.OUTPUTSELECT
CN => F9~714.OUTPUTSELECT
CN => F9~713.OUTPUTSELECT
CN => F9~712.OUTPUTSELECT
CN => F9~711.OUTPUTSELECT
CN => F9~710.OUTPUTSELECT
CN => F9~709.OUTPUTSELECT
CN => F9~708.OUTPUTSELECT
CN => F9~707.OUTPUTSELECT
CN => F9~706.OUTPUTSELECT
CN => F9~705.OUTPUTSELECT
CN => F9~704.OUTPUTSELECT
CN => F9~703.OUTPUTSELECT
CN => F9~702.OUTPUTSELECT
CN => F9~701.OUTPUTSELECT
CN => F9~700.OUTPUTSELECT
CN => F9~699.OUTPUTSELECT
CN => F9~698.OUTPUTSELECT
CN => F9~697.OUTPUTSELECT
CN => F9~696.OUTPUTSELECT
CN => F9~695.OUTPUTSELECT
CN => F9~694.OUTPUTSELECT
CN => F9~693.OUTPUTSELECT
CN => F9~692.OUTPUTSELECT
CN => F9~691.OUTPUTSELECT
CN => F9~690.OUTPUTSELECT
CN => F9~689.OUTPUTSELECT
CN => F9~688.OUTPUTSELECT
CN => F9~687.OUTPUTSELECT
CN => F9~686.OUTPUTSELECT
CN => F9~685.OUTPUTSELECT
CN => F9~684.OUTPUTSELECT
CN => F9~683.OUTPUTSELECT
F[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
COUT[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
COUT[1] <= <GND>
COUT[2] <= <GND>
COUT[3] <= <GND>
CO <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
FZ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EX:inst3|lpm_mux0:inst3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|RISC-V_32bit|EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|RISC-V_32bit|EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component|mux_t7e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EX:inst3|alu_control:inst1
alu_op[0] => Mux9.IN5
alu_op[0] => Mux8.IN5
alu_op[0] => Mux5.IN5
alu_op[0] => Mux3.IN5
alu_op[0] => Mux1.IN5
alu_op[1] => Mux9.IN4
alu_op[1] => Mux8.IN4
alu_op[1] => Mux5.IN4
alu_op[1] => Mux3.IN4
alu_op[1] => Mux1.IN4
funct3[0] => Mux7.IN10
funct3[0] => Mux6.IN10
funct3[0] => Mux4.IN10
funct3[0] => Mux2.IN10
funct3[0] => Mux0.IN10
funct3[1] => Mux7.IN9
funct3[1] => Mux6.IN9
funct3[1] => Mux4.IN9
funct3[1] => Mux2.IN9
funct3[1] => Mux0.IN9
funct3[2] => Mux7.IN8
funct3[2] => Mux6.IN8
funct3[2] => Mux4.IN8
funct3[2] => Mux2.IN8
funct3[2] => Mux0.IN8
funct7[0] => Equal0.IN0
funct7[0] => Equal1.IN0
funct7[1] => Equal0.IN1
funct7[1] => Equal1.IN1
funct7[2] => Equal0.IN2
funct7[2] => Equal1.IN2
funct7[3] => Equal0.IN3
funct7[3] => Equal1.IN3
funct7[4] => Equal0.IN4
funct7[4] => Equal1.IN4
funct7[5] => Equal0.IN5
funct7[5] => Equal1.IN6
funct7[6] => Equal0.IN6
funct7[6] => Equal1.IN5
operation[0] <= operation[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
operation[1] <= operation[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
operation[2] <= operation[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
operation[3] <= operation[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EX:inst3|lpm_add_sub0:inst2
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|RISC-V_32bit|EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
dataa[8] => add_sub_2ph:auto_generated.dataa[8]
dataa[9] => add_sub_2ph:auto_generated.dataa[9]
dataa[10] => add_sub_2ph:auto_generated.dataa[10]
dataa[11] => add_sub_2ph:auto_generated.dataa[11]
dataa[12] => add_sub_2ph:auto_generated.dataa[12]
dataa[13] => add_sub_2ph:auto_generated.dataa[13]
dataa[14] => add_sub_2ph:auto_generated.dataa[14]
dataa[15] => add_sub_2ph:auto_generated.dataa[15]
dataa[16] => add_sub_2ph:auto_generated.dataa[16]
dataa[17] => add_sub_2ph:auto_generated.dataa[17]
dataa[18] => add_sub_2ph:auto_generated.dataa[18]
dataa[19] => add_sub_2ph:auto_generated.dataa[19]
dataa[20] => add_sub_2ph:auto_generated.dataa[20]
dataa[21] => add_sub_2ph:auto_generated.dataa[21]
dataa[22] => add_sub_2ph:auto_generated.dataa[22]
dataa[23] => add_sub_2ph:auto_generated.dataa[23]
dataa[24] => add_sub_2ph:auto_generated.dataa[24]
dataa[25] => add_sub_2ph:auto_generated.dataa[25]
dataa[26] => add_sub_2ph:auto_generated.dataa[26]
dataa[27] => add_sub_2ph:auto_generated.dataa[27]
dataa[28] => add_sub_2ph:auto_generated.dataa[28]
dataa[29] => add_sub_2ph:auto_generated.dataa[29]
dataa[30] => add_sub_2ph:auto_generated.dataa[30]
dataa[31] => add_sub_2ph:auto_generated.dataa[31]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
datab[8] => add_sub_2ph:auto_generated.datab[8]
datab[9] => add_sub_2ph:auto_generated.datab[9]
datab[10] => add_sub_2ph:auto_generated.datab[10]
datab[11] => add_sub_2ph:auto_generated.datab[11]
datab[12] => add_sub_2ph:auto_generated.datab[12]
datab[13] => add_sub_2ph:auto_generated.datab[13]
datab[14] => add_sub_2ph:auto_generated.datab[14]
datab[15] => add_sub_2ph:auto_generated.datab[15]
datab[16] => add_sub_2ph:auto_generated.datab[16]
datab[17] => add_sub_2ph:auto_generated.datab[17]
datab[18] => add_sub_2ph:auto_generated.datab[18]
datab[19] => add_sub_2ph:auto_generated.datab[19]
datab[20] => add_sub_2ph:auto_generated.datab[20]
datab[21] => add_sub_2ph:auto_generated.datab[21]
datab[22] => add_sub_2ph:auto_generated.datab[22]
datab[23] => add_sub_2ph:auto_generated.datab[23]
datab[24] => add_sub_2ph:auto_generated.datab[24]
datab[25] => add_sub_2ph:auto_generated.datab[25]
datab[26] => add_sub_2ph:auto_generated.datab[26]
datab[27] => add_sub_2ph:auto_generated.datab[27]
datab[28] => add_sub_2ph:auto_generated.datab[28]
datab[29] => add_sub_2ph:auto_generated.datab[29]
datab[30] => add_sub_2ph:auto_generated.datab[30]
datab[31] => add_sub_2ph:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
result[8] <= add_sub_2ph:auto_generated.result[8]
result[9] <= add_sub_2ph:auto_generated.result[9]
result[10] <= add_sub_2ph:auto_generated.result[10]
result[11] <= add_sub_2ph:auto_generated.result[11]
result[12] <= add_sub_2ph:auto_generated.result[12]
result[13] <= add_sub_2ph:auto_generated.result[13]
result[14] <= add_sub_2ph:auto_generated.result[14]
result[15] <= add_sub_2ph:auto_generated.result[15]
result[16] <= add_sub_2ph:auto_generated.result[16]
result[17] <= add_sub_2ph:auto_generated.result[17]
result[18] <= add_sub_2ph:auto_generated.result[18]
result[19] <= add_sub_2ph:auto_generated.result[19]
result[20] <= add_sub_2ph:auto_generated.result[20]
result[21] <= add_sub_2ph:auto_generated.result[21]
result[22] <= add_sub_2ph:auto_generated.result[22]
result[23] <= add_sub_2ph:auto_generated.result[23]
result[24] <= add_sub_2ph:auto_generated.result[24]
result[25] <= add_sub_2ph:auto_generated.result[25]
result[26] <= add_sub_2ph:auto_generated.result[26]
result[27] <= add_sub_2ph:auto_generated.result[27]
result[28] <= add_sub_2ph:auto_generated.result[28]
result[29] <= add_sub_2ph:auto_generated.result[29]
result[30] <= add_sub_2ph:auto_generated.result[30]
result[31] <= add_sub_2ph:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|RISC-V_32bit|EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7
EX_out[0] <= DFF3:inst2.Q[0]
EX_out[1] <= DFF3:inst2.Q[1]
EX_out[2] <= DFF3:inst2.Q[2]
CLK => DFF3:inst2.CLK
CLK => DFF32:inst6.CLK
CLK => DFF32:inst7.CLK
CLK => DFF3:inst1.CLK
CLK => DFF32:inst4.CLK
CLK => DFF32:inst3.CLK
CLK => DFF32:inst5.CLK
CLK => DFF2:inst.CLK
CLK => DFF5:inst8.CLK
EX_in[0] => DFF3:inst2.D[0]
EX_in[1] => DFF3:inst2.D[1]
EX_in[2] => DFF3:inst2.D[2]
Imm_out[0] <= DFF32:inst6.Q[0]
Imm_out[1] <= DFF32:inst6.Q[1]
Imm_out[2] <= DFF32:inst6.Q[2]
Imm_out[3] <= DFF32:inst6.Q[3]
Imm_out[4] <= DFF32:inst6.Q[4]
Imm_out[5] <= DFF32:inst6.Q[5]
Imm_out[6] <= DFF32:inst6.Q[6]
Imm_out[7] <= DFF32:inst6.Q[7]
Imm_out[8] <= DFF32:inst6.Q[8]
Imm_out[9] <= DFF32:inst6.Q[9]
Imm_out[10] <= DFF32:inst6.Q[10]
Imm_out[11] <= DFF32:inst6.Q[11]
Imm_out[12] <= DFF32:inst6.Q[12]
Imm_out[13] <= DFF32:inst6.Q[13]
Imm_out[14] <= DFF32:inst6.Q[14]
Imm_out[15] <= DFF32:inst6.Q[15]
Imm_out[16] <= DFF32:inst6.Q[16]
Imm_out[17] <= DFF32:inst6.Q[17]
Imm_out[18] <= DFF32:inst6.Q[18]
Imm_out[19] <= DFF32:inst6.Q[19]
Imm_out[20] <= DFF32:inst6.Q[20]
Imm_out[21] <= DFF32:inst6.Q[21]
Imm_out[22] <= DFF32:inst6.Q[22]
Imm_out[23] <= DFF32:inst6.Q[23]
Imm_out[24] <= DFF32:inst6.Q[24]
Imm_out[25] <= DFF32:inst6.Q[25]
Imm_out[26] <= DFF32:inst6.Q[26]
Imm_out[27] <= DFF32:inst6.Q[27]
Imm_out[28] <= DFF32:inst6.Q[28]
Imm_out[29] <= DFF32:inst6.Q[29]
Imm_out[30] <= DFF32:inst6.Q[30]
Imm_out[31] <= DFF32:inst6.Q[31]
Imm_in[0] => DFF32:inst6.D[0]
Imm_in[1] => DFF32:inst6.D[1]
Imm_in[2] => DFF32:inst6.D[2]
Imm_in[3] => DFF32:inst6.D[3]
Imm_in[4] => DFF32:inst6.D[4]
Imm_in[5] => DFF32:inst6.D[5]
Imm_in[6] => DFF32:inst6.D[6]
Imm_in[7] => DFF32:inst6.D[7]
Imm_in[8] => DFF32:inst6.D[8]
Imm_in[9] => DFF32:inst6.D[9]
Imm_in[10] => DFF32:inst6.D[10]
Imm_in[11] => DFF32:inst6.D[11]
Imm_in[12] => DFF32:inst6.D[12]
Imm_in[13] => DFF32:inst6.D[13]
Imm_in[14] => DFF32:inst6.D[14]
Imm_in[15] => DFF32:inst6.D[15]
Imm_in[16] => DFF32:inst6.D[16]
Imm_in[17] => DFF32:inst6.D[17]
Imm_in[18] => DFF32:inst6.D[18]
Imm_in[19] => DFF32:inst6.D[19]
Imm_in[20] => DFF32:inst6.D[20]
Imm_in[21] => DFF32:inst6.D[21]
Imm_in[22] => DFF32:inst6.D[22]
Imm_in[23] => DFF32:inst6.D[23]
Imm_in[24] => DFF32:inst6.D[24]
Imm_in[25] => DFF32:inst6.D[25]
Imm_in[26] => DFF32:inst6.D[26]
Imm_in[27] => DFF32:inst6.D[27]
Imm_in[28] => DFF32:inst6.D[28]
Imm_in[29] => DFF32:inst6.D[29]
Imm_in[30] => DFF32:inst6.D[30]
Imm_in[31] => DFF32:inst6.D[31]
Instruction_out[0] <= DFF32:inst7.Q[0]
Instruction_out[1] <= DFF32:inst7.Q[1]
Instruction_out[2] <= DFF32:inst7.Q[2]
Instruction_out[3] <= DFF32:inst7.Q[3]
Instruction_out[4] <= DFF32:inst7.Q[4]
Instruction_out[5] <= DFF32:inst7.Q[5]
Instruction_out[6] <= DFF32:inst7.Q[6]
Instruction_out[7] <= DFF32:inst7.Q[7]
Instruction_out[8] <= DFF32:inst7.Q[8]
Instruction_out[9] <= DFF32:inst7.Q[9]
Instruction_out[10] <= DFF32:inst7.Q[10]
Instruction_out[11] <= DFF32:inst7.Q[11]
Instruction_out[12] <= DFF32:inst7.Q[12]
Instruction_out[13] <= DFF32:inst7.Q[13]
Instruction_out[14] <= DFF32:inst7.Q[14]
Instruction_out[15] <= DFF32:inst7.Q[15]
Instruction_out[16] <= DFF32:inst7.Q[16]
Instruction_out[17] <= DFF32:inst7.Q[17]
Instruction_out[18] <= DFF32:inst7.Q[18]
Instruction_out[19] <= DFF32:inst7.Q[19]
Instruction_out[20] <= DFF32:inst7.Q[20]
Instruction_out[21] <= DFF32:inst7.Q[21]
Instruction_out[22] <= DFF32:inst7.Q[22]
Instruction_out[23] <= DFF32:inst7.Q[23]
Instruction_out[24] <= DFF32:inst7.Q[24]
Instruction_out[25] <= DFF32:inst7.Q[25]
Instruction_out[26] <= DFF32:inst7.Q[26]
Instruction_out[27] <= DFF32:inst7.Q[27]
Instruction_out[28] <= DFF32:inst7.Q[28]
Instruction_out[29] <= DFF32:inst7.Q[29]
Instruction_out[30] <= DFF32:inst7.Q[30]
Instruction_out[31] <= DFF32:inst7.Q[31]
Instruction_in[0] => DFF32:inst7.D[0]
Instruction_in[1] => DFF32:inst7.D[1]
Instruction_in[2] => DFF32:inst7.D[2]
Instruction_in[3] => DFF32:inst7.D[3]
Instruction_in[4] => DFF32:inst7.D[4]
Instruction_in[5] => DFF32:inst7.D[5]
Instruction_in[6] => DFF32:inst7.D[6]
Instruction_in[7] => DFF32:inst7.D[7]
Instruction_in[8] => DFF32:inst7.D[8]
Instruction_in[9] => DFF32:inst7.D[9]
Instruction_in[10] => DFF32:inst7.D[10]
Instruction_in[11] => DFF32:inst7.D[11]
Instruction_in[12] => DFF32:inst7.D[12]
Instruction_in[13] => DFF32:inst7.D[13]
Instruction_in[14] => DFF32:inst7.D[14]
Instruction_in[15] => DFF32:inst7.D[15]
Instruction_in[16] => DFF32:inst7.D[16]
Instruction_in[17] => DFF32:inst7.D[17]
Instruction_in[18] => DFF32:inst7.D[18]
Instruction_in[19] => DFF32:inst7.D[19]
Instruction_in[20] => DFF32:inst7.D[20]
Instruction_in[21] => DFF32:inst7.D[21]
Instruction_in[22] => DFF32:inst7.D[22]
Instruction_in[23] => DFF32:inst7.D[23]
Instruction_in[24] => DFF32:inst7.D[24]
Instruction_in[25] => DFF32:inst7.D[25]
Instruction_in[26] => DFF32:inst7.D[26]
Instruction_in[27] => DFF32:inst7.D[27]
Instruction_in[28] => DFF32:inst7.D[28]
Instruction_in[29] => DFF32:inst7.D[29]
Instruction_in[30] => DFF32:inst7.D[30]
Instruction_in[31] => DFF32:inst7.D[31]
M_out[0] <= DFF3:inst1.Q[0]
M_out[1] <= DFF3:inst1.Q[1]
M_out[2] <= DFF3:inst1.Q[2]
M_in[0] => DFF3:inst1.D[0]
M_in[1] => DFF3:inst1.D[1]
M_in[2] => DFF3:inst1.D[2]
PC_out[0] <= DFF32:inst4.Q[0]
PC_out[1] <= DFF32:inst4.Q[1]
PC_out[2] <= DFF32:inst4.Q[2]
PC_out[3] <= DFF32:inst4.Q[3]
PC_out[4] <= DFF32:inst4.Q[4]
PC_out[5] <= DFF32:inst4.Q[5]
PC_out[6] <= DFF32:inst4.Q[6]
PC_out[7] <= DFF32:inst4.Q[7]
PC_out[8] <= DFF32:inst4.Q[8]
PC_out[9] <= DFF32:inst4.Q[9]
PC_out[10] <= DFF32:inst4.Q[10]
PC_out[11] <= DFF32:inst4.Q[11]
PC_out[12] <= DFF32:inst4.Q[12]
PC_out[13] <= DFF32:inst4.Q[13]
PC_out[14] <= DFF32:inst4.Q[14]
PC_out[15] <= DFF32:inst4.Q[15]
PC_out[16] <= DFF32:inst4.Q[16]
PC_out[17] <= DFF32:inst4.Q[17]
PC_out[18] <= DFF32:inst4.Q[18]
PC_out[19] <= DFF32:inst4.Q[19]
PC_out[20] <= DFF32:inst4.Q[20]
PC_out[21] <= DFF32:inst4.Q[21]
PC_out[22] <= DFF32:inst4.Q[22]
PC_out[23] <= DFF32:inst4.Q[23]
PC_out[24] <= DFF32:inst4.Q[24]
PC_out[25] <= DFF32:inst4.Q[25]
PC_out[26] <= DFF32:inst4.Q[26]
PC_out[27] <= DFF32:inst4.Q[27]
PC_out[28] <= DFF32:inst4.Q[28]
PC_out[29] <= DFF32:inst4.Q[29]
PC_out[30] <= DFF32:inst4.Q[30]
PC_out[31] <= DFF32:inst4.Q[31]
PC_in[0] => DFF32:inst4.D[0]
PC_in[1] => DFF32:inst4.D[1]
PC_in[2] => DFF32:inst4.D[2]
PC_in[3] => DFF32:inst4.D[3]
PC_in[4] => DFF32:inst4.D[4]
PC_in[5] => DFF32:inst4.D[5]
PC_in[6] => DFF32:inst4.D[6]
PC_in[7] => DFF32:inst4.D[7]
PC_in[8] => DFF32:inst4.D[8]
PC_in[9] => DFF32:inst4.D[9]
PC_in[10] => DFF32:inst4.D[10]
PC_in[11] => DFF32:inst4.D[11]
PC_in[12] => DFF32:inst4.D[12]
PC_in[13] => DFF32:inst4.D[13]
PC_in[14] => DFF32:inst4.D[14]
PC_in[15] => DFF32:inst4.D[15]
PC_in[16] => DFF32:inst4.D[16]
PC_in[17] => DFF32:inst4.D[17]
PC_in[18] => DFF32:inst4.D[18]
PC_in[19] => DFF32:inst4.D[19]
PC_in[20] => DFF32:inst4.D[20]
PC_in[21] => DFF32:inst4.D[21]
PC_in[22] => DFF32:inst4.D[22]
PC_in[23] => DFF32:inst4.D[23]
PC_in[24] => DFF32:inst4.D[24]
PC_in[25] => DFF32:inst4.D[25]
PC_in[26] => DFF32:inst4.D[26]
PC_in[27] => DFF32:inst4.D[27]
PC_in[28] => DFF32:inst4.D[28]
PC_in[29] => DFF32:inst4.D[29]
PC_in[30] => DFF32:inst4.D[30]
PC_in[31] => DFF32:inst4.D[31]
ReadData_out1[0] <= DFF32:inst3.Q[0]
ReadData_out1[1] <= DFF32:inst3.Q[1]
ReadData_out1[2] <= DFF32:inst3.Q[2]
ReadData_out1[3] <= DFF32:inst3.Q[3]
ReadData_out1[4] <= DFF32:inst3.Q[4]
ReadData_out1[5] <= DFF32:inst3.Q[5]
ReadData_out1[6] <= DFF32:inst3.Q[6]
ReadData_out1[7] <= DFF32:inst3.Q[7]
ReadData_out1[8] <= DFF32:inst3.Q[8]
ReadData_out1[9] <= DFF32:inst3.Q[9]
ReadData_out1[10] <= DFF32:inst3.Q[10]
ReadData_out1[11] <= DFF32:inst3.Q[11]
ReadData_out1[12] <= DFF32:inst3.Q[12]
ReadData_out1[13] <= DFF32:inst3.Q[13]
ReadData_out1[14] <= DFF32:inst3.Q[14]
ReadData_out1[15] <= DFF32:inst3.Q[15]
ReadData_out1[16] <= DFF32:inst3.Q[16]
ReadData_out1[17] <= DFF32:inst3.Q[17]
ReadData_out1[18] <= DFF32:inst3.Q[18]
ReadData_out1[19] <= DFF32:inst3.Q[19]
ReadData_out1[20] <= DFF32:inst3.Q[20]
ReadData_out1[21] <= DFF32:inst3.Q[21]
ReadData_out1[22] <= DFF32:inst3.Q[22]
ReadData_out1[23] <= DFF32:inst3.Q[23]
ReadData_out1[24] <= DFF32:inst3.Q[24]
ReadData_out1[25] <= DFF32:inst3.Q[25]
ReadData_out1[26] <= DFF32:inst3.Q[26]
ReadData_out1[27] <= DFF32:inst3.Q[27]
ReadData_out1[28] <= DFF32:inst3.Q[28]
ReadData_out1[29] <= DFF32:inst3.Q[29]
ReadData_out1[30] <= DFF32:inst3.Q[30]
ReadData_out1[31] <= DFF32:inst3.Q[31]
ReadData_in1[0] => DFF32:inst3.D[0]
ReadData_in1[1] => DFF32:inst3.D[1]
ReadData_in1[2] => DFF32:inst3.D[2]
ReadData_in1[3] => DFF32:inst3.D[3]
ReadData_in1[4] => DFF32:inst3.D[4]
ReadData_in1[5] => DFF32:inst3.D[5]
ReadData_in1[6] => DFF32:inst3.D[6]
ReadData_in1[7] => DFF32:inst3.D[7]
ReadData_in1[8] => DFF32:inst3.D[8]
ReadData_in1[9] => DFF32:inst3.D[9]
ReadData_in1[10] => DFF32:inst3.D[10]
ReadData_in1[11] => DFF32:inst3.D[11]
ReadData_in1[12] => DFF32:inst3.D[12]
ReadData_in1[13] => DFF32:inst3.D[13]
ReadData_in1[14] => DFF32:inst3.D[14]
ReadData_in1[15] => DFF32:inst3.D[15]
ReadData_in1[16] => DFF32:inst3.D[16]
ReadData_in1[17] => DFF32:inst3.D[17]
ReadData_in1[18] => DFF32:inst3.D[18]
ReadData_in1[19] => DFF32:inst3.D[19]
ReadData_in1[20] => DFF32:inst3.D[20]
ReadData_in1[21] => DFF32:inst3.D[21]
ReadData_in1[22] => DFF32:inst3.D[22]
ReadData_in1[23] => DFF32:inst3.D[23]
ReadData_in1[24] => DFF32:inst3.D[24]
ReadData_in1[25] => DFF32:inst3.D[25]
ReadData_in1[26] => DFF32:inst3.D[26]
ReadData_in1[27] => DFF32:inst3.D[27]
ReadData_in1[28] => DFF32:inst3.D[28]
ReadData_in1[29] => DFF32:inst3.D[29]
ReadData_in1[30] => DFF32:inst3.D[30]
ReadData_in1[31] => DFF32:inst3.D[31]
ReadData_out2[0] <= DFF32:inst5.Q[0]
ReadData_out2[1] <= DFF32:inst5.Q[1]
ReadData_out2[2] <= DFF32:inst5.Q[2]
ReadData_out2[3] <= DFF32:inst5.Q[3]
ReadData_out2[4] <= DFF32:inst5.Q[4]
ReadData_out2[5] <= DFF32:inst5.Q[5]
ReadData_out2[6] <= DFF32:inst5.Q[6]
ReadData_out2[7] <= DFF32:inst5.Q[7]
ReadData_out2[8] <= DFF32:inst5.Q[8]
ReadData_out2[9] <= DFF32:inst5.Q[9]
ReadData_out2[10] <= DFF32:inst5.Q[10]
ReadData_out2[11] <= DFF32:inst5.Q[11]
ReadData_out2[12] <= DFF32:inst5.Q[12]
ReadData_out2[13] <= DFF32:inst5.Q[13]
ReadData_out2[14] <= DFF32:inst5.Q[14]
ReadData_out2[15] <= DFF32:inst5.Q[15]
ReadData_out2[16] <= DFF32:inst5.Q[16]
ReadData_out2[17] <= DFF32:inst5.Q[17]
ReadData_out2[18] <= DFF32:inst5.Q[18]
ReadData_out2[19] <= DFF32:inst5.Q[19]
ReadData_out2[20] <= DFF32:inst5.Q[20]
ReadData_out2[21] <= DFF32:inst5.Q[21]
ReadData_out2[22] <= DFF32:inst5.Q[22]
ReadData_out2[23] <= DFF32:inst5.Q[23]
ReadData_out2[24] <= DFF32:inst5.Q[24]
ReadData_out2[25] <= DFF32:inst5.Q[25]
ReadData_out2[26] <= DFF32:inst5.Q[26]
ReadData_out2[27] <= DFF32:inst5.Q[27]
ReadData_out2[28] <= DFF32:inst5.Q[28]
ReadData_out2[29] <= DFF32:inst5.Q[29]
ReadData_out2[30] <= DFF32:inst5.Q[30]
ReadData_out2[31] <= DFF32:inst5.Q[31]
ReadData_in2[0] => DFF32:inst5.D[0]
ReadData_in2[1] => DFF32:inst5.D[1]
ReadData_in2[2] => DFF32:inst5.D[2]
ReadData_in2[3] => DFF32:inst5.D[3]
ReadData_in2[4] => DFF32:inst5.D[4]
ReadData_in2[5] => DFF32:inst5.D[5]
ReadData_in2[6] => DFF32:inst5.D[6]
ReadData_in2[7] => DFF32:inst5.D[7]
ReadData_in2[8] => DFF32:inst5.D[8]
ReadData_in2[9] => DFF32:inst5.D[9]
ReadData_in2[10] => DFF32:inst5.D[10]
ReadData_in2[11] => DFF32:inst5.D[11]
ReadData_in2[12] => DFF32:inst5.D[12]
ReadData_in2[13] => DFF32:inst5.D[13]
ReadData_in2[14] => DFF32:inst5.D[14]
ReadData_in2[15] => DFF32:inst5.D[15]
ReadData_in2[16] => DFF32:inst5.D[16]
ReadData_in2[17] => DFF32:inst5.D[17]
ReadData_in2[18] => DFF32:inst5.D[18]
ReadData_in2[19] => DFF32:inst5.D[19]
ReadData_in2[20] => DFF32:inst5.D[20]
ReadData_in2[21] => DFF32:inst5.D[21]
ReadData_in2[22] => DFF32:inst5.D[22]
ReadData_in2[23] => DFF32:inst5.D[23]
ReadData_in2[24] => DFF32:inst5.D[24]
ReadData_in2[25] => DFF32:inst5.D[25]
ReadData_in2[26] => DFF32:inst5.D[26]
ReadData_in2[27] => DFF32:inst5.D[27]
ReadData_in2[28] => DFF32:inst5.D[28]
ReadData_in2[29] => DFF32:inst5.D[29]
ReadData_in2[30] => DFF32:inst5.D[30]
ReadData_in2[31] => DFF32:inst5.D[31]
WB_out[0] <= DFF2:inst.Q[0]
WB_out[1] <= DFF2:inst.Q[1]
WB_in[0] => DFF2:inst.D[0]
WB_in[1] => DFF2:inst.D[1]
WriteAddress_out[0] <= DFF5:inst8.Q[0]
WriteAddress_out[1] <= DFF5:inst8.Q[1]
WriteAddress_out[2] <= DFF5:inst8.Q[2]
WriteAddress_out[3] <= DFF5:inst8.Q[3]
WriteAddress_out[4] <= DFF5:inst8.Q[4]
WriteAddress_in[0] => DFF5:inst8.D[0]
WriteAddress_in[1] => DFF5:inst8.D[1]
WriteAddress_in[2] => DFF5:inst8.D[2]
WriteAddress_in[3] => DFF5:inst8.D[3]
WriteAddress_in[4] => DFF5:inst8.D[4]


|RISC-V_32bit|ID_EXE:inst7|DFF3:inst2
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF32:inst6
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF32:inst7
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF3:inst1
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF32:inst4
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF32:inst3
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF32:inst5
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF2:inst
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID_EXE:inst7|DFF5:inst8
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID:inst
AluOP[0] <= Control:inst1.output_data[0]
AluOP[1] <= Control:inst1.output_data[1]
AluOP[2] <= Control:inst1.output_data[2]
AluOP[3] <= Control:inst1.output_data[3]
AluOP[4] <= Control:inst1.output_data[4]
AluOP[5] <= Control:inst1.output_data[5]
AluOP[6] <= Control:inst1.output_data[6]
AluOP[7] <= Control:inst1.output_data[7]
Instruction[0] => Control:inst1.input_data[0]
Instruction[0] => Imm_Gen:inst2.input_data[0]
Instruction[0] => ReadRegister1:inst3.input_data[0]
Instruction[0] => ReadRegister2:inst4.input_data[0]
Instruction[1] => Control:inst1.input_data[1]
Instruction[1] => Imm_Gen:inst2.input_data[1]
Instruction[1] => ReadRegister1:inst3.input_data[1]
Instruction[1] => ReadRegister2:inst4.input_data[1]
Instruction[2] => Control:inst1.input_data[2]
Instruction[2] => Imm_Gen:inst2.input_data[2]
Instruction[2] => ReadRegister1:inst3.input_data[2]
Instruction[2] => ReadRegister2:inst4.input_data[2]
Instruction[3] => Control:inst1.input_data[3]
Instruction[3] => Imm_Gen:inst2.input_data[3]
Instruction[3] => ReadRegister1:inst3.input_data[3]
Instruction[3] => ReadRegister2:inst4.input_data[3]
Instruction[4] => Control:inst1.input_data[4]
Instruction[4] => Imm_Gen:inst2.input_data[4]
Instruction[4] => ReadRegister1:inst3.input_data[4]
Instruction[4] => ReadRegister2:inst4.input_data[4]
Instruction[5] => Control:inst1.input_data[5]
Instruction[5] => Imm_Gen:inst2.input_data[5]
Instruction[5] => ReadRegister1:inst3.input_data[5]
Instruction[5] => ReadRegister2:inst4.input_data[5]
Instruction[6] => Control:inst1.input_data[6]
Instruction[6] => Imm_Gen:inst2.input_data[6]
Instruction[6] => ReadRegister1:inst3.input_data[6]
Instruction[6] => ReadRegister2:inst4.input_data[6]
Instruction[7] => Control:inst1.input_data[7]
Instruction[7] => Imm_Gen:inst2.input_data[7]
Instruction[7] => ReadRegister1:inst3.input_data[7]
Instruction[7] => ReadRegister2:inst4.input_data[7]
Instruction[8] => Control:inst1.input_data[8]
Instruction[8] => Imm_Gen:inst2.input_data[8]
Instruction[8] => ReadRegister1:inst3.input_data[8]
Instruction[8] => ReadRegister2:inst4.input_data[8]
Instruction[9] => Control:inst1.input_data[9]
Instruction[9] => Imm_Gen:inst2.input_data[9]
Instruction[9] => ReadRegister1:inst3.input_data[9]
Instruction[9] => ReadRegister2:inst4.input_data[9]
Instruction[10] => Control:inst1.input_data[10]
Instruction[10] => Imm_Gen:inst2.input_data[10]
Instruction[10] => ReadRegister1:inst3.input_data[10]
Instruction[10] => ReadRegister2:inst4.input_data[10]
Instruction[11] => Control:inst1.input_data[11]
Instruction[11] => Imm_Gen:inst2.input_data[11]
Instruction[11] => ReadRegister1:inst3.input_data[11]
Instruction[11] => ReadRegister2:inst4.input_data[11]
Instruction[12] => Control:inst1.input_data[12]
Instruction[12] => Imm_Gen:inst2.input_data[12]
Instruction[12] => ReadRegister1:inst3.input_data[12]
Instruction[12] => ReadRegister2:inst4.input_data[12]
Instruction[13] => Control:inst1.input_data[13]
Instruction[13] => Imm_Gen:inst2.input_data[13]
Instruction[13] => ReadRegister1:inst3.input_data[13]
Instruction[13] => ReadRegister2:inst4.input_data[13]
Instruction[14] => Control:inst1.input_data[14]
Instruction[14] => Imm_Gen:inst2.input_data[14]
Instruction[14] => ReadRegister1:inst3.input_data[14]
Instruction[14] => ReadRegister2:inst4.input_data[14]
Instruction[15] => Control:inst1.input_data[15]
Instruction[15] => Imm_Gen:inst2.input_data[15]
Instruction[15] => ReadRegister1:inst3.input_data[15]
Instruction[15] => ReadRegister2:inst4.input_data[15]
Instruction[16] => Control:inst1.input_data[16]
Instruction[16] => Imm_Gen:inst2.input_data[16]
Instruction[16] => ReadRegister1:inst3.input_data[16]
Instruction[16] => ReadRegister2:inst4.input_data[16]
Instruction[17] => Control:inst1.input_data[17]
Instruction[17] => Imm_Gen:inst2.input_data[17]
Instruction[17] => ReadRegister1:inst3.input_data[17]
Instruction[17] => ReadRegister2:inst4.input_data[17]
Instruction[18] => Control:inst1.input_data[18]
Instruction[18] => Imm_Gen:inst2.input_data[18]
Instruction[18] => ReadRegister1:inst3.input_data[18]
Instruction[18] => ReadRegister2:inst4.input_data[18]
Instruction[19] => Control:inst1.input_data[19]
Instruction[19] => Imm_Gen:inst2.input_data[19]
Instruction[19] => ReadRegister1:inst3.input_data[19]
Instruction[19] => ReadRegister2:inst4.input_data[19]
Instruction[20] => Control:inst1.input_data[20]
Instruction[20] => Imm_Gen:inst2.input_data[20]
Instruction[20] => ReadRegister1:inst3.input_data[20]
Instruction[20] => ReadRegister2:inst4.input_data[20]
Instruction[21] => Control:inst1.input_data[21]
Instruction[21] => Imm_Gen:inst2.input_data[21]
Instruction[21] => ReadRegister1:inst3.input_data[21]
Instruction[21] => ReadRegister2:inst4.input_data[21]
Instruction[22] => Control:inst1.input_data[22]
Instruction[22] => Imm_Gen:inst2.input_data[22]
Instruction[22] => ReadRegister1:inst3.input_data[22]
Instruction[22] => ReadRegister2:inst4.input_data[22]
Instruction[23] => Control:inst1.input_data[23]
Instruction[23] => Imm_Gen:inst2.input_data[23]
Instruction[23] => ReadRegister1:inst3.input_data[23]
Instruction[23] => ReadRegister2:inst4.input_data[23]
Instruction[24] => Control:inst1.input_data[24]
Instruction[24] => Imm_Gen:inst2.input_data[24]
Instruction[24] => ReadRegister1:inst3.input_data[24]
Instruction[24] => ReadRegister2:inst4.input_data[24]
Instruction[25] => Control:inst1.input_data[25]
Instruction[25] => Imm_Gen:inst2.input_data[25]
Instruction[25] => ReadRegister1:inst3.input_data[25]
Instruction[25] => ReadRegister2:inst4.input_data[25]
Instruction[26] => Control:inst1.input_data[26]
Instruction[26] => Imm_Gen:inst2.input_data[26]
Instruction[26] => ReadRegister1:inst3.input_data[26]
Instruction[26] => ReadRegister2:inst4.input_data[26]
Instruction[27] => Control:inst1.input_data[27]
Instruction[27] => Imm_Gen:inst2.input_data[27]
Instruction[27] => ReadRegister1:inst3.input_data[27]
Instruction[27] => ReadRegister2:inst4.input_data[27]
Instruction[28] => Control:inst1.input_data[28]
Instruction[28] => Imm_Gen:inst2.input_data[28]
Instruction[28] => ReadRegister1:inst3.input_data[28]
Instruction[28] => ReadRegister2:inst4.input_data[28]
Instruction[29] => Control:inst1.input_data[29]
Instruction[29] => Imm_Gen:inst2.input_data[29]
Instruction[29] => ReadRegister1:inst3.input_data[29]
Instruction[29] => ReadRegister2:inst4.input_data[29]
Instruction[30] => Control:inst1.input_data[30]
Instruction[30] => Imm_Gen:inst2.input_data[30]
Instruction[30] => ReadRegister1:inst3.input_data[30]
Instruction[30] => ReadRegister2:inst4.input_data[30]
Instruction[31] => Control:inst1.input_data[31]
Instruction[31] => Imm_Gen:inst2.input_data[31]
Instruction[31] => ReadRegister1:inst3.input_data[31]
Instruction[31] => ReadRegister2:inst4.input_data[31]
Imm1[0] <= Imm[0].DB_MAX_OUTPUT_PORT_TYPE
Imm1[1] <= Imm[1].DB_MAX_OUTPUT_PORT_TYPE
Imm1[2] <= Imm[2].DB_MAX_OUTPUT_PORT_TYPE
Imm1[3] <= Imm[3].DB_MAX_OUTPUT_PORT_TYPE
Imm1[4] <= Imm[4].DB_MAX_OUTPUT_PORT_TYPE
Imm1[5] <= Imm[5].DB_MAX_OUTPUT_PORT_TYPE
Imm1[6] <= Imm[6].DB_MAX_OUTPUT_PORT_TYPE
Imm1[7] <= Imm[7].DB_MAX_OUTPUT_PORT_TYPE
Imm1[8] <= Imm[8].DB_MAX_OUTPUT_PORT_TYPE
Imm1[9] <= Imm[9].DB_MAX_OUTPUT_PORT_TYPE
Imm1[10] <= Imm[10].DB_MAX_OUTPUT_PORT_TYPE
Imm1[11] <= Imm[11].DB_MAX_OUTPUT_PORT_TYPE
Imm1[12] <= Imm[12].DB_MAX_OUTPUT_PORT_TYPE
Imm1[13] <= Imm[13].DB_MAX_OUTPUT_PORT_TYPE
Imm1[14] <= Imm[14].DB_MAX_OUTPUT_PORT_TYPE
Imm1[15] <= Imm[15].DB_MAX_OUTPUT_PORT_TYPE
Imm1[16] <= Imm[16].DB_MAX_OUTPUT_PORT_TYPE
Imm1[17] <= Imm[17].DB_MAX_OUTPUT_PORT_TYPE
Imm1[18] <= Imm[18].DB_MAX_OUTPUT_PORT_TYPE
Imm1[19] <= Imm[19].DB_MAX_OUTPUT_PORT_TYPE
Imm1[20] <= Imm[20].DB_MAX_OUTPUT_PORT_TYPE
Imm1[21] <= Imm[21].DB_MAX_OUTPUT_PORT_TYPE
Imm1[22] <= Imm[22].DB_MAX_OUTPUT_PORT_TYPE
Imm1[23] <= Imm[23].DB_MAX_OUTPUT_PORT_TYPE
Imm1[24] <= Imm[24].DB_MAX_OUTPUT_PORT_TYPE
Imm1[25] <= Imm[25].DB_MAX_OUTPUT_PORT_TYPE
Imm1[26] <= Imm[26].DB_MAX_OUTPUT_PORT_TYPE
Imm1[27] <= Imm[27].DB_MAX_OUTPUT_PORT_TYPE
Imm1[28] <= Imm[28].DB_MAX_OUTPUT_PORT_TYPE
Imm1[29] <= Imm[29].DB_MAX_OUTPUT_PORT_TYPE
Imm1[30] <= Imm[30].DB_MAX_OUTPUT_PORT_TYPE
Imm1[31] <= Imm[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData1[0] <= register_files:inst.rs1_data[0]
ReadData1[1] <= register_files:inst.rs1_data[1]
ReadData1[2] <= register_files:inst.rs1_data[2]
ReadData1[3] <= register_files:inst.rs1_data[3]
ReadData1[4] <= register_files:inst.rs1_data[4]
ReadData1[5] <= register_files:inst.rs1_data[5]
ReadData1[6] <= register_files:inst.rs1_data[6]
ReadData1[7] <= register_files:inst.rs1_data[7]
ReadData1[8] <= register_files:inst.rs1_data[8]
ReadData1[9] <= register_files:inst.rs1_data[9]
ReadData1[10] <= register_files:inst.rs1_data[10]
ReadData1[11] <= register_files:inst.rs1_data[11]
ReadData1[12] <= register_files:inst.rs1_data[12]
ReadData1[13] <= register_files:inst.rs1_data[13]
ReadData1[14] <= register_files:inst.rs1_data[14]
ReadData1[15] <= register_files:inst.rs1_data[15]
ReadData1[16] <= register_files:inst.rs1_data[16]
ReadData1[17] <= register_files:inst.rs1_data[17]
ReadData1[18] <= register_files:inst.rs1_data[18]
ReadData1[19] <= register_files:inst.rs1_data[19]
ReadData1[20] <= register_files:inst.rs1_data[20]
ReadData1[21] <= register_files:inst.rs1_data[21]
ReadData1[22] <= register_files:inst.rs1_data[22]
ReadData1[23] <= register_files:inst.rs1_data[23]
ReadData1[24] <= register_files:inst.rs1_data[24]
ReadData1[25] <= register_files:inst.rs1_data[25]
ReadData1[26] <= register_files:inst.rs1_data[26]
ReadData1[27] <= register_files:inst.rs1_data[27]
ReadData1[28] <= register_files:inst.rs1_data[28]
ReadData1[29] <= register_files:inst.rs1_data[29]
ReadData1[30] <= register_files:inst.rs1_data[30]
ReadData1[31] <= register_files:inst.rs1_data[31]
CLK => inst6.IN0
WriteSignal => register_files:inst.rd_write
WriteAddress[0] => register_files:inst.rd_addr[0]
WriteAddress[1] => register_files:inst.rd_addr[1]
WriteAddress[2] => register_files:inst.rd_addr[2]
WriteAddress[3] => register_files:inst.rd_addr[3]
WriteAddress[4] => register_files:inst.rd_addr[4]
WriteData[0] => register_files:inst.rd_data[0]
WriteData[1] => register_files:inst.rd_data[1]
WriteData[2] => register_files:inst.rd_data[2]
WriteData[3] => register_files:inst.rd_data[3]
WriteData[4] => register_files:inst.rd_data[4]
WriteData[5] => register_files:inst.rd_data[5]
WriteData[6] => register_files:inst.rd_data[6]
WriteData[7] => register_files:inst.rd_data[7]
WriteData[8] => register_files:inst.rd_data[8]
WriteData[9] => register_files:inst.rd_data[9]
WriteData[10] => register_files:inst.rd_data[10]
WriteData[11] => register_files:inst.rd_data[11]
WriteData[12] => register_files:inst.rd_data[12]
WriteData[13] => register_files:inst.rd_data[13]
WriteData[14] => register_files:inst.rd_data[14]
WriteData[15] => register_files:inst.rd_data[15]
WriteData[16] => register_files:inst.rd_data[16]
WriteData[17] => register_files:inst.rd_data[17]
WriteData[18] => register_files:inst.rd_data[18]
WriteData[19] => register_files:inst.rd_data[19]
WriteData[20] => register_files:inst.rd_data[20]
WriteData[21] => register_files:inst.rd_data[21]
WriteData[22] => register_files:inst.rd_data[22]
WriteData[23] => register_files:inst.rd_data[23]
WriteData[24] => register_files:inst.rd_data[24]
WriteData[25] => register_files:inst.rd_data[25]
WriteData[26] => register_files:inst.rd_data[26]
WriteData[27] => register_files:inst.rd_data[27]
WriteData[28] => register_files:inst.rd_data[28]
WriteData[29] => register_files:inst.rd_data[29]
WriteData[30] => register_files:inst.rd_data[30]
WriteData[31] => register_files:inst.rd_data[31]
ReadData2[0] <= register_files:inst.rs2_data[0]
ReadData2[1] <= register_files:inst.rs2_data[1]
ReadData2[2] <= register_files:inst.rs2_data[2]
ReadData2[3] <= register_files:inst.rs2_data[3]
ReadData2[4] <= register_files:inst.rs2_data[4]
ReadData2[5] <= register_files:inst.rs2_data[5]
ReadData2[6] <= register_files:inst.rs2_data[6]
ReadData2[7] <= register_files:inst.rs2_data[7]
ReadData2[8] <= register_files:inst.rs2_data[8]
ReadData2[9] <= register_files:inst.rs2_data[9]
ReadData2[10] <= register_files:inst.rs2_data[10]
ReadData2[11] <= register_files:inst.rs2_data[11]
ReadData2[12] <= register_files:inst.rs2_data[12]
ReadData2[13] <= register_files:inst.rs2_data[13]
ReadData2[14] <= register_files:inst.rs2_data[14]
ReadData2[15] <= register_files:inst.rs2_data[15]
ReadData2[16] <= register_files:inst.rs2_data[16]
ReadData2[17] <= register_files:inst.rs2_data[17]
ReadData2[18] <= register_files:inst.rs2_data[18]
ReadData2[19] <= register_files:inst.rs2_data[19]
ReadData2[20] <= register_files:inst.rs2_data[20]
ReadData2[21] <= register_files:inst.rs2_data[21]
ReadData2[22] <= register_files:inst.rs2_data[22]
ReadData2[23] <= register_files:inst.rs2_data[23]
ReadData2[24] <= register_files:inst.rs2_data[24]
ReadData2[25] <= register_files:inst.rs2_data[25]
ReadData2[26] <= register_files:inst.rs2_data[26]
ReadData2[27] <= register_files:inst.rs2_data[27]
ReadData2[28] <= register_files:inst.rs2_data[28]
ReadData2[29] <= register_files:inst.rs2_data[29]
ReadData2[30] <= register_files:inst.rs2_data[30]
ReadData2[31] <= register_files:inst.rs2_data[31]


|RISC-V_32bit|ID:inst|Control:inst1
input_data[0] => Mux7.IN134
input_data[0] => Mux6.IN134
input_data[0] => Mux5.IN69
input_data[0] => Mux4.IN134
input_data[0] => Mux3.IN134
input_data[0] => Mux2.IN134
input_data[0] => Mux1.IN134
input_data[0] => Mux0.IN134
input_data[1] => Mux7.IN133
input_data[1] => Mux6.IN133
input_data[1] => Mux5.IN68
input_data[1] => Mux4.IN133
input_data[1] => Mux3.IN133
input_data[1] => Mux2.IN133
input_data[1] => Mux1.IN133
input_data[1] => Mux0.IN133
input_data[2] => Mux7.IN132
input_data[2] => Mux6.IN132
input_data[2] => Mux5.IN67
input_data[2] => Mux4.IN132
input_data[2] => Mux3.IN132
input_data[2] => Mux2.IN132
input_data[2] => Mux1.IN132
input_data[2] => Mux0.IN132
input_data[3] => Mux7.IN131
input_data[3] => Mux6.IN131
input_data[3] => Mux5.IN66
input_data[3] => Mux4.IN131
input_data[3] => Mux3.IN131
input_data[3] => Mux2.IN131
input_data[3] => Mux1.IN131
input_data[3] => Mux0.IN131
input_data[4] => Mux7.IN130
input_data[4] => Mux6.IN130
input_data[4] => Mux5.IN65
input_data[4] => Mux4.IN130
input_data[4] => Mux3.IN130
input_data[4] => Mux2.IN130
input_data[4] => Mux1.IN130
input_data[4] => Mux0.IN130
input_data[5] => Mux7.IN129
input_data[5] => Mux6.IN129
input_data[5] => Mux4.IN129
input_data[5] => Mux3.IN129
input_data[5] => Mux2.IN129
input_data[5] => Mux1.IN129
input_data[5] => Mux0.IN129
input_data[6] => Mux7.IN128
input_data[6] => Mux6.IN128
input_data[6] => Mux5.IN64
input_data[6] => Mux4.IN128
input_data[6] => Mux3.IN128
input_data[6] => Mux2.IN128
input_data[6] => Mux1.IN128
input_data[6] => Mux0.IN128
input_data[7] => ~NO_FANOUT~
input_data[8] => ~NO_FANOUT~
input_data[9] => ~NO_FANOUT~
input_data[10] => ~NO_FANOUT~
input_data[11] => ~NO_FANOUT~
input_data[12] => ~NO_FANOUT~
input_data[13] => ~NO_FANOUT~
input_data[14] => ~NO_FANOUT~
input_data[15] => ~NO_FANOUT~
input_data[16] => ~NO_FANOUT~
input_data[17] => ~NO_FANOUT~
input_data[18] => ~NO_FANOUT~
input_data[19] => ~NO_FANOUT~
input_data[20] => ~NO_FANOUT~
input_data[21] => ~NO_FANOUT~
input_data[22] => ~NO_FANOUT~
input_data[23] => ~NO_FANOUT~
input_data[24] => ~NO_FANOUT~
input_data[25] => ~NO_FANOUT~
input_data[26] => ~NO_FANOUT~
input_data[27] => ~NO_FANOUT~
input_data[28] => ~NO_FANOUT~
input_data[29] => ~NO_FANOUT~
input_data[30] => ~NO_FANOUT~
input_data[31] => ~NO_FANOUT~
output_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID:inst|Imm_Gen:inst2
input_data[0] => Mux31.IN134
input_data[0] => Mux30.IN134
input_data[0] => Mux29.IN134
input_data[0] => Mux28.IN134
input_data[0] => Mux27.IN134
input_data[0] => Mux26.IN134
input_data[0] => Mux25.IN134
input_data[0] => Mux24.IN134
input_data[0] => Mux23.IN134
input_data[0] => Mux22.IN134
input_data[0] => Mux21.IN134
input_data[0] => Mux20.IN134
input_data[0] => Mux19.IN134
input_data[0] => Mux18.IN134
input_data[0] => Mux17.IN134
input_data[0] => Mux16.IN134
input_data[0] => Mux15.IN134
input_data[0] => Mux14.IN134
input_data[0] => Mux13.IN134
input_data[0] => Mux12.IN134
input_data[0] => Mux11.IN134
input_data[0] => Mux10.IN134
input_data[0] => Mux9.IN134
input_data[0] => Mux8.IN134
input_data[0] => Mux7.IN134
input_data[0] => Mux6.IN134
input_data[0] => Mux5.IN134
input_data[0] => Mux4.IN134
input_data[0] => Mux3.IN134
input_data[0] => Mux2.IN134
input_data[0] => Mux1.IN134
input_data[0] => Mux0.IN134
input_data[1] => Mux31.IN133
input_data[1] => Mux30.IN133
input_data[1] => Mux29.IN133
input_data[1] => Mux28.IN133
input_data[1] => Mux27.IN133
input_data[1] => Mux26.IN133
input_data[1] => Mux25.IN133
input_data[1] => Mux24.IN133
input_data[1] => Mux23.IN133
input_data[1] => Mux22.IN133
input_data[1] => Mux21.IN133
input_data[1] => Mux20.IN133
input_data[1] => Mux19.IN133
input_data[1] => Mux18.IN133
input_data[1] => Mux17.IN133
input_data[1] => Mux16.IN133
input_data[1] => Mux15.IN133
input_data[1] => Mux14.IN133
input_data[1] => Mux13.IN133
input_data[1] => Mux12.IN133
input_data[1] => Mux11.IN133
input_data[1] => Mux10.IN133
input_data[1] => Mux9.IN133
input_data[1] => Mux8.IN133
input_data[1] => Mux7.IN133
input_data[1] => Mux6.IN133
input_data[1] => Mux5.IN133
input_data[1] => Mux4.IN133
input_data[1] => Mux3.IN133
input_data[1] => Mux2.IN133
input_data[1] => Mux1.IN133
input_data[1] => Mux0.IN133
input_data[2] => Mux31.IN132
input_data[2] => Mux30.IN132
input_data[2] => Mux29.IN132
input_data[2] => Mux28.IN132
input_data[2] => Mux27.IN132
input_data[2] => Mux26.IN132
input_data[2] => Mux25.IN132
input_data[2] => Mux24.IN132
input_data[2] => Mux23.IN132
input_data[2] => Mux22.IN132
input_data[2] => Mux21.IN132
input_data[2] => Mux20.IN132
input_data[2] => Mux19.IN132
input_data[2] => Mux18.IN132
input_data[2] => Mux17.IN132
input_data[2] => Mux16.IN132
input_data[2] => Mux15.IN132
input_data[2] => Mux14.IN132
input_data[2] => Mux13.IN132
input_data[2] => Mux12.IN132
input_data[2] => Mux11.IN132
input_data[2] => Mux10.IN132
input_data[2] => Mux9.IN132
input_data[2] => Mux8.IN132
input_data[2] => Mux7.IN132
input_data[2] => Mux6.IN132
input_data[2] => Mux5.IN132
input_data[2] => Mux4.IN132
input_data[2] => Mux3.IN132
input_data[2] => Mux2.IN132
input_data[2] => Mux1.IN132
input_data[2] => Mux0.IN132
input_data[3] => Mux31.IN131
input_data[3] => Mux30.IN131
input_data[3] => Mux29.IN131
input_data[3] => Mux28.IN131
input_data[3] => Mux27.IN131
input_data[3] => Mux26.IN131
input_data[3] => Mux25.IN131
input_data[3] => Mux24.IN131
input_data[3] => Mux23.IN131
input_data[3] => Mux22.IN131
input_data[3] => Mux21.IN131
input_data[3] => Mux20.IN131
input_data[3] => Mux19.IN131
input_data[3] => Mux18.IN131
input_data[3] => Mux17.IN131
input_data[3] => Mux16.IN131
input_data[3] => Mux15.IN131
input_data[3] => Mux14.IN131
input_data[3] => Mux13.IN131
input_data[3] => Mux12.IN131
input_data[3] => Mux11.IN131
input_data[3] => Mux10.IN131
input_data[3] => Mux9.IN131
input_data[3] => Mux8.IN131
input_data[3] => Mux7.IN131
input_data[3] => Mux6.IN131
input_data[3] => Mux5.IN131
input_data[3] => Mux4.IN131
input_data[3] => Mux3.IN131
input_data[3] => Mux2.IN131
input_data[3] => Mux1.IN131
input_data[3] => Mux0.IN131
input_data[4] => Mux31.IN130
input_data[4] => Mux30.IN130
input_data[4] => Mux29.IN130
input_data[4] => Mux28.IN130
input_data[4] => Mux27.IN130
input_data[4] => Mux26.IN130
input_data[4] => Mux25.IN130
input_data[4] => Mux24.IN130
input_data[4] => Mux23.IN130
input_data[4] => Mux22.IN130
input_data[4] => Mux21.IN130
input_data[4] => Mux20.IN130
input_data[4] => Mux19.IN130
input_data[4] => Mux18.IN130
input_data[4] => Mux17.IN130
input_data[4] => Mux16.IN130
input_data[4] => Mux15.IN130
input_data[4] => Mux14.IN130
input_data[4] => Mux13.IN130
input_data[4] => Mux12.IN130
input_data[4] => Mux11.IN130
input_data[4] => Mux10.IN130
input_data[4] => Mux9.IN130
input_data[4] => Mux8.IN130
input_data[4] => Mux7.IN130
input_data[4] => Mux6.IN130
input_data[4] => Mux5.IN130
input_data[4] => Mux4.IN130
input_data[4] => Mux3.IN130
input_data[4] => Mux2.IN130
input_data[4] => Mux1.IN130
input_data[4] => Mux0.IN130
input_data[5] => Mux31.IN129
input_data[5] => Mux30.IN129
input_data[5] => Mux29.IN129
input_data[5] => Mux28.IN129
input_data[5] => Mux27.IN129
input_data[5] => Mux26.IN129
input_data[5] => Mux25.IN129
input_data[5] => Mux24.IN129
input_data[5] => Mux23.IN129
input_data[5] => Mux22.IN129
input_data[5] => Mux21.IN129
input_data[5] => Mux20.IN129
input_data[5] => Mux19.IN129
input_data[5] => Mux18.IN129
input_data[5] => Mux17.IN129
input_data[5] => Mux16.IN129
input_data[5] => Mux15.IN129
input_data[5] => Mux14.IN129
input_data[5] => Mux13.IN129
input_data[5] => Mux12.IN129
input_data[5] => Mux11.IN129
input_data[5] => Mux10.IN129
input_data[5] => Mux9.IN129
input_data[5] => Mux8.IN129
input_data[5] => Mux7.IN129
input_data[5] => Mux6.IN129
input_data[5] => Mux5.IN129
input_data[5] => Mux4.IN129
input_data[5] => Mux3.IN129
input_data[5] => Mux2.IN129
input_data[5] => Mux1.IN129
input_data[5] => Mux0.IN129
input_data[6] => Mux31.IN128
input_data[6] => Mux30.IN128
input_data[6] => Mux29.IN128
input_data[6] => Mux28.IN128
input_data[6] => Mux27.IN128
input_data[6] => Mux26.IN128
input_data[6] => Mux25.IN128
input_data[6] => Mux24.IN128
input_data[6] => Mux23.IN128
input_data[6] => Mux22.IN128
input_data[6] => Mux21.IN128
input_data[6] => Mux20.IN128
input_data[6] => Mux19.IN128
input_data[6] => Mux18.IN128
input_data[6] => Mux17.IN128
input_data[6] => Mux16.IN128
input_data[6] => Mux15.IN128
input_data[6] => Mux14.IN128
input_data[6] => Mux13.IN128
input_data[6] => Mux12.IN128
input_data[6] => Mux11.IN128
input_data[6] => Mux10.IN128
input_data[6] => Mux9.IN128
input_data[6] => Mux8.IN128
input_data[6] => Mux7.IN128
input_data[6] => Mux6.IN128
input_data[6] => Mux5.IN128
input_data[6] => Mux4.IN128
input_data[6] => Mux3.IN128
input_data[6] => Mux2.IN128
input_data[6] => Mux1.IN128
input_data[6] => Mux0.IN128
input_data[7] => Mux31.IN126
input_data[7] => Mux31.IN127
input_data[8] => Mux30.IN126
input_data[8] => Mux30.IN127
input_data[9] => Mux29.IN126
input_data[9] => Mux29.IN127
input_data[10] => Mux28.IN126
input_data[10] => Mux28.IN127
input_data[11] => Mux27.IN126
input_data[11] => Mux27.IN127
input_data[12] => ~NO_FANOUT~
input_data[13] => ~NO_FANOUT~
input_data[14] => ~NO_FANOUT~
input_data[15] => ~NO_FANOUT~
input_data[16] => ~NO_FANOUT~
input_data[17] => ~NO_FANOUT~
input_data[18] => ~NO_FANOUT~
input_data[19] => ~NO_FANOUT~
input_data[20] => Mux31.IN125
input_data[21] => Mux30.IN125
input_data[22] => Mux29.IN125
input_data[23] => Mux28.IN125
input_data[24] => Mux27.IN125
input_data[25] => Mux26.IN125
input_data[25] => Mux26.IN126
input_data[25] => Mux26.IN127
input_data[26] => Mux25.IN125
input_data[26] => Mux25.IN126
input_data[26] => Mux25.IN127
input_data[27] => Mux24.IN125
input_data[27] => Mux24.IN126
input_data[27] => Mux24.IN127
input_data[28] => Mux23.IN125
input_data[28] => Mux23.IN126
input_data[28] => Mux23.IN127
input_data[29] => Mux22.IN125
input_data[29] => Mux22.IN126
input_data[29] => Mux22.IN127
input_data[30] => Mux21.IN125
input_data[30] => Mux21.IN126
input_data[30] => Mux21.IN127
input_data[31] => Mux20.IN125
input_data[31] => Mux20.IN126
input_data[31] => Mux20.IN127
input_data[31] => Mux19.IN125
input_data[31] => Mux19.IN126
input_data[31] => Mux19.IN127
input_data[31] => Mux18.IN125
input_data[31] => Mux18.IN126
input_data[31] => Mux18.IN127
input_data[31] => Mux17.IN125
input_data[31] => Mux17.IN126
input_data[31] => Mux17.IN127
input_data[31] => Mux16.IN125
input_data[31] => Mux16.IN126
input_data[31] => Mux16.IN127
input_data[31] => Mux15.IN125
input_data[31] => Mux15.IN126
input_data[31] => Mux15.IN127
input_data[31] => Mux14.IN125
input_data[31] => Mux14.IN126
input_data[31] => Mux14.IN127
input_data[31] => Mux13.IN125
input_data[31] => Mux13.IN126
input_data[31] => Mux13.IN127
input_data[31] => Mux12.IN125
input_data[31] => Mux12.IN126
input_data[31] => Mux12.IN127
input_data[31] => Mux11.IN125
input_data[31] => Mux11.IN126
input_data[31] => Mux11.IN127
input_data[31] => Mux10.IN125
input_data[31] => Mux10.IN126
input_data[31] => Mux10.IN127
input_data[31] => Mux9.IN125
input_data[31] => Mux9.IN126
input_data[31] => Mux9.IN127
input_data[31] => Mux8.IN125
input_data[31] => Mux8.IN126
input_data[31] => Mux8.IN127
input_data[31] => Mux7.IN125
input_data[31] => Mux7.IN126
input_data[31] => Mux7.IN127
input_data[31] => Mux6.IN125
input_data[31] => Mux6.IN126
input_data[31] => Mux6.IN127
input_data[31] => Mux5.IN125
input_data[31] => Mux5.IN126
input_data[31] => Mux5.IN127
input_data[31] => Mux4.IN125
input_data[31] => Mux4.IN126
input_data[31] => Mux4.IN127
input_data[31] => Mux3.IN125
input_data[31] => Mux3.IN126
input_data[31] => Mux3.IN127
input_data[31] => Mux2.IN125
input_data[31] => Mux2.IN126
input_data[31] => Mux2.IN127
input_data[31] => Mux1.IN125
input_data[31] => Mux1.IN126
input_data[31] => Mux1.IN127
input_data[31] => Mux0.IN125
input_data[31] => Mux0.IN126
input_data[31] => Mux0.IN127
output_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID:inst|register_files:inst
clk => rs1_data[31]~reg0.CLK
clk => rs1_data[30]~reg0.CLK
clk => rs1_data[29]~reg0.CLK
clk => rs1_data[28]~reg0.CLK
clk => rs1_data[27]~reg0.CLK
clk => rs1_data[26]~reg0.CLK
clk => rs1_data[25]~reg0.CLK
clk => rs1_data[24]~reg0.CLK
clk => rs1_data[23]~reg0.CLK
clk => rs1_data[22]~reg0.CLK
clk => rs1_data[21]~reg0.CLK
clk => rs1_data[20]~reg0.CLK
clk => rs1_data[19]~reg0.CLK
clk => rs1_data[18]~reg0.CLK
clk => rs1_data[17]~reg0.CLK
clk => rs1_data[16]~reg0.CLK
clk => rs1_data[15]~reg0.CLK
clk => rs1_data[14]~reg0.CLK
clk => rs1_data[13]~reg0.CLK
clk => rs1_data[12]~reg0.CLK
clk => rs1_data[11]~reg0.CLK
clk => rs1_data[10]~reg0.CLK
clk => rs1_data[9]~reg0.CLK
clk => rs1_data[8]~reg0.CLK
clk => rs1_data[7]~reg0.CLK
clk => rs1_data[6]~reg0.CLK
clk => rs1_data[5]~reg0.CLK
clk => rs1_data[4]~reg0.CLK
clk => rs1_data[3]~reg0.CLK
clk => rs1_data[2]~reg0.CLK
clk => rs1_data[1]~reg0.CLK
clk => rs1_data[0]~reg0.CLK
clk => rs2_data[31]~reg0.CLK
clk => rs2_data[30]~reg0.CLK
clk => rs2_data[29]~reg0.CLK
clk => rs2_data[28]~reg0.CLK
clk => rs2_data[27]~reg0.CLK
clk => rs2_data[26]~reg0.CLK
clk => rs2_data[25]~reg0.CLK
clk => rs2_data[24]~reg0.CLK
clk => rs2_data[23]~reg0.CLK
clk => rs2_data[22]~reg0.CLK
clk => rs2_data[21]~reg0.CLK
clk => rs2_data[20]~reg0.CLK
clk => rs2_data[19]~reg0.CLK
clk => rs2_data[18]~reg0.CLK
clk => rs2_data[17]~reg0.CLK
clk => rs2_data[16]~reg0.CLK
clk => rs2_data[15]~reg0.CLK
clk => rs2_data[14]~reg0.CLK
clk => rs2_data[13]~reg0.CLK
clk => rs2_data[12]~reg0.CLK
clk => rs2_data[11]~reg0.CLK
clk => rs2_data[10]~reg0.CLK
clk => rs2_data[9]~reg0.CLK
clk => rs2_data[8]~reg0.CLK
clk => rs2_data[7]~reg0.CLK
clk => rs2_data[6]~reg0.CLK
clk => rs2_data[5]~reg0.CLK
clk => rs2_data[4]~reg0.CLK
clk => rs2_data[3]~reg0.CLK
clk => rs2_data[2]~reg0.CLK
clk => rs2_data[1]~reg0.CLK
clk => rs2_data[0]~reg0.CLK
clk => registers~36.CLK
clk => registers~35.CLK
clk => registers~34.CLK
clk => registers~33.CLK
clk => registers~32.CLK
clk => registers~31.CLK
clk => registers~30.CLK
clk => registers~29.CLK
clk => registers~28.CLK
clk => registers~27.CLK
clk => registers~26.CLK
clk => registers~25.CLK
clk => registers~24.CLK
clk => registers~23.CLK
clk => registers~22.CLK
clk => registers~21.CLK
clk => registers~20.CLK
clk => registers~19.CLK
clk => registers~18.CLK
clk => registers~17.CLK
clk => registers~16.CLK
clk => registers~15.CLK
clk => registers~14.CLK
clk => registers~13.CLK
clk => registers~12.CLK
clk => registers~11.CLK
clk => registers~10.CLK
clk => registers~9.CLK
clk => registers~8.CLK
clk => registers~7.CLK
clk => registers~6.CLK
clk => registers~5.CLK
clk => registers~4.CLK
clk => registers~3.CLK
clk => registers~2.CLK
clk => registers~1.CLK
clk => registers~0.CLK
clk => registers~37.CLK
clk => \regfile:registers.CLK0
rs1_addr[0] => \regfile:registers.RADDR
rs1_addr[1] => \regfile:registers.RADDR1
rs1_addr[2] => \regfile:registers.RADDR2
rs1_addr[3] => \regfile:registers.RADDR3
rs1_addr[4] => \regfile:registers.RADDR4
rs1_data[0] <= rs1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[1] <= rs1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[2] <= rs1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[3] <= rs1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[4] <= rs1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[5] <= rs1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[6] <= rs1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[7] <= rs1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[8] <= rs1_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[9] <= rs1_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[10] <= rs1_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[11] <= rs1_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[12] <= rs1_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[13] <= rs1_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[14] <= rs1_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[15] <= rs1_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[16] <= rs1_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[17] <= rs1_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[18] <= rs1_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[19] <= rs1_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[20] <= rs1_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[21] <= rs1_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[22] <= rs1_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[23] <= rs1_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[24] <= rs1_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[25] <= rs1_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[26] <= rs1_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[27] <= rs1_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[28] <= rs1_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[29] <= rs1_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[30] <= rs1_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[31] <= rs1_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_addr[0] => \regfile:registers.PORTBRADDR
rs2_addr[1] => \regfile:registers.PORTBRADDR1
rs2_addr[2] => \regfile:registers.PORTBRADDR2
rs2_addr[3] => \regfile:registers.PORTBRADDR3
rs2_addr[4] => \regfile:registers.PORTBRADDR4
rs2_data[0] <= rs2_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[1] <= rs2_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[2] <= rs2_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[3] <= rs2_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[4] <= rs2_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[5] <= rs2_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[6] <= rs2_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[7] <= rs2_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[8] <= rs2_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[9] <= rs2_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[10] <= rs2_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[11] <= rs2_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[12] <= rs2_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[13] <= rs2_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[14] <= rs2_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[15] <= rs2_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[16] <= rs2_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[17] <= rs2_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[18] <= rs2_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[19] <= rs2_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[20] <= rs2_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[21] <= rs2_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[22] <= rs2_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[23] <= rs2_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[24] <= rs2_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[25] <= rs2_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[26] <= rs2_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[27] <= rs2_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[28] <= rs2_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[29] <= rs2_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[30] <= rs2_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[31] <= rs2_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] => registers~4.DATAIN
rd_addr[0] => Equal0.IN4
rd_addr[0] => \regfile:registers.WADDR
rd_addr[1] => registers~3.DATAIN
rd_addr[1] => Equal0.IN3
rd_addr[1] => \regfile:registers.WADDR1
rd_addr[2] => registers~2.DATAIN
rd_addr[2] => Equal0.IN2
rd_addr[2] => \regfile:registers.WADDR2
rd_addr[3] => registers~1.DATAIN
rd_addr[3] => Equal0.IN1
rd_addr[3] => \regfile:registers.WADDR3
rd_addr[4] => registers~0.DATAIN
rd_addr[4] => Equal0.IN0
rd_addr[4] => \regfile:registers.WADDR4
rd_data[0] => registers~36.DATAIN
rd_data[0] => \regfile:registers.DATAIN
rd_data[1] => registers~35.DATAIN
rd_data[1] => \regfile:registers.DATAIN1
rd_data[2] => registers~34.DATAIN
rd_data[2] => \regfile:registers.DATAIN2
rd_data[3] => registers~33.DATAIN
rd_data[3] => \regfile:registers.DATAIN3
rd_data[4] => registers~32.DATAIN
rd_data[4] => \regfile:registers.DATAIN4
rd_data[5] => registers~31.DATAIN
rd_data[5] => \regfile:registers.DATAIN5
rd_data[6] => registers~30.DATAIN
rd_data[6] => \regfile:registers.DATAIN6
rd_data[7] => registers~29.DATAIN
rd_data[7] => \regfile:registers.DATAIN7
rd_data[8] => registers~28.DATAIN
rd_data[8] => \regfile:registers.DATAIN8
rd_data[9] => registers~27.DATAIN
rd_data[9] => \regfile:registers.DATAIN9
rd_data[10] => registers~26.DATAIN
rd_data[10] => \regfile:registers.DATAIN10
rd_data[11] => registers~25.DATAIN
rd_data[11] => \regfile:registers.DATAIN11
rd_data[12] => registers~24.DATAIN
rd_data[12] => \regfile:registers.DATAIN12
rd_data[13] => registers~23.DATAIN
rd_data[13] => \regfile:registers.DATAIN13
rd_data[14] => registers~22.DATAIN
rd_data[14] => \regfile:registers.DATAIN14
rd_data[15] => registers~21.DATAIN
rd_data[15] => \regfile:registers.DATAIN15
rd_data[16] => registers~20.DATAIN
rd_data[16] => \regfile:registers.DATAIN16
rd_data[17] => registers~19.DATAIN
rd_data[17] => \regfile:registers.DATAIN17
rd_data[18] => registers~18.DATAIN
rd_data[18] => \regfile:registers.DATAIN18
rd_data[19] => registers~17.DATAIN
rd_data[19] => \regfile:registers.DATAIN19
rd_data[20] => registers~16.DATAIN
rd_data[20] => \regfile:registers.DATAIN20
rd_data[21] => registers~15.DATAIN
rd_data[21] => \regfile:registers.DATAIN21
rd_data[22] => registers~14.DATAIN
rd_data[22] => \regfile:registers.DATAIN22
rd_data[23] => registers~13.DATAIN
rd_data[23] => \regfile:registers.DATAIN23
rd_data[24] => registers~12.DATAIN
rd_data[24] => \regfile:registers.DATAIN24
rd_data[25] => registers~11.DATAIN
rd_data[25] => \regfile:registers.DATAIN25
rd_data[26] => registers~10.DATAIN
rd_data[26] => \regfile:registers.DATAIN26
rd_data[27] => registers~9.DATAIN
rd_data[27] => \regfile:registers.DATAIN27
rd_data[28] => registers~8.DATAIN
rd_data[28] => \regfile:registers.DATAIN28
rd_data[29] => registers~7.DATAIN
rd_data[29] => \regfile:registers.DATAIN29
rd_data[30] => registers~6.DATAIN
rd_data[30] => \regfile:registers.DATAIN30
rd_data[31] => registers~5.DATAIN
rd_data[31] => \regfile:registers.DATAIN31
rd_write => regfile~0.IN1


|RISC-V_32bit|ID:inst|ReadRegister1:inst3
input_data[0] => ~NO_FANOUT~
input_data[1] => ~NO_FANOUT~
input_data[2] => ~NO_FANOUT~
input_data[3] => ~NO_FANOUT~
input_data[4] => ~NO_FANOUT~
input_data[5] => ~NO_FANOUT~
input_data[6] => ~NO_FANOUT~
input_data[7] => ~NO_FANOUT~
input_data[8] => ~NO_FANOUT~
input_data[9] => ~NO_FANOUT~
input_data[10] => ~NO_FANOUT~
input_data[11] => ~NO_FANOUT~
input_data[12] => ~NO_FANOUT~
input_data[13] => ~NO_FANOUT~
input_data[14] => ~NO_FANOUT~
input_data[15] => output_data[0].DATAIN
input_data[16] => output_data[1].DATAIN
input_data[17] => output_data[2].DATAIN
input_data[18] => output_data[3].DATAIN
input_data[19] => output_data[4].DATAIN
input_data[20] => ~NO_FANOUT~
input_data[21] => ~NO_FANOUT~
input_data[22] => ~NO_FANOUT~
input_data[23] => ~NO_FANOUT~
input_data[24] => ~NO_FANOUT~
input_data[25] => ~NO_FANOUT~
input_data[26] => ~NO_FANOUT~
input_data[27] => ~NO_FANOUT~
input_data[28] => ~NO_FANOUT~
input_data[29] => ~NO_FANOUT~
input_data[30] => ~NO_FANOUT~
input_data[31] => ~NO_FANOUT~
output_data[0] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= input_data[16].DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= input_data[17].DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= input_data[18].DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= input_data[19].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|ID:inst|ReadRegister2:inst4
input_data[0] => ~NO_FANOUT~
input_data[1] => ~NO_FANOUT~
input_data[2] => ~NO_FANOUT~
input_data[3] => ~NO_FANOUT~
input_data[4] => ~NO_FANOUT~
input_data[5] => ~NO_FANOUT~
input_data[6] => ~NO_FANOUT~
input_data[7] => ~NO_FANOUT~
input_data[8] => ~NO_FANOUT~
input_data[9] => ~NO_FANOUT~
input_data[10] => ~NO_FANOUT~
input_data[11] => ~NO_FANOUT~
input_data[12] => ~NO_FANOUT~
input_data[13] => ~NO_FANOUT~
input_data[14] => ~NO_FANOUT~
input_data[15] => ~NO_FANOUT~
input_data[16] => ~NO_FANOUT~
input_data[17] => ~NO_FANOUT~
input_data[18] => ~NO_FANOUT~
input_data[19] => ~NO_FANOUT~
input_data[20] => output_data[0].DATAIN
input_data[21] => output_data[1].DATAIN
input_data[22] => output_data[2].DATAIN
input_data[23] => output_data[3].DATAIN
input_data[24] => output_data[4].DATAIN
input_data[25] => ~NO_FANOUT~
input_data[26] => ~NO_FANOUT~
input_data[27] => ~NO_FANOUT~
input_data[28] => ~NO_FANOUT~
input_data[29] => ~NO_FANOUT~
input_data[30] => ~NO_FANOUT~
input_data[31] => ~NO_FANOUT~
output_data[0] <= input_data[20].DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= input_data[21].DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= input_data[22].DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= input_data[23].DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= input_data[24].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|MEM_WB:inst13
ALUResult_out[0] <= DFF32:inst6.Q[0]
ALUResult_out[1] <= DFF32:inst6.Q[1]
ALUResult_out[2] <= DFF32:inst6.Q[2]
ALUResult_out[3] <= DFF32:inst6.Q[3]
ALUResult_out[4] <= DFF32:inst6.Q[4]
ALUResult_out[5] <= DFF32:inst6.Q[5]
ALUResult_out[6] <= DFF32:inst6.Q[6]
ALUResult_out[7] <= DFF32:inst6.Q[7]
ALUResult_out[8] <= DFF32:inst6.Q[8]
ALUResult_out[9] <= DFF32:inst6.Q[9]
ALUResult_out[10] <= DFF32:inst6.Q[10]
ALUResult_out[11] <= DFF32:inst6.Q[11]
ALUResult_out[12] <= DFF32:inst6.Q[12]
ALUResult_out[13] <= DFF32:inst6.Q[13]
ALUResult_out[14] <= DFF32:inst6.Q[14]
ALUResult_out[15] <= DFF32:inst6.Q[15]
ALUResult_out[16] <= DFF32:inst6.Q[16]
ALUResult_out[17] <= DFF32:inst6.Q[17]
ALUResult_out[18] <= DFF32:inst6.Q[18]
ALUResult_out[19] <= DFF32:inst6.Q[19]
ALUResult_out[20] <= DFF32:inst6.Q[20]
ALUResult_out[21] <= DFF32:inst6.Q[21]
ALUResult_out[22] <= DFF32:inst6.Q[22]
ALUResult_out[23] <= DFF32:inst6.Q[23]
ALUResult_out[24] <= DFF32:inst6.Q[24]
ALUResult_out[25] <= DFF32:inst6.Q[25]
ALUResult_out[26] <= DFF32:inst6.Q[26]
ALUResult_out[27] <= DFF32:inst6.Q[27]
ALUResult_out[28] <= DFF32:inst6.Q[28]
ALUResult_out[29] <= DFF32:inst6.Q[29]
ALUResult_out[30] <= DFF32:inst6.Q[30]
ALUResult_out[31] <= DFF32:inst6.Q[31]
CLK => DFF32:inst6.CLK
CLK => DFF32:inst7.CLK
CLK => DFF2:inst.CLK
CLK => DFF5:inst8.CLK
ALUResult_in[0] => DFF32:inst6.D[0]
ALUResult_in[1] => DFF32:inst6.D[1]
ALUResult_in[2] => DFF32:inst6.D[2]
ALUResult_in[3] => DFF32:inst6.D[3]
ALUResult_in[4] => DFF32:inst6.D[4]
ALUResult_in[5] => DFF32:inst6.D[5]
ALUResult_in[6] => DFF32:inst6.D[6]
ALUResult_in[7] => DFF32:inst6.D[7]
ALUResult_in[8] => DFF32:inst6.D[8]
ALUResult_in[9] => DFF32:inst6.D[9]
ALUResult_in[10] => DFF32:inst6.D[10]
ALUResult_in[11] => DFF32:inst6.D[11]
ALUResult_in[12] => DFF32:inst6.D[12]
ALUResult_in[13] => DFF32:inst6.D[13]
ALUResult_in[14] => DFF32:inst6.D[14]
ALUResult_in[15] => DFF32:inst6.D[15]
ALUResult_in[16] => DFF32:inst6.D[16]
ALUResult_in[17] => DFF32:inst6.D[17]
ALUResult_in[18] => DFF32:inst6.D[18]
ALUResult_in[19] => DFF32:inst6.D[19]
ALUResult_in[20] => DFF32:inst6.D[20]
ALUResult_in[21] => DFF32:inst6.D[21]
ALUResult_in[22] => DFF32:inst6.D[22]
ALUResult_in[23] => DFF32:inst6.D[23]
ALUResult_in[24] => DFF32:inst6.D[24]
ALUResult_in[25] => DFF32:inst6.D[25]
ALUResult_in[26] => DFF32:inst6.D[26]
ALUResult_in[27] => DFF32:inst6.D[27]
ALUResult_in[28] => DFF32:inst6.D[28]
ALUResult_in[29] => DFF32:inst6.D[29]
ALUResult_in[30] => DFF32:inst6.D[30]
ALUResult_in[31] => DFF32:inst6.D[31]
ReadData_out[0] <= DFF32:inst7.Q[0]
ReadData_out[1] <= DFF32:inst7.Q[1]
ReadData_out[2] <= DFF32:inst7.Q[2]
ReadData_out[3] <= DFF32:inst7.Q[3]
ReadData_out[4] <= DFF32:inst7.Q[4]
ReadData_out[5] <= DFF32:inst7.Q[5]
ReadData_out[6] <= DFF32:inst7.Q[6]
ReadData_out[7] <= DFF32:inst7.Q[7]
ReadData_out[8] <= DFF32:inst7.Q[8]
ReadData_out[9] <= DFF32:inst7.Q[9]
ReadData_out[10] <= DFF32:inst7.Q[10]
ReadData_out[11] <= DFF32:inst7.Q[11]
ReadData_out[12] <= DFF32:inst7.Q[12]
ReadData_out[13] <= DFF32:inst7.Q[13]
ReadData_out[14] <= DFF32:inst7.Q[14]
ReadData_out[15] <= DFF32:inst7.Q[15]
ReadData_out[16] <= DFF32:inst7.Q[16]
ReadData_out[17] <= DFF32:inst7.Q[17]
ReadData_out[18] <= DFF32:inst7.Q[18]
ReadData_out[19] <= DFF32:inst7.Q[19]
ReadData_out[20] <= DFF32:inst7.Q[20]
ReadData_out[21] <= DFF32:inst7.Q[21]
ReadData_out[22] <= DFF32:inst7.Q[22]
ReadData_out[23] <= DFF32:inst7.Q[23]
ReadData_out[24] <= DFF32:inst7.Q[24]
ReadData_out[25] <= DFF32:inst7.Q[25]
ReadData_out[26] <= DFF32:inst7.Q[26]
ReadData_out[27] <= DFF32:inst7.Q[27]
ReadData_out[28] <= DFF32:inst7.Q[28]
ReadData_out[29] <= DFF32:inst7.Q[29]
ReadData_out[30] <= DFF32:inst7.Q[30]
ReadData_out[31] <= DFF32:inst7.Q[31]
ReadData_in[0] => DFF32:inst7.D[0]
ReadData_in[1] => DFF32:inst7.D[1]
ReadData_in[2] => DFF32:inst7.D[2]
ReadData_in[3] => DFF32:inst7.D[3]
ReadData_in[4] => DFF32:inst7.D[4]
ReadData_in[5] => DFF32:inst7.D[5]
ReadData_in[6] => DFF32:inst7.D[6]
ReadData_in[7] => DFF32:inst7.D[7]
ReadData_in[8] => DFF32:inst7.D[8]
ReadData_in[9] => DFF32:inst7.D[9]
ReadData_in[10] => DFF32:inst7.D[10]
ReadData_in[11] => DFF32:inst7.D[11]
ReadData_in[12] => DFF32:inst7.D[12]
ReadData_in[13] => DFF32:inst7.D[13]
ReadData_in[14] => DFF32:inst7.D[14]
ReadData_in[15] => DFF32:inst7.D[15]
ReadData_in[16] => DFF32:inst7.D[16]
ReadData_in[17] => DFF32:inst7.D[17]
ReadData_in[18] => DFF32:inst7.D[18]
ReadData_in[19] => DFF32:inst7.D[19]
ReadData_in[20] => DFF32:inst7.D[20]
ReadData_in[21] => DFF32:inst7.D[21]
ReadData_in[22] => DFF32:inst7.D[22]
ReadData_in[23] => DFF32:inst7.D[23]
ReadData_in[24] => DFF32:inst7.D[24]
ReadData_in[25] => DFF32:inst7.D[25]
ReadData_in[26] => DFF32:inst7.D[26]
ReadData_in[27] => DFF32:inst7.D[27]
ReadData_in[28] => DFF32:inst7.D[28]
ReadData_in[29] => DFF32:inst7.D[29]
ReadData_in[30] => DFF32:inst7.D[30]
ReadData_in[31] => DFF32:inst7.D[31]
WB_out[0] <= DFF2:inst.Q[0]
WB_out[1] <= DFF2:inst.Q[1]
WB_in[0] => DFF2:inst.D[0]
WB_in[1] => DFF2:inst.D[1]
WriteAddress_out[0] <= DFF5:inst8.Q[0]
WriteAddress_out[1] <= DFF5:inst8.Q[1]
WriteAddress_out[2] <= DFF5:inst8.Q[2]
WriteAddress_out[3] <= DFF5:inst8.Q[3]
WriteAddress_out[4] <= DFF5:inst8.Q[4]
WriteAddress_in[0] => DFF5:inst8.D[0]
WriteAddress_in[1] => DFF5:inst8.D[1]
WriteAddress_in[2] => DFF5:inst8.D[2]
WriteAddress_in[3] => DFF5:inst8.D[3]
WriteAddress_in[4] => DFF5:inst8.D[4]


|RISC-V_32bit|MEM_WB:inst13|DFF32:inst6
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|MEM_WB:inst13|DFF32:inst7
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|MEM_WB:inst13|DFF2:inst
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|MEM_WB:inst13|DFF5:inst8
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8
Zero_out <= DFF1:inst2.Q
CLK => DFF1:inst2.CLK
CLK => DFF32:inst4.CLK
CLK => DFF32:inst5.CLK
CLK => DFF3:inst1.CLK
CLK => DFF32:inst6.CLK
CLK => DFF2:inst.CLK
CLK => DFF5:inst8.CLK
Zero_in => DFF1:inst2.D
AddSum_out[0] <= DFF32:inst4.Q[0]
AddSum_out[1] <= DFF32:inst4.Q[1]
AddSum_out[2] <= DFF32:inst4.Q[2]
AddSum_out[3] <= DFF32:inst4.Q[3]
AddSum_out[4] <= DFF32:inst4.Q[4]
AddSum_out[5] <= DFF32:inst4.Q[5]
AddSum_out[6] <= DFF32:inst4.Q[6]
AddSum_out[7] <= DFF32:inst4.Q[7]
AddSum_out[8] <= DFF32:inst4.Q[8]
AddSum_out[9] <= DFF32:inst4.Q[9]
AddSum_out[10] <= DFF32:inst4.Q[10]
AddSum_out[11] <= DFF32:inst4.Q[11]
AddSum_out[12] <= DFF32:inst4.Q[12]
AddSum_out[13] <= DFF32:inst4.Q[13]
AddSum_out[14] <= DFF32:inst4.Q[14]
AddSum_out[15] <= DFF32:inst4.Q[15]
AddSum_out[16] <= DFF32:inst4.Q[16]
AddSum_out[17] <= DFF32:inst4.Q[17]
AddSum_out[18] <= DFF32:inst4.Q[18]
AddSum_out[19] <= DFF32:inst4.Q[19]
AddSum_out[20] <= DFF32:inst4.Q[20]
AddSum_out[21] <= DFF32:inst4.Q[21]
AddSum_out[22] <= DFF32:inst4.Q[22]
AddSum_out[23] <= DFF32:inst4.Q[23]
AddSum_out[24] <= DFF32:inst4.Q[24]
AddSum_out[25] <= DFF32:inst4.Q[25]
AddSum_out[26] <= DFF32:inst4.Q[26]
AddSum_out[27] <= DFF32:inst4.Q[27]
AddSum_out[28] <= DFF32:inst4.Q[28]
AddSum_out[29] <= DFF32:inst4.Q[29]
AddSum_out[30] <= DFF32:inst4.Q[30]
AddSum_out[31] <= DFF32:inst4.Q[31]
AddSum_in[0] => DFF32:inst4.D[0]
AddSum_in[1] => DFF32:inst4.D[1]
AddSum_in[2] => DFF32:inst4.D[2]
AddSum_in[3] => DFF32:inst4.D[3]
AddSum_in[4] => DFF32:inst4.D[4]
AddSum_in[5] => DFF32:inst4.D[5]
AddSum_in[6] => DFF32:inst4.D[6]
AddSum_in[7] => DFF32:inst4.D[7]
AddSum_in[8] => DFF32:inst4.D[8]
AddSum_in[9] => DFF32:inst4.D[9]
AddSum_in[10] => DFF32:inst4.D[10]
AddSum_in[11] => DFF32:inst4.D[11]
AddSum_in[12] => DFF32:inst4.D[12]
AddSum_in[13] => DFF32:inst4.D[13]
AddSum_in[14] => DFF32:inst4.D[14]
AddSum_in[15] => DFF32:inst4.D[15]
AddSum_in[16] => DFF32:inst4.D[16]
AddSum_in[17] => DFF32:inst4.D[17]
AddSum_in[18] => DFF32:inst4.D[18]
AddSum_in[19] => DFF32:inst4.D[19]
AddSum_in[20] => DFF32:inst4.D[20]
AddSum_in[21] => DFF32:inst4.D[21]
AddSum_in[22] => DFF32:inst4.D[22]
AddSum_in[23] => DFF32:inst4.D[23]
AddSum_in[24] => DFF32:inst4.D[24]
AddSum_in[25] => DFF32:inst4.D[25]
AddSum_in[26] => DFF32:inst4.D[26]
AddSum_in[27] => DFF32:inst4.D[27]
AddSum_in[28] => DFF32:inst4.D[28]
AddSum_in[29] => DFF32:inst4.D[29]
AddSum_in[30] => DFF32:inst4.D[30]
AddSum_in[31] => DFF32:inst4.D[31]
ALUResult_out[0] <= DFF32:inst5.Q[0]
ALUResult_out[1] <= DFF32:inst5.Q[1]
ALUResult_out[2] <= DFF32:inst5.Q[2]
ALUResult_out[3] <= DFF32:inst5.Q[3]
ALUResult_out[4] <= DFF32:inst5.Q[4]
ALUResult_out[5] <= DFF32:inst5.Q[5]
ALUResult_out[6] <= DFF32:inst5.Q[6]
ALUResult_out[7] <= DFF32:inst5.Q[7]
ALUResult_out[8] <= DFF32:inst5.Q[8]
ALUResult_out[9] <= DFF32:inst5.Q[9]
ALUResult_out[10] <= DFF32:inst5.Q[10]
ALUResult_out[11] <= DFF32:inst5.Q[11]
ALUResult_out[12] <= DFF32:inst5.Q[12]
ALUResult_out[13] <= DFF32:inst5.Q[13]
ALUResult_out[14] <= DFF32:inst5.Q[14]
ALUResult_out[15] <= DFF32:inst5.Q[15]
ALUResult_out[16] <= DFF32:inst5.Q[16]
ALUResult_out[17] <= DFF32:inst5.Q[17]
ALUResult_out[18] <= DFF32:inst5.Q[18]
ALUResult_out[19] <= DFF32:inst5.Q[19]
ALUResult_out[20] <= DFF32:inst5.Q[20]
ALUResult_out[21] <= DFF32:inst5.Q[21]
ALUResult_out[22] <= DFF32:inst5.Q[22]
ALUResult_out[23] <= DFF32:inst5.Q[23]
ALUResult_out[24] <= DFF32:inst5.Q[24]
ALUResult_out[25] <= DFF32:inst5.Q[25]
ALUResult_out[26] <= DFF32:inst5.Q[26]
ALUResult_out[27] <= DFF32:inst5.Q[27]
ALUResult_out[28] <= DFF32:inst5.Q[28]
ALUResult_out[29] <= DFF32:inst5.Q[29]
ALUResult_out[30] <= DFF32:inst5.Q[30]
ALUResult_out[31] <= DFF32:inst5.Q[31]
ALUResult_in[0] => DFF32:inst5.D[0]
ALUResult_in[1] => DFF32:inst5.D[1]
ALUResult_in[2] => DFF32:inst5.D[2]
ALUResult_in[3] => DFF32:inst5.D[3]
ALUResult_in[4] => DFF32:inst5.D[4]
ALUResult_in[5] => DFF32:inst5.D[5]
ALUResult_in[6] => DFF32:inst5.D[6]
ALUResult_in[7] => DFF32:inst5.D[7]
ALUResult_in[8] => DFF32:inst5.D[8]
ALUResult_in[9] => DFF32:inst5.D[9]
ALUResult_in[10] => DFF32:inst5.D[10]
ALUResult_in[11] => DFF32:inst5.D[11]
ALUResult_in[12] => DFF32:inst5.D[12]
ALUResult_in[13] => DFF32:inst5.D[13]
ALUResult_in[14] => DFF32:inst5.D[14]
ALUResult_in[15] => DFF32:inst5.D[15]
ALUResult_in[16] => DFF32:inst5.D[16]
ALUResult_in[17] => DFF32:inst5.D[17]
ALUResult_in[18] => DFF32:inst5.D[18]
ALUResult_in[19] => DFF32:inst5.D[19]
ALUResult_in[20] => DFF32:inst5.D[20]
ALUResult_in[21] => DFF32:inst5.D[21]
ALUResult_in[22] => DFF32:inst5.D[22]
ALUResult_in[23] => DFF32:inst5.D[23]
ALUResult_in[24] => DFF32:inst5.D[24]
ALUResult_in[25] => DFF32:inst5.D[25]
ALUResult_in[26] => DFF32:inst5.D[26]
ALUResult_in[27] => DFF32:inst5.D[27]
ALUResult_in[28] => DFF32:inst5.D[28]
ALUResult_in[29] => DFF32:inst5.D[29]
ALUResult_in[30] => DFF32:inst5.D[30]
ALUResult_in[31] => DFF32:inst5.D[31]
M_out[0] <= DFF3:inst1.Q[0]
M_out[1] <= DFF3:inst1.Q[1]
M_out[2] <= DFF3:inst1.Q[2]
M_in[0] => DFF3:inst1.D[0]
M_in[1] => DFF3:inst1.D[1]
M_in[2] => DFF3:inst1.D[2]
ReadData_out2[0] <= DFF32:inst6.Q[0]
ReadData_out2[1] <= DFF32:inst6.Q[1]
ReadData_out2[2] <= DFF32:inst6.Q[2]
ReadData_out2[3] <= DFF32:inst6.Q[3]
ReadData_out2[4] <= DFF32:inst6.Q[4]
ReadData_out2[5] <= DFF32:inst6.Q[5]
ReadData_out2[6] <= DFF32:inst6.Q[6]
ReadData_out2[7] <= DFF32:inst6.Q[7]
ReadData_out2[8] <= DFF32:inst6.Q[8]
ReadData_out2[9] <= DFF32:inst6.Q[9]
ReadData_out2[10] <= DFF32:inst6.Q[10]
ReadData_out2[11] <= DFF32:inst6.Q[11]
ReadData_out2[12] <= DFF32:inst6.Q[12]
ReadData_out2[13] <= DFF32:inst6.Q[13]
ReadData_out2[14] <= DFF32:inst6.Q[14]
ReadData_out2[15] <= DFF32:inst6.Q[15]
ReadData_out2[16] <= DFF32:inst6.Q[16]
ReadData_out2[17] <= DFF32:inst6.Q[17]
ReadData_out2[18] <= DFF32:inst6.Q[18]
ReadData_out2[19] <= DFF32:inst6.Q[19]
ReadData_out2[20] <= DFF32:inst6.Q[20]
ReadData_out2[21] <= DFF32:inst6.Q[21]
ReadData_out2[22] <= DFF32:inst6.Q[22]
ReadData_out2[23] <= DFF32:inst6.Q[23]
ReadData_out2[24] <= DFF32:inst6.Q[24]
ReadData_out2[25] <= DFF32:inst6.Q[25]
ReadData_out2[26] <= DFF32:inst6.Q[26]
ReadData_out2[27] <= DFF32:inst6.Q[27]
ReadData_out2[28] <= DFF32:inst6.Q[28]
ReadData_out2[29] <= DFF32:inst6.Q[29]
ReadData_out2[30] <= DFF32:inst6.Q[30]
ReadData_out2[31] <= DFF32:inst6.Q[31]
ReadData_in2[0] => DFF32:inst6.D[0]
ReadData_in2[1] => DFF32:inst6.D[1]
ReadData_in2[2] => DFF32:inst6.D[2]
ReadData_in2[3] => DFF32:inst6.D[3]
ReadData_in2[4] => DFF32:inst6.D[4]
ReadData_in2[5] => DFF32:inst6.D[5]
ReadData_in2[6] => DFF32:inst6.D[6]
ReadData_in2[7] => DFF32:inst6.D[7]
ReadData_in2[8] => DFF32:inst6.D[8]
ReadData_in2[9] => DFF32:inst6.D[9]
ReadData_in2[10] => DFF32:inst6.D[10]
ReadData_in2[11] => DFF32:inst6.D[11]
ReadData_in2[12] => DFF32:inst6.D[12]
ReadData_in2[13] => DFF32:inst6.D[13]
ReadData_in2[14] => DFF32:inst6.D[14]
ReadData_in2[15] => DFF32:inst6.D[15]
ReadData_in2[16] => DFF32:inst6.D[16]
ReadData_in2[17] => DFF32:inst6.D[17]
ReadData_in2[18] => DFF32:inst6.D[18]
ReadData_in2[19] => DFF32:inst6.D[19]
ReadData_in2[20] => DFF32:inst6.D[20]
ReadData_in2[21] => DFF32:inst6.D[21]
ReadData_in2[22] => DFF32:inst6.D[22]
ReadData_in2[23] => DFF32:inst6.D[23]
ReadData_in2[24] => DFF32:inst6.D[24]
ReadData_in2[25] => DFF32:inst6.D[25]
ReadData_in2[26] => DFF32:inst6.D[26]
ReadData_in2[27] => DFF32:inst6.D[27]
ReadData_in2[28] => DFF32:inst6.D[28]
ReadData_in2[29] => DFF32:inst6.D[29]
ReadData_in2[30] => DFF32:inst6.D[30]
ReadData_in2[31] => DFF32:inst6.D[31]
WB_out[0] <= DFF2:inst.Q[0]
WB_out[1] <= DFF2:inst.Q[1]
WB_in[0] => DFF2:inst.D[0]
WB_in[1] => DFF2:inst.D[1]
WriteAddress_out[0] <= DFF5:inst8.Q[0]
WriteAddress_out[1] <= DFF5:inst8.Q[1]
WriteAddress_out[2] <= DFF5:inst8.Q[2]
WriteAddress_out[3] <= DFF5:inst8.Q[3]
WriteAddress_out[4] <= DFF5:inst8.Q[4]
WriteAddress_in[0] => DFF5:inst8.D[0]
WriteAddress_in[1] => DFF5:inst8.D[1]
WriteAddress_in[2] => DFF5:inst8.D[2]
WriteAddress_in[3] => DFF5:inst8.D[3]
WriteAddress_in[4] => DFF5:inst8.D[4]


|RISC-V_32bit|EXE_WB:inst8|DFF1:inst2
CLK => Q1.CLK
D => Q1.DATAIN
Q <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8|DFF32:inst4
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8|DFF32:inst5
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8|DFF3:inst1
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8|DFF32:inst6
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8|DFF2:inst
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|EXE_WB:inst8|DFF5:inst8
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|MEM:inst12
PCSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
M => inst2.IN0
ZF => inst2.IN1
ReadData[0] <= lpm_ram_dq0:inst.q[0]
ReadData[1] <= lpm_ram_dq0:inst.q[1]
ReadData[2] <= lpm_ram_dq0:inst.q[2]
ReadData[3] <= lpm_ram_dq0:inst.q[3]
ReadData[4] <= lpm_ram_dq0:inst.q[4]
ReadData[5] <= lpm_ram_dq0:inst.q[5]
ReadData[6] <= lpm_ram_dq0:inst.q[6]
ReadData[7] <= lpm_ram_dq0:inst.q[7]
ReadData[8] <= lpm_ram_dq0:inst.q[8]
ReadData[9] <= lpm_ram_dq0:inst.q[9]
ReadData[10] <= lpm_ram_dq0:inst.q[10]
ReadData[11] <= lpm_ram_dq0:inst.q[11]
ReadData[12] <= lpm_ram_dq0:inst.q[12]
ReadData[13] <= lpm_ram_dq0:inst.q[13]
ReadData[14] <= lpm_ram_dq0:inst.q[14]
ReadData[15] <= lpm_ram_dq0:inst.q[15]
ReadData[16] <= lpm_ram_dq0:inst.q[16]
ReadData[17] <= lpm_ram_dq0:inst.q[17]
ReadData[18] <= lpm_ram_dq0:inst.q[18]
ReadData[19] <= lpm_ram_dq0:inst.q[19]
ReadData[20] <= lpm_ram_dq0:inst.q[20]
ReadData[21] <= lpm_ram_dq0:inst.q[21]
ReadData[22] <= lpm_ram_dq0:inst.q[22]
ReadData[23] <= lpm_ram_dq0:inst.q[23]
ReadData[24] <= lpm_ram_dq0:inst.q[24]
ReadData[25] <= lpm_ram_dq0:inst.q[25]
ReadData[26] <= lpm_ram_dq0:inst.q[26]
ReadData[27] <= lpm_ram_dq0:inst.q[27]
ReadData[28] <= lpm_ram_dq0:inst.q[28]
ReadData[29] <= lpm_ram_dq0:inst.q[29]
ReadData[30] <= lpm_ram_dq0:inst.q[30]
ReadData[31] <= lpm_ram_dq0:inst.q[31]
MEMWrite => lpm_ram_dq0:inst.wren
clock => lpm_ram_dq0:inst.clock
MEMRead => lpm_ram_dq0:inst.rden
addr[0] => lpm_ram_dq0:inst.address[0]
addr[1] => lpm_ram_dq0:inst.address[1]
addr[2] => lpm_ram_dq0:inst.address[2]
addr[3] => lpm_ram_dq0:inst.address[3]
addr[4] => lpm_ram_dq0:inst.address[4]
addr[5] => lpm_ram_dq0:inst.address[5]
addr[6] => lpm_ram_dq0:inst.address[6]
addr[7] => lpm_ram_dq0:inst.address[7]
addr[8] => lpm_ram_dq0:inst.address[8]
addr[9] => lpm_ram_dq0:inst.address[9]
addr[10] => lpm_ram_dq0:inst.address[10]
addr[11] => lpm_ram_dq0:inst.address[11]
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
data[0] => lpm_ram_dq0:inst.data[0]
data[1] => lpm_ram_dq0:inst.data[1]
data[2] => lpm_ram_dq0:inst.data[2]
data[3] => lpm_ram_dq0:inst.data[3]
data[4] => lpm_ram_dq0:inst.data[4]
data[5] => lpm_ram_dq0:inst.data[5]
data[6] => lpm_ram_dq0:inst.data[6]
data[7] => lpm_ram_dq0:inst.data[7]
data[8] => lpm_ram_dq0:inst.data[8]
data[9] => lpm_ram_dq0:inst.data[9]
data[10] => lpm_ram_dq0:inst.data[10]
data[11] => lpm_ram_dq0:inst.data[11]
data[12] => lpm_ram_dq0:inst.data[12]
data[13] => lpm_ram_dq0:inst.data[13]
data[14] => lpm_ram_dq0:inst.data[14]
data[15] => lpm_ram_dq0:inst.data[15]
data[16] => lpm_ram_dq0:inst.data[16]
data[17] => lpm_ram_dq0:inst.data[17]
data[18] => lpm_ram_dq0:inst.data[18]
data[19] => lpm_ram_dq0:inst.data[19]
data[20] => lpm_ram_dq0:inst.data[20]
data[21] => lpm_ram_dq0:inst.data[21]
data[22] => lpm_ram_dq0:inst.data[22]
data[23] => lpm_ram_dq0:inst.data[23]
data[24] => lpm_ram_dq0:inst.data[24]
data[25] => lpm_ram_dq0:inst.data[25]
data[26] => lpm_ram_dq0:inst.data[26]
data[27] => lpm_ram_dq0:inst.data[27]
data[28] => lpm_ram_dq0:inst.data[28]
data[29] => lpm_ram_dq0:inst.data[29]
data[30] => lpm_ram_dq0:inst.data[30]
data[31] => lpm_ram_dq0:inst.data[31]


|RISC-V_32bit|MEM:inst12|lpm_ram_dq0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|RISC-V_32bit|MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component
wren_a => altsyncram_06g1:auto_generated.wren_a
rden_a => altsyncram_06g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_06g1:auto_generated.data_a[0]
data_a[1] => altsyncram_06g1:auto_generated.data_a[1]
data_a[2] => altsyncram_06g1:auto_generated.data_a[2]
data_a[3] => altsyncram_06g1:auto_generated.data_a[3]
data_a[4] => altsyncram_06g1:auto_generated.data_a[4]
data_a[5] => altsyncram_06g1:auto_generated.data_a[5]
data_a[6] => altsyncram_06g1:auto_generated.data_a[6]
data_a[7] => altsyncram_06g1:auto_generated.data_a[7]
data_a[8] => altsyncram_06g1:auto_generated.data_a[8]
data_a[9] => altsyncram_06g1:auto_generated.data_a[9]
data_a[10] => altsyncram_06g1:auto_generated.data_a[10]
data_a[11] => altsyncram_06g1:auto_generated.data_a[11]
data_a[12] => altsyncram_06g1:auto_generated.data_a[12]
data_a[13] => altsyncram_06g1:auto_generated.data_a[13]
data_a[14] => altsyncram_06g1:auto_generated.data_a[14]
data_a[15] => altsyncram_06g1:auto_generated.data_a[15]
data_a[16] => altsyncram_06g1:auto_generated.data_a[16]
data_a[17] => altsyncram_06g1:auto_generated.data_a[17]
data_a[18] => altsyncram_06g1:auto_generated.data_a[18]
data_a[19] => altsyncram_06g1:auto_generated.data_a[19]
data_a[20] => altsyncram_06g1:auto_generated.data_a[20]
data_a[21] => altsyncram_06g1:auto_generated.data_a[21]
data_a[22] => altsyncram_06g1:auto_generated.data_a[22]
data_a[23] => altsyncram_06g1:auto_generated.data_a[23]
data_a[24] => altsyncram_06g1:auto_generated.data_a[24]
data_a[25] => altsyncram_06g1:auto_generated.data_a[25]
data_a[26] => altsyncram_06g1:auto_generated.data_a[26]
data_a[27] => altsyncram_06g1:auto_generated.data_a[27]
data_a[28] => altsyncram_06g1:auto_generated.data_a[28]
data_a[29] => altsyncram_06g1:auto_generated.data_a[29]
data_a[30] => altsyncram_06g1:auto_generated.data_a[30]
data_a[31] => altsyncram_06g1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_06g1:auto_generated.address_a[0]
address_a[1] => altsyncram_06g1:auto_generated.address_a[1]
address_a[2] => altsyncram_06g1:auto_generated.address_a[2]
address_a[3] => altsyncram_06g1:auto_generated.address_a[3]
address_a[4] => altsyncram_06g1:auto_generated.address_a[4]
address_a[5] => altsyncram_06g1:auto_generated.address_a[5]
address_a[6] => altsyncram_06g1:auto_generated.address_a[6]
address_a[7] => altsyncram_06g1:auto_generated.address_a[7]
address_a[8] => altsyncram_06g1:auto_generated.address_a[8]
address_a[9] => altsyncram_06g1:auto_generated.address_a[9]
address_a[10] => altsyncram_06g1:auto_generated.address_a[10]
address_a[11] => altsyncram_06g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_06g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_06g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_06g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_06g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_06g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_06g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_06g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_06g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_06g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_06g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_06g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_06g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_06g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_06g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_06g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_06g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_06g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_06g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_06g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_06g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_06g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_06g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_06g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_06g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_06g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_06g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_06g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_06g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_06g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_06g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_06g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_06g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_06g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RISC-V_32bit|MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|RISC-V_32bit|IF_ID:inst5
Instruction_out[0] <= DFF32:inst1.Q[0]
Instruction_out[1] <= DFF32:inst1.Q[1]
Instruction_out[2] <= DFF32:inst1.Q[2]
Instruction_out[3] <= DFF32:inst1.Q[3]
Instruction_out[4] <= DFF32:inst1.Q[4]
Instruction_out[5] <= DFF32:inst1.Q[5]
Instruction_out[6] <= DFF32:inst1.Q[6]
Instruction_out[7] <= DFF32:inst1.Q[7]
Instruction_out[8] <= DFF32:inst1.Q[8]
Instruction_out[9] <= DFF32:inst1.Q[9]
Instruction_out[10] <= DFF32:inst1.Q[10]
Instruction_out[11] <= DFF32:inst1.Q[11]
Instruction_out[12] <= DFF32:inst1.Q[12]
Instruction_out[13] <= DFF32:inst1.Q[13]
Instruction_out[14] <= DFF32:inst1.Q[14]
Instruction_out[15] <= DFF32:inst1.Q[15]
Instruction_out[16] <= DFF32:inst1.Q[16]
Instruction_out[17] <= DFF32:inst1.Q[17]
Instruction_out[18] <= DFF32:inst1.Q[18]
Instruction_out[19] <= DFF32:inst1.Q[19]
Instruction_out[20] <= DFF32:inst1.Q[20]
Instruction_out[21] <= DFF32:inst1.Q[21]
Instruction_out[22] <= DFF32:inst1.Q[22]
Instruction_out[23] <= DFF32:inst1.Q[23]
Instruction_out[24] <= DFF32:inst1.Q[24]
Instruction_out[25] <= DFF32:inst1.Q[25]
Instruction_out[26] <= DFF32:inst1.Q[26]
Instruction_out[27] <= DFF32:inst1.Q[27]
Instruction_out[28] <= DFF32:inst1.Q[28]
Instruction_out[29] <= DFF32:inst1.Q[29]
Instruction_out[30] <= DFF32:inst1.Q[30]
Instruction_out[31] <= DFF32:inst1.Q[31]
CLK_in => DFF32:inst1.CLK
CLK_in => DFF32:inst.CLK
Instruction_in[0] => DFF32:inst1.D[0]
Instruction_in[1] => DFF32:inst1.D[1]
Instruction_in[2] => DFF32:inst1.D[2]
Instruction_in[3] => DFF32:inst1.D[3]
Instruction_in[4] => DFF32:inst1.D[4]
Instruction_in[5] => DFF32:inst1.D[5]
Instruction_in[6] => DFF32:inst1.D[6]
Instruction_in[7] => DFF32:inst1.D[7]
Instruction_in[8] => DFF32:inst1.D[8]
Instruction_in[9] => DFF32:inst1.D[9]
Instruction_in[10] => DFF32:inst1.D[10]
Instruction_in[11] => DFF32:inst1.D[11]
Instruction_in[12] => DFF32:inst1.D[12]
Instruction_in[13] => DFF32:inst1.D[13]
Instruction_in[14] => DFF32:inst1.D[14]
Instruction_in[15] => DFF32:inst1.D[15]
Instruction_in[16] => DFF32:inst1.D[16]
Instruction_in[17] => DFF32:inst1.D[17]
Instruction_in[18] => DFF32:inst1.D[18]
Instruction_in[19] => DFF32:inst1.D[19]
Instruction_in[20] => DFF32:inst1.D[20]
Instruction_in[21] => DFF32:inst1.D[21]
Instruction_in[22] => DFF32:inst1.D[22]
Instruction_in[23] => DFF32:inst1.D[23]
Instruction_in[24] => DFF32:inst1.D[24]
Instruction_in[25] => DFF32:inst1.D[25]
Instruction_in[26] => DFF32:inst1.D[26]
Instruction_in[27] => DFF32:inst1.D[27]
Instruction_in[28] => DFF32:inst1.D[28]
Instruction_in[29] => DFF32:inst1.D[29]
Instruction_in[30] => DFF32:inst1.D[30]
Instruction_in[31] => DFF32:inst1.D[31]
PC_out[0] <= DFF32:inst.Q[0]
PC_out[1] <= DFF32:inst.Q[1]
PC_out[2] <= DFF32:inst.Q[2]
PC_out[3] <= DFF32:inst.Q[3]
PC_out[4] <= DFF32:inst.Q[4]
PC_out[5] <= DFF32:inst.Q[5]
PC_out[6] <= DFF32:inst.Q[6]
PC_out[7] <= DFF32:inst.Q[7]
PC_out[8] <= DFF32:inst.Q[8]
PC_out[9] <= DFF32:inst.Q[9]
PC_out[10] <= DFF32:inst.Q[10]
PC_out[11] <= DFF32:inst.Q[11]
PC_out[12] <= DFF32:inst.Q[12]
PC_out[13] <= DFF32:inst.Q[13]
PC_out[14] <= DFF32:inst.Q[14]
PC_out[15] <= DFF32:inst.Q[15]
PC_out[16] <= DFF32:inst.Q[16]
PC_out[17] <= DFF32:inst.Q[17]
PC_out[18] <= DFF32:inst.Q[18]
PC_out[19] <= DFF32:inst.Q[19]
PC_out[20] <= DFF32:inst.Q[20]
PC_out[21] <= DFF32:inst.Q[21]
PC_out[22] <= DFF32:inst.Q[22]
PC_out[23] <= DFF32:inst.Q[23]
PC_out[24] <= DFF32:inst.Q[24]
PC_out[25] <= DFF32:inst.Q[25]
PC_out[26] <= DFF32:inst.Q[26]
PC_out[27] <= DFF32:inst.Q[27]
PC_out[28] <= DFF32:inst.Q[28]
PC_out[29] <= DFF32:inst.Q[29]
PC_out[30] <= DFF32:inst.Q[30]
PC_out[31] <= DFF32:inst.Q[31]
PC_in[0] => DFF32:inst.D[0]
PC_in[1] => DFF32:inst.D[1]
PC_in[2] => DFF32:inst.D[2]
PC_in[3] => DFF32:inst.D[3]
PC_in[4] => DFF32:inst.D[4]
PC_in[5] => DFF32:inst.D[5]
PC_in[6] => DFF32:inst.D[6]
PC_in[7] => DFF32:inst.D[7]
PC_in[8] => DFF32:inst.D[8]
PC_in[9] => DFF32:inst.D[9]
PC_in[10] => DFF32:inst.D[10]
PC_in[11] => DFF32:inst.D[11]
PC_in[12] => DFF32:inst.D[12]
PC_in[13] => DFF32:inst.D[13]
PC_in[14] => DFF32:inst.D[14]
PC_in[15] => DFF32:inst.D[15]
PC_in[16] => DFF32:inst.D[16]
PC_in[17] => DFF32:inst.D[17]
PC_in[18] => DFF32:inst.D[18]
PC_in[19] => DFF32:inst.D[19]
PC_in[20] => DFF32:inst.D[20]
PC_in[21] => DFF32:inst.D[21]
PC_in[22] => DFF32:inst.D[22]
PC_in[23] => DFF32:inst.D[23]
PC_in[24] => DFF32:inst.D[24]
PC_in[25] => DFF32:inst.D[25]
PC_in[26] => DFF32:inst.D[26]
PC_in[27] => DFF32:inst.D[27]
PC_in[28] => DFF32:inst.D[28]
PC_in[29] => DFF32:inst.D[29]
PC_in[30] => DFF32:inst.D[30]
PC_in[31] => DFF32:inst.D[31]


|RISC-V_32bit|IF_ID:inst5|DFF32:inst1
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|IF_ID:inst5|DFF32:inst
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|part1:inst2
pc11[0] <= pc2[0].DB_MAX_OUTPUT_PORT_TYPE
pc11[1] <= pc2[1].DB_MAX_OUTPUT_PORT_TYPE
pc11[2] <= pc2[2].DB_MAX_OUTPUT_PORT_TYPE
pc11[3] <= pc2[3].DB_MAX_OUTPUT_PORT_TYPE
pc11[4] <= pc2[4].DB_MAX_OUTPUT_PORT_TYPE
pc11[5] <= pc2[5].DB_MAX_OUTPUT_PORT_TYPE
pc11[6] <= pc2[6].DB_MAX_OUTPUT_PORT_TYPE
pc11[7] <= pc2[7].DB_MAX_OUTPUT_PORT_TYPE
pc11[8] <= pc2[8].DB_MAX_OUTPUT_PORT_TYPE
pc11[9] <= pc2[9].DB_MAX_OUTPUT_PORT_TYPE
pc11[10] <= pc2[10].DB_MAX_OUTPUT_PORT_TYPE
pc11[11] <= pc2[11].DB_MAX_OUTPUT_PORT_TYPE
pc11[12] <= pc2[12].DB_MAX_OUTPUT_PORT_TYPE
pc11[13] <= pc2[13].DB_MAX_OUTPUT_PORT_TYPE
pc11[14] <= pc2[14].DB_MAX_OUTPUT_PORT_TYPE
pc11[15] <= pc2[15].DB_MAX_OUTPUT_PORT_TYPE
pc11[16] <= pc2[16].DB_MAX_OUTPUT_PORT_TYPE
pc11[17] <= pc2[17].DB_MAX_OUTPUT_PORT_TYPE
pc11[18] <= pc2[18].DB_MAX_OUTPUT_PORT_TYPE
pc11[19] <= pc2[19].DB_MAX_OUTPUT_PORT_TYPE
pc11[20] <= pc2[20].DB_MAX_OUTPUT_PORT_TYPE
pc11[21] <= pc2[21].DB_MAX_OUTPUT_PORT_TYPE
pc11[22] <= pc2[22].DB_MAX_OUTPUT_PORT_TYPE
pc11[23] <= pc2[23].DB_MAX_OUTPUT_PORT_TYPE
pc11[24] <= pc2[24].DB_MAX_OUTPUT_PORT_TYPE
pc11[25] <= pc2[25].DB_MAX_OUTPUT_PORT_TYPE
pc11[26] <= pc2[26].DB_MAX_OUTPUT_PORT_TYPE
pc11[27] <= pc2[27].DB_MAX_OUTPUT_PORT_TYPE
pc11[28] <= pc2[28].DB_MAX_OUTPUT_PORT_TYPE
pc11[29] <= pc2[29].DB_MAX_OUTPUT_PORT_TYPE
pc11[30] <= pc2[30].DB_MAX_OUTPUT_PORT_TYPE
pc11[31] <= pc2[31].DB_MAX_OUTPUT_PORT_TYPE
clk => PC_REG:inst4.CLK
PCSrc => lpm_mux0:inst.sel
jump_addr[0] => lpm_mux0:inst.data1x[0]
jump_addr[1] => lpm_mux0:inst.data1x[1]
jump_addr[2] => lpm_mux0:inst.data1x[2]
jump_addr[3] => lpm_mux0:inst.data1x[3]
jump_addr[4] => lpm_mux0:inst.data1x[4]
jump_addr[5] => lpm_mux0:inst.data1x[5]
jump_addr[6] => lpm_mux0:inst.data1x[6]
jump_addr[7] => lpm_mux0:inst.data1x[7]
jump_addr[8] => lpm_mux0:inst.data1x[8]
jump_addr[9] => lpm_mux0:inst.data1x[9]
jump_addr[10] => lpm_mux0:inst.data1x[10]
jump_addr[11] => lpm_mux0:inst.data1x[11]
jump_addr[12] => lpm_mux0:inst.data1x[12]
jump_addr[13] => lpm_mux0:inst.data1x[13]
jump_addr[14] => lpm_mux0:inst.data1x[14]
jump_addr[15] => lpm_mux0:inst.data1x[15]
jump_addr[16] => lpm_mux0:inst.data1x[16]
jump_addr[17] => lpm_mux0:inst.data1x[17]
jump_addr[18] => lpm_mux0:inst.data1x[18]
jump_addr[19] => lpm_mux0:inst.data1x[19]
jump_addr[20] => lpm_mux0:inst.data1x[20]
jump_addr[21] => lpm_mux0:inst.data1x[21]
jump_addr[22] => lpm_mux0:inst.data1x[22]
jump_addr[23] => lpm_mux0:inst.data1x[23]
jump_addr[24] => lpm_mux0:inst.data1x[24]
jump_addr[25] => lpm_mux0:inst.data1x[25]
jump_addr[26] => lpm_mux0:inst.data1x[26]
jump_addr[27] => lpm_mux0:inst.data1x[27]
jump_addr[28] => lpm_mux0:inst.data1x[28]
jump_addr[29] => lpm_mux0:inst.data1x[29]
jump_addr[30] => lpm_mux0:inst.data1x[30]
jump_addr[31] => lpm_mux0:inst.data1x[31]
pc_data[0] <= lpm_ram_dq2:inst3.q[0]
pc_data[1] <= lpm_ram_dq2:inst3.q[1]
pc_data[2] <= lpm_ram_dq2:inst3.q[2]
pc_data[3] <= lpm_ram_dq2:inst3.q[3]
pc_data[4] <= lpm_ram_dq2:inst3.q[4]
pc_data[5] <= lpm_ram_dq2:inst3.q[5]
pc_data[6] <= lpm_ram_dq2:inst3.q[6]
pc_data[7] <= lpm_ram_dq2:inst3.q[7]
pc_data[8] <= lpm_ram_dq2:inst3.q[8]
pc_data[9] <= lpm_ram_dq2:inst3.q[9]
pc_data[10] <= lpm_ram_dq2:inst3.q[10]
pc_data[11] <= lpm_ram_dq2:inst3.q[11]
pc_data[12] <= lpm_ram_dq2:inst3.q[12]
pc_data[13] <= lpm_ram_dq2:inst3.q[13]
pc_data[14] <= lpm_ram_dq2:inst3.q[14]
pc_data[15] <= lpm_ram_dq2:inst3.q[15]
pc_data[16] <= lpm_ram_dq2:inst3.q[16]
pc_data[17] <= lpm_ram_dq2:inst3.q[17]
pc_data[18] <= lpm_ram_dq2:inst3.q[18]
pc_data[19] <= lpm_ram_dq2:inst3.q[19]
pc_data[20] <= lpm_ram_dq2:inst3.q[20]
pc_data[21] <= lpm_ram_dq2:inst3.q[21]
pc_data[22] <= lpm_ram_dq2:inst3.q[22]
pc_data[23] <= lpm_ram_dq2:inst3.q[23]
pc_data[24] <= lpm_ram_dq2:inst3.q[24]
pc_data[25] <= lpm_ram_dq2:inst3.q[25]
pc_data[26] <= lpm_ram_dq2:inst3.q[26]
pc_data[27] <= lpm_ram_dq2:inst3.q[27]
pc_data[28] <= lpm_ram_dq2:inst3.q[28]
pc_data[29] <= lpm_ram_dq2:inst3.q[29]
pc_data[30] <= lpm_ram_dq2:inst3.q[30]
pc_data[31] <= lpm_ram_dq2:inst3.q[31]
wren => lpm_ram_dq2:inst3.wren
clk1/2 => lpm_ram_dq2:inst3.clock
dataIn[0] => lpm_ram_dq2:inst3.data[0]
dataIn[1] => lpm_ram_dq2:inst3.data[1]
dataIn[2] => lpm_ram_dq2:inst3.data[2]
dataIn[3] => lpm_ram_dq2:inst3.data[3]
dataIn[4] => lpm_ram_dq2:inst3.data[4]
dataIn[5] => lpm_ram_dq2:inst3.data[5]
dataIn[6] => lpm_ram_dq2:inst3.data[6]
dataIn[7] => lpm_ram_dq2:inst3.data[7]
dataIn[8] => lpm_ram_dq2:inst3.data[8]
dataIn[9] => lpm_ram_dq2:inst3.data[9]
dataIn[10] => lpm_ram_dq2:inst3.data[10]
dataIn[11] => lpm_ram_dq2:inst3.data[11]
dataIn[12] => lpm_ram_dq2:inst3.data[12]
dataIn[13] => lpm_ram_dq2:inst3.data[13]
dataIn[14] => lpm_ram_dq2:inst3.data[14]
dataIn[15] => lpm_ram_dq2:inst3.data[15]
dataIn[16] => lpm_ram_dq2:inst3.data[16]
dataIn[17] => lpm_ram_dq2:inst3.data[17]
dataIn[18] => lpm_ram_dq2:inst3.data[18]
dataIn[19] => lpm_ram_dq2:inst3.data[19]
dataIn[20] => lpm_ram_dq2:inst3.data[20]
dataIn[21] => lpm_ram_dq2:inst3.data[21]
dataIn[22] => lpm_ram_dq2:inst3.data[22]
dataIn[23] => lpm_ram_dq2:inst3.data[23]
dataIn[24] => lpm_ram_dq2:inst3.data[24]
dataIn[25] => lpm_ram_dq2:inst3.data[25]
dataIn[26] => lpm_ram_dq2:inst3.data[26]
dataIn[27] => lpm_ram_dq2:inst3.data[27]
dataIn[28] => lpm_ram_dq2:inst3.data[28]
dataIn[29] => lpm_ram_dq2:inst3.data[29]
dataIn[30] => lpm_ram_dq2:inst3.data[30]
dataIn[31] => lpm_ram_dq2:inst3.data[31]


|RISC-V_32bit|part1:inst2|PC_REG:inst4
CLK => Q_internal[31].CLK
CLK => Q_internal[30].CLK
CLK => Q_internal[29].CLK
CLK => Q_internal[28].CLK
CLK => Q_internal[27].CLK
CLK => Q_internal[26].CLK
CLK => Q_internal[25].CLK
CLK => Q_internal[24].CLK
CLK => Q_internal[23].CLK
CLK => Q_internal[22].CLK
CLK => Q_internal[21].CLK
CLK => Q_internal[20].CLK
CLK => Q_internal[19].CLK
CLK => Q_internal[18].CLK
CLK => Q_internal[17].CLK
CLK => Q_internal[16].CLK
CLK => Q_internal[15].CLK
CLK => Q_internal[14].CLK
CLK => Q_internal[13].CLK
CLK => Q_internal[12].CLK
CLK => Q_internal[11].CLK
CLK => Q_internal[10].CLK
CLK => Q_internal[9].CLK
CLK => Q_internal[8].CLK
CLK => Q_internal[7].CLK
CLK => Q_internal[6].CLK
CLK => Q_internal[5].CLK
CLK => Q_internal[4].CLK
CLK => Q_internal[3].CLK
CLK => Q_internal[2].CLK
CLK => Q_internal[1].CLK
CLK => Q_internal[0].CLK
D[0] => Q_internal[0].DATAIN
D[1] => Q_internal[1].DATAIN
D[2] => Q_internal[2].DATAIN
D[3] => Q_internal[3].DATAIN
D[4] => Q_internal[4].DATAIN
D[5] => Q_internal[5].DATAIN
D[6] => Q_internal[6].DATAIN
D[7] => Q_internal[7].DATAIN
D[8] => Q_internal[8].DATAIN
D[9] => Q_internal[9].DATAIN
D[10] => Q_internal[10].DATAIN
D[11] => Q_internal[11].DATAIN
D[12] => Q_internal[12].DATAIN
D[13] => Q_internal[13].DATAIN
D[14] => Q_internal[14].DATAIN
D[15] => Q_internal[15].DATAIN
D[16] => Q_internal[16].DATAIN
D[17] => Q_internal[17].DATAIN
D[18] => Q_internal[18].DATAIN
D[19] => Q_internal[19].DATAIN
D[20] => Q_internal[20].DATAIN
D[21] => Q_internal[21].DATAIN
D[22] => Q_internal[22].DATAIN
D[23] => Q_internal[23].DATAIN
D[24] => Q_internal[24].DATAIN
D[25] => Q_internal[25].DATAIN
D[26] => Q_internal[26].DATAIN
D[27] => Q_internal[27].DATAIN
D[28] => Q_internal[28].DATAIN
D[29] => Q_internal[29].DATAIN
D[30] => Q_internal[30].DATAIN
D[31] => Q_internal[31].DATAIN
Q[0] <= Q_internal[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q_internal[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q_internal[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q_internal[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q_internal[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q_internal[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q_internal[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q_internal[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q_internal[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q_internal[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q_internal[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q_internal[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q_internal[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q_internal[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q_internal[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q_internal[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q_internal[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q_internal[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q_internal[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q_internal[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q_internal[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q_internal[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q_internal[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q_internal[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q_internal[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q_internal[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q_internal[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q_internal[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q_internal[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q_internal[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q_internal[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|part1:inst2|lpm_mux0:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|RISC-V_32bit|part1:inst2|lpm_mux0:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|RISC-V_32bit|part1:inst2|lpm_mux0:inst|LPM_MUX:LPM_MUX_component|mux_t7e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|part1:inst2|lpm_add_sub1:inst2
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|RISC-V_32bit|part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_msh:auto_generated.dataa[0]
dataa[1] => add_sub_msh:auto_generated.dataa[1]
dataa[2] => add_sub_msh:auto_generated.dataa[2]
dataa[3] => add_sub_msh:auto_generated.dataa[3]
dataa[4] => add_sub_msh:auto_generated.dataa[4]
dataa[5] => add_sub_msh:auto_generated.dataa[5]
dataa[6] => add_sub_msh:auto_generated.dataa[6]
dataa[7] => add_sub_msh:auto_generated.dataa[7]
dataa[8] => add_sub_msh:auto_generated.dataa[8]
dataa[9] => add_sub_msh:auto_generated.dataa[9]
dataa[10] => add_sub_msh:auto_generated.dataa[10]
dataa[11] => add_sub_msh:auto_generated.dataa[11]
dataa[12] => add_sub_msh:auto_generated.dataa[12]
dataa[13] => add_sub_msh:auto_generated.dataa[13]
dataa[14] => add_sub_msh:auto_generated.dataa[14]
dataa[15] => add_sub_msh:auto_generated.dataa[15]
dataa[16] => add_sub_msh:auto_generated.dataa[16]
dataa[17] => add_sub_msh:auto_generated.dataa[17]
dataa[18] => add_sub_msh:auto_generated.dataa[18]
dataa[19] => add_sub_msh:auto_generated.dataa[19]
dataa[20] => add_sub_msh:auto_generated.dataa[20]
dataa[21] => add_sub_msh:auto_generated.dataa[21]
dataa[22] => add_sub_msh:auto_generated.dataa[22]
dataa[23] => add_sub_msh:auto_generated.dataa[23]
dataa[24] => add_sub_msh:auto_generated.dataa[24]
dataa[25] => add_sub_msh:auto_generated.dataa[25]
dataa[26] => add_sub_msh:auto_generated.dataa[26]
dataa[27] => add_sub_msh:auto_generated.dataa[27]
dataa[28] => add_sub_msh:auto_generated.dataa[28]
dataa[29] => add_sub_msh:auto_generated.dataa[29]
dataa[30] => add_sub_msh:auto_generated.dataa[30]
dataa[31] => add_sub_msh:auto_generated.dataa[31]
datab[0] => add_sub_msh:auto_generated.datab[0]
datab[1] => add_sub_msh:auto_generated.datab[1]
datab[2] => add_sub_msh:auto_generated.datab[2]
datab[3] => add_sub_msh:auto_generated.datab[3]
datab[4] => add_sub_msh:auto_generated.datab[4]
datab[5] => add_sub_msh:auto_generated.datab[5]
datab[6] => add_sub_msh:auto_generated.datab[6]
datab[7] => add_sub_msh:auto_generated.datab[7]
datab[8] => add_sub_msh:auto_generated.datab[8]
datab[9] => add_sub_msh:auto_generated.datab[9]
datab[10] => add_sub_msh:auto_generated.datab[10]
datab[11] => add_sub_msh:auto_generated.datab[11]
datab[12] => add_sub_msh:auto_generated.datab[12]
datab[13] => add_sub_msh:auto_generated.datab[13]
datab[14] => add_sub_msh:auto_generated.datab[14]
datab[15] => add_sub_msh:auto_generated.datab[15]
datab[16] => add_sub_msh:auto_generated.datab[16]
datab[17] => add_sub_msh:auto_generated.datab[17]
datab[18] => add_sub_msh:auto_generated.datab[18]
datab[19] => add_sub_msh:auto_generated.datab[19]
datab[20] => add_sub_msh:auto_generated.datab[20]
datab[21] => add_sub_msh:auto_generated.datab[21]
datab[22] => add_sub_msh:auto_generated.datab[22]
datab[23] => add_sub_msh:auto_generated.datab[23]
datab[24] => add_sub_msh:auto_generated.datab[24]
datab[25] => add_sub_msh:auto_generated.datab[25]
datab[26] => add_sub_msh:auto_generated.datab[26]
datab[27] => add_sub_msh:auto_generated.datab[27]
datab[28] => add_sub_msh:auto_generated.datab[28]
datab[29] => add_sub_msh:auto_generated.datab[29]
datab[30] => add_sub_msh:auto_generated.datab[30]
datab[31] => add_sub_msh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_msh:auto_generated.result[0]
result[1] <= add_sub_msh:auto_generated.result[1]
result[2] <= add_sub_msh:auto_generated.result[2]
result[3] <= add_sub_msh:auto_generated.result[3]
result[4] <= add_sub_msh:auto_generated.result[4]
result[5] <= add_sub_msh:auto_generated.result[5]
result[6] <= add_sub_msh:auto_generated.result[6]
result[7] <= add_sub_msh:auto_generated.result[7]
result[8] <= add_sub_msh:auto_generated.result[8]
result[9] <= add_sub_msh:auto_generated.result[9]
result[10] <= add_sub_msh:auto_generated.result[10]
result[11] <= add_sub_msh:auto_generated.result[11]
result[12] <= add_sub_msh:auto_generated.result[12]
result[13] <= add_sub_msh:auto_generated.result[13]
result[14] <= add_sub_msh:auto_generated.result[14]
result[15] <= add_sub_msh:auto_generated.result[15]
result[16] <= add_sub_msh:auto_generated.result[16]
result[17] <= add_sub_msh:auto_generated.result[17]
result[18] <= add_sub_msh:auto_generated.result[18]
result[19] <= add_sub_msh:auto_generated.result[19]
result[20] <= add_sub_msh:auto_generated.result[20]
result[21] <= add_sub_msh:auto_generated.result[21]
result[22] <= add_sub_msh:auto_generated.result[22]
result[23] <= add_sub_msh:auto_generated.result[23]
result[24] <= add_sub_msh:auto_generated.result[24]
result[25] <= add_sub_msh:auto_generated.result[25]
result[26] <= add_sub_msh:auto_generated.result[26]
result[27] <= add_sub_msh:auto_generated.result[27]
result[28] <= add_sub_msh:auto_generated.result[28]
result[29] <= add_sub_msh:auto_generated.result[29]
result[30] <= add_sub_msh:auto_generated.result[30]
result[31] <= add_sub_msh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|RISC-V_32bit|part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_msh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RISC-V_32bit|part1:inst2|lpm_ram_dq2:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|RISC-V_32bit|part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_8lk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8lk1:auto_generated.data_a[0]
data_a[1] => altsyncram_8lk1:auto_generated.data_a[1]
data_a[2] => altsyncram_8lk1:auto_generated.data_a[2]
data_a[3] => altsyncram_8lk1:auto_generated.data_a[3]
data_a[4] => altsyncram_8lk1:auto_generated.data_a[4]
data_a[5] => altsyncram_8lk1:auto_generated.data_a[5]
data_a[6] => altsyncram_8lk1:auto_generated.data_a[6]
data_a[7] => altsyncram_8lk1:auto_generated.data_a[7]
data_a[8] => altsyncram_8lk1:auto_generated.data_a[8]
data_a[9] => altsyncram_8lk1:auto_generated.data_a[9]
data_a[10] => altsyncram_8lk1:auto_generated.data_a[10]
data_a[11] => altsyncram_8lk1:auto_generated.data_a[11]
data_a[12] => altsyncram_8lk1:auto_generated.data_a[12]
data_a[13] => altsyncram_8lk1:auto_generated.data_a[13]
data_a[14] => altsyncram_8lk1:auto_generated.data_a[14]
data_a[15] => altsyncram_8lk1:auto_generated.data_a[15]
data_a[16] => altsyncram_8lk1:auto_generated.data_a[16]
data_a[17] => altsyncram_8lk1:auto_generated.data_a[17]
data_a[18] => altsyncram_8lk1:auto_generated.data_a[18]
data_a[19] => altsyncram_8lk1:auto_generated.data_a[19]
data_a[20] => altsyncram_8lk1:auto_generated.data_a[20]
data_a[21] => altsyncram_8lk1:auto_generated.data_a[21]
data_a[22] => altsyncram_8lk1:auto_generated.data_a[22]
data_a[23] => altsyncram_8lk1:auto_generated.data_a[23]
data_a[24] => altsyncram_8lk1:auto_generated.data_a[24]
data_a[25] => altsyncram_8lk1:auto_generated.data_a[25]
data_a[26] => altsyncram_8lk1:auto_generated.data_a[26]
data_a[27] => altsyncram_8lk1:auto_generated.data_a[27]
data_a[28] => altsyncram_8lk1:auto_generated.data_a[28]
data_a[29] => altsyncram_8lk1:auto_generated.data_a[29]
data_a[30] => altsyncram_8lk1:auto_generated.data_a[30]
data_a[31] => altsyncram_8lk1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8lk1:auto_generated.address_a[0]
address_a[1] => altsyncram_8lk1:auto_generated.address_a[1]
address_a[2] => altsyncram_8lk1:auto_generated.address_a[2]
address_a[3] => altsyncram_8lk1:auto_generated.address_a[3]
address_a[4] => altsyncram_8lk1:auto_generated.address_a[4]
address_a[5] => altsyncram_8lk1:auto_generated.address_a[5]
address_a[6] => altsyncram_8lk1:auto_generated.address_a[6]
address_a[7] => altsyncram_8lk1:auto_generated.address_a[7]
address_a[8] => altsyncram_8lk1:auto_generated.address_a[8]
address_a[9] => altsyncram_8lk1:auto_generated.address_a[9]
address_a[10] => altsyncram_8lk1:auto_generated.address_a[10]
address_a[11] => altsyncram_8lk1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8lk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8lk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8lk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8lk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8lk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8lk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8lk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8lk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8lk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8lk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8lk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8lk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8lk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8lk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8lk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8lk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8lk1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8lk1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8lk1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8lk1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8lk1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8lk1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8lk1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8lk1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8lk1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8lk1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8lk1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8lk1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8lk1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8lk1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8lk1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8lk1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8lk1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RISC-V_32bit|part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|RISC-V_32bit|lpm_mux0:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|RISC-V_32bit|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|RISC-V_32bit|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component|mux_t7e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


