arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_frac_chain_mem32K_40nm.xml	flattened_pulse_width_led.sv	common	0.99	vpr	65.24 MiB		-1	-1	0.37	46172	2	0.05	-1	-1	35488	-1	-1	1	7	0	0	success	v8.0.0-11956-g418d7823e-dirty	Release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-52-generic x86_64	2025-02-08T12:23:30	amir-virtual-machine	/home/amir/projects/vtr-verilog-to-routing/vtr_flow/scripts	66808	7	2	17	19	1	9	10	3	3	9	-1	auto	26.7 MiB	0.01	24	30	18	9	3	65.2 MiB	0.00	0.00	0.88747	-3.57662	-0.88747	0.88747	0.00	2.6176e-05	1.9756e-05	0.000231951	0.000196419	-1	-1	-1	-1	26	23	1	53894	53894	6579.40	731.044	0.02	0.00114638	0.000956391	415	887	-1	13	5	16	16	195	127	0.906526	0.906526	-4.03829	-0.906526	0	0	7883.24	875.916	0.00	0.00	0.00	-1	-1	0.00	0.000429714	0.00039152	
