<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>
time_elapsed: 0.004s
ram usage: 10080 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e ansireg <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:6</a>:25-30:
   | 
   |      q &lt;= #(`REG_DELAY) 8&#39;h00;
   |                         ^^^^^ 
   = note: Casts `8&#39;h00` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:6</a>:25-30:
   | 
   |      q &lt;= #(`REG_DELAY) 8&#39;h00;
   |                         ^^^^^ 

proc %ansireg.always.57.0 (i1$ %clk, i1$ %reset, i8$ %d) -&gt; (i8$ %q) {
init:
    %clk1 = prb i1$ %clk
    %reset1 = prb i1$ %reset
    wait %check, %clk, %reset
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    %reset2 = prb i1$ %reset
    %3 = eq i1 %reset1, %0
    %4 = neq i1 %reset2, %0
    %posedge1 = and i1 %3, %4
    %event_or = or i1 %posedge, %posedge1
    br %event_or, %init, %event
event:
    %5 = const i32 1
    br %4, %if_false, %if_true
if_true:
    %6 = const i8 0
    drv i8$ %q, %6, %5
    br %init
if_false:
    %d1 = prb i8$ %d
    drv i8$ %q, %d1, %5
    br %init
}

entity @ansireg (i1$ %clk, i1$ %reset, i8$ %d) -&gt; (i8$ %q) {
    inst %ansireg.always.57.0 (i1$ %clk, i1$ %reset, i8$ %d) -&gt; (i8$ %q)
    halt
}

</pre>
</body>