Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Sun Feb  6 11:31:05 2022
| Host              : PC running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file hardware_wrapper_timing_summary_routed.rpt -pb hardware_wrapper_timing_summary_routed.pb -rpx hardware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : hardware_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         43          
DPIR-2     Warning           Asynchronous driver check                           10          
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-16  Warning           Large setup violation                               13          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hardware_i/div_stepper/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/divider_pwm/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.559      -35.688                     51                 4184        0.027        0.000                      0                 4184        0.900        0.000                       0                  1877  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
clk_pl_1                         {0.000 5.000}        10.000          100.000         
hardware_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_hardware_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hardware_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_hardware_clk_wiz_0_0       -1.559      -35.688                     51                 4029        0.027        0.000                      0                 4029        0.900        0.000                       0                  1876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out2_hardware_clk_wiz_0_0  clk_out2_hardware_clk_wiz_0_0        2.964        0.000                      0                  155        0.385        0.000                      0                  155  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hardware_i/clk_wiz/inst/clk_in1
  To Clock:  hardware_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hardware_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :           51  Failing Endpoints,  Worst Slack       -1.559ns,  Total Violation      -35.688ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.559ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 3.227ns (49.433%)  route 3.301ns (50.567%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.001ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.163     9.365    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y215        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.448 r  hardware_i/divider_pwm/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.070     9.518    hardware_i/divider_pwm/inst/p_0_in[10]
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.973     8.521    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/C
                         clock pessimism             -0.544     7.977    
                         clock uncertainty           -0.062     7.915    
    SLICE_X39Y215        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     7.959    hardware_i/divider_pwm/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 -1.559    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 3.227ns (49.479%)  route 3.295ns (50.521%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.001ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164     9.366    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y215        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.083     9.449 r  hardware_i/divider_pwm/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.063     9.512    hardware_i/divider_pwm/inst/p_0_in[6]
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.973     8.521    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
                         clock pessimism             -0.544     7.977    
                         clock uncertainty           -0.062     7.915    
    SLICE_X39Y215        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     7.959    hardware_i/divider_pwm/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 3.225ns (49.448%)  route 3.297ns (50.552%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.001ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.160     9.362    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y215        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.443 r  hardware_i/divider_pwm/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.069     9.512    hardware_i/divider_pwm/inst/p_0_in[8]
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.973     8.521    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/C
                         clock pessimism             -0.544     7.977    
                         clock uncertainty           -0.062     7.915    
    SLICE_X39Y215        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044     7.959    hardware_i/divider_pwm/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.227ns (49.555%)  route 3.285ns (50.445%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 8.530 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.001ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154     9.356    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y218        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.083     9.439 r  hardware_i/divider_pwm/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.063     9.502    hardware_i/divider_pwm/inst/p_0_in[14]
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.982     8.530    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/C
                         clock pessimism             -0.562     7.968    
                         clock uncertainty           -0.062     7.906    
    SLICE_X39Y218        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     7.950    hardware_i/divider_pwm/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.225ns (49.524%)  route 3.287ns (50.476%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 8.530 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.001ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.150     9.352    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y218        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.433 r  hardware_i/divider_pwm/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.069     9.502    hardware_i/divider_pwm/inst/p_0_in[12]
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.982     8.530    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/C
                         clock pessimism             -0.562     7.968    
                         clock uncertainty           -0.062     7.906    
    SLICE_X39Y218        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044     7.950    hardware_i/divider_pwm/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 3.226ns (49.471%)  route 3.295ns (50.529%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.001ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.161     9.363    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y215        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     9.445 r  hardware_i/divider_pwm/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.066     9.511    hardware_i/divider_pwm/inst/p_0_in[4]
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.973     8.521    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[4]/C
                         clock pessimism             -0.544     7.977    
                         clock uncertainty           -0.062     7.915    
    SLICE_X39Y215        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     7.959    hardware_i/divider_pwm/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.531ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.243ns (49.877%)  route 3.259ns (50.123%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.001ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.160     9.362    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y215        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.099     9.461 r  hardware_i/divider_pwm/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.031     9.492    hardware_i/divider_pwm/inst/p_0_in[9]
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.973     8.521    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/C
                         clock pessimism             -0.544     7.977    
                         clock uncertainty           -0.062     7.915    
    SLICE_X39Y215        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     7.961    hardware_i/divider_pwm/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 -1.531    

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 3.243ns (49.954%)  route 3.249ns (50.046%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 8.530 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.001ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.150     9.352    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y218        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.099     9.451 r  hardware_i/divider_pwm/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.031     9.482    hardware_i/divider_pwm/inst/p_0_in[13]
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.982     8.530    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/C
                         clock pessimism             -0.562     7.968    
                         clock uncertainty           -0.062     7.906    
    SLICE_X39Y218        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     7.952    hardware_i/divider_pwm/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 -1.530    

Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.237ns (49.831%)  route 3.259ns (50.169%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.001ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164     9.366    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y215        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.093     9.459 r  hardware_i/divider_pwm/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.027     9.486    hardware_i/divider_pwm/inst/p_0_in[7]
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.973     8.521    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[7]/C
                         clock pessimism             -0.544     7.977    
                         clock uncertainty           -0.062     7.915    
    SLICE_X39Y215        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     7.961    hardware_i/divider_pwm/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.524ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 3.237ns (49.908%)  route 3.249ns (50.093%))
  Logic Levels:           21  (CARRY8=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 8.530 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.001ns, distribution 1.082ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.001ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.083     2.990    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y215        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.104 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.337     3.441    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.679 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.709    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.802 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.402     4.204    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X41Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.394 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.231     4.625    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X41Y210        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.083     4.708 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.726    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X41Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.962 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.992    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X41Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.106 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=3, routed)           0.231     5.337    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X43Y211        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     5.489 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3/O
                         net (fo=2, routed)           0.245     5.734    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_3_n_0
    SLICE_X41Y213        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.869 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.898    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X41Y213        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.136 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.166    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.231 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.261    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.422 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.311     6.733    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X42Y216        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.189     6.922 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.214     7.136    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X42Y216        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.273 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.015     7.288    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X42Y216        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.460 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.490    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X42Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.568 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.336     7.904    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X41Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.960 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.029     7.989    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     8.073 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.184     8.257    hardware_i/divider_pwm/inst/counter0__282_carry_n_10
    SLICE_X40Y217        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     8.443 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.472    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X40Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     8.669 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.307     8.976    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_8
    SLICE_X39Y217        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.202 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154     9.356    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X39Y218        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.093     9.449 r  hardware_i/divider_pwm/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.027     9.476    hardware_i/divider_pwm/inst/p_0_in[15]
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.982     8.530    hardware_i/divider_pwm/inst/clk_in
    SLICE_X39Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/C
                         clock pessimism             -0.562     7.968    
                         clock uncertainty           -0.062     7.906    
    SLICE_X39Y218        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     7.952    hardware_i/divider_pwm/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 -1.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.112ns (42.586%)  route 0.151ns (57.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.054ns (routing 0.001ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.001ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.054     3.602    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X4Y219         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y219         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.714 r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_reg/Q
                         net (fo=10, routed)          0.151     3.865    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/Bb
    SLICE_X3Y218         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.203     3.110    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X3Y218         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_d1_reg/C
                         clock pessimism              0.626     3.736    
    SLICE_X3Y218         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.838    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/bus_busy_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.145ns (54.105%)  route 0.123ns (45.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.043ns (routing 0.001ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.001ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.043     3.591    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X7Y216         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.703 r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[10]/Q
                         net (fo=16, routed)          0.094     3.797    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Q[0]
    SLICE_X6Y216         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.033     3.830 r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[8]_i_1__0/O
                         net (fo=1, routed)           0.029     3.859    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/p_0_in[2]
    SLICE_X6Y216         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.198     3.105    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X6Y216         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/C
                         clock pessimism              0.626     3.731    
    SLICE_X6Y216         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.832    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.832    
                         arrival time                           3.859    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hardware_i/axi_gpio/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.112ns (54.369%)  route 0.094ns (45.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Net Delay (Source):      1.063ns (routing 0.001ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.001ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.063     3.611    hardware_i/axi_gpio/U0/s_axi_aclk
    SLICE_X6Y204         FDRE                                         r  hardware_i/axi_gpio/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y204         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.723 r  hardware_i/axi_gpio/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.094     3.817    hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X6Y205         FDRE                                         r  hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.202     3.109    hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y205         FDRE                                         r  hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.562     3.671    
    SLICE_X6Y205         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.774    hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.114ns (40.860%)  route 0.165ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.050ns (routing 0.001ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.001ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.050     3.598    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/s_axi_aclk
    SLICE_X7Y217         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y217         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.712 r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[7]/Q
                         net (fo=3, routed)           0.165     3.877    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/shift_reg[7]
    SLICE_X5Y216         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.198     3.105    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X5Y216         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[7]/C
                         clock pessimism              0.626     3.731    
    SLICE_X5Y216         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.834    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.112ns (40.876%)  route 0.162ns (59.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.066ns (routing 0.001ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.001ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.066     3.614    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y198         FDRE                                         r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.726 r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=3, routed)           0.162     3.888    hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[3]
    SLICE_X6Y199         FDRE                                         r  hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.209     3.116    hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y199         FDRE                                         r  hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                         clock pessimism              0.626     3.742    
    SLICE_X6Y199         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.844    hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.844    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.112ns (42.748%)  route 0.150ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.065ns (routing 0.001ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.001ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.065     3.613    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.725 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.150     3.875    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[26]
    SLICE_X1Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.196     3.103    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                         clock pessimism              0.626     3.729    
    SLICE_X1Y184         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     3.831    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.114ns (57.286%)  route 0.085ns (42.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Net Delay (Source):      1.080ns (routing 0.001ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.001ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.080     3.628    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y196         FDRE                                         r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.742 r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.085     3.827    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X5Y195         SRLC32E                                      r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.245     3.152    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y195         SRLC32E                                      r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.563     3.715    
    SLICE_X5Y195         SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.067     3.782    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.115ns (43.726%)  route 0.148ns (56.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.065ns (routing 0.001ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.001ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.065     3.613    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.728 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/Q
                         net (fo=1, routed)           0.148     3.876    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[27]
    SLICE_X1Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.196     3.103    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                         clock pessimism              0.626     3.729    
    SLICE_X1Y184         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     3.830    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.112ns (54.902%)  route 0.092ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Net Delay (Source):      1.078ns (routing 0.001ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.001ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.078     3.626    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y186         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.738 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[75]/Q
                         net (fo=1, routed)           0.092     3.830    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[38]
    SLICE_X3Y186         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.220     3.127    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y186         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[14]/C
                         clock pessimism              0.553     3.680    
    SLICE_X3Y186         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.783    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.084ns (59.575%)  route 0.057ns (40.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Net Delay (Source):      0.643ns (routing 0.001ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.643     2.297    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.381 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.057     2.438    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X1Y185         SRLC32E                                      r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.732     1.851    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y185         SRLC32E                                      r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.501     2.352    
    SLICE_X1Y185         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.038     2.390    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_hardware_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y217   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.198ns (10.970%)  route 1.607ns (89.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 8.575 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.001ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.136     4.833    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.027     8.575    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg/C
                         clock pessimism             -0.623     7.952    
                         clock uncertainty           -0.062     7.890    
    SLICE_X49Y214        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.797    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.198ns (10.970%)  route 1.607ns (89.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 8.575 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.001ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.136     4.833    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.027     8.575    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[1]/C
                         clock pessimism             -0.623     7.952    
                         clock uncertainty           -0.062     7.890    
    SLICE_X49Y214        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     7.797    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.198ns (10.970%)  route 1.607ns (89.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 8.578 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.001ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.136     4.833    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.030     8.578    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/C
                         clock pessimism             -0.623     7.955    
                         clock uncertainty           -0.062     7.893    
    SLICE_X49Y214        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     7.800    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.198ns (10.970%)  route 1.607ns (89.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 8.578 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.001ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.136     4.833    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.030     8.578    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_reg_reg/C
                         clock pessimism             -0.623     7.955    
                         clock uncertainty           -0.062     7.893    
    SLICE_X49Y214        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     7.800    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_reg_reg
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.198ns (10.970%)  route 1.607ns (89.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 8.578 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.001ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.136     4.833    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.030     8.578    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[1]/C
                         clock pessimism             -0.623     7.955    
                         clock uncertainty           -0.062     7.893    
    SLICE_X49Y214        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     7.800    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_B_reg/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.198ns (11.074%)  route 1.590ns (88.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 8.567 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.001ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.119     4.816    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_B_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.019     8.567    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_B_reg/C
                         clock pessimism             -0.623     7.944    
                         clock uncertainty           -0.062     7.882    
    SLICE_X49Y213        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.789    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_B_reg
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.198ns (11.055%)  route 1.593ns (88.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.122     4.819    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.028     8.576    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[0]/C
                         clock pessimism             -0.623     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X49Y215        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.198ns (11.055%)  route 1.593ns (88.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.122     4.819    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.028     8.576    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]/C
                         clock pessimism             -0.623     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X49Y215        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.198ns (11.130%)  route 1.581ns (88.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 8.522 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.001ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.110     4.807    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y203        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.974     8.522    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y203        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/C
                         clock pessimism             -0.569     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X42Y203        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.198ns (11.130%)  route 1.581ns (88.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 8.522 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.001ns, distribution 1.120ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.001ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        1.121     3.028    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.144 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.471     3.615    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     3.697 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.110     4.807    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y203        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.974     8.522    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y203        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism             -0.569     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X42Y203        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  2.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.152ns (38.974%)  route 0.238ns (61.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.175     2.649    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.634     1.753    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/C
                         clock pessimism              0.529     2.282    
    SLICE_X44Y212        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.264    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.152ns (38.974%)  route 0.238ns (61.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.175     2.649    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.634     1.753    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]/C
                         clock pessimism              0.529     2.282    
    SLICE_X44Y212        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.264    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.152ns (38.974%)  route 0.238ns (61.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.175     2.649    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.634     1.753    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/C
                         clock pessimism              0.529     2.282    
    SLICE_X44Y212        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.264    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.152ns (38.974%)  route 0.238ns (61.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.175     2.649    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.634     1.753    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                         clock pessimism              0.529     2.282    
    SLICE_X44Y212        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.264    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.152ns (38.974%)  route 0.238ns (61.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.175     2.649    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.634     1.753    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[6]/C
                         clock pessimism              0.529     2.282    
    SLICE_X44Y212        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.264    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.152ns (37.346%)  route 0.255ns (62.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.001ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.666    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.635     1.754    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                         clock pessimism              0.529     2.283    
    SLICE_X44Y213        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.265    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.152ns (37.346%)  route 0.255ns (62.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.001ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.666    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.635     1.754    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/C
                         clock pessimism              0.529     2.283    
    SLICE_X44Y213        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.265    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.152ns (37.346%)  route 0.255ns (62.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.001ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.666    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.635     1.754    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[7]/C
                         clock pessimism              0.529     2.283    
    SLICE_X44Y213        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.265    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.152ns (37.346%)  route 0.255ns (62.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.001ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.666    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.635     1.754    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/C
                         clock pessimism              0.529     2.283    
    SLICE_X44Y213        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.265    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.152ns (37.346%)  route 0.255ns (62.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.605ns (routing 0.001ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.001ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.605     2.259    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.344 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.063     2.407    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X45Y209        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     2.474 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.666    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1874, routed)        0.635     1.754    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/C
                         clock pessimism              0.529     2.283    
    SLICE_X44Y213        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.265    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.401    





