\hypertarget{structSIM__Type}{}\section{S\+I\+M\+\_\+\+Type Struct Reference}
\label{structSIM__Type}\index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a71da199104a0c6df7a9b6ef58c5e4edb}{S\+O\+P\+T1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a5dcd927f581c0770092bd59289fe7145}{S\+O\+P\+T1\+C\+FG}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4092\mbox{]}\hypertarget{structSIM__Type_ad6da5e2e333813ef4afc3e01f2a3b39c}{}\label{structSIM__Type_ad6da5e2e333813ef4afc3e01f2a3b39c}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a42567e1697afc977709f14fe6d9f96a8}{S\+O\+P\+T2}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\hypertarget{structSIM__Type_afbf6c240f024cc9d7d9019982fb5a4f3}{}\label{structSIM__Type_afbf6c240f024cc9d7d9019982fb5a4f3}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a44b7f87f2a822cb3f8f1275f478e485d}{S\+O\+P\+T4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a29d8c8ea1f1cd3f4f1b34b4a48066b63}{S\+O\+P\+T5}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}\hypertarget{structSIM__Type_a1b53099023a7dab9deb613ef15b58380}{}\label{structSIM__Type_a1b53099023a7dab9deb613ef15b58380}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_acf5d10bb5b9bcea4c60a1b30b7499f2e}{S\+O\+P\+T7}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}\hypertarget{structSIM__Type_a626265698228b96a90d25c4da8ed62cb}{}\label{structSIM__Type_a626265698228b96a90d25c4da8ed62cb}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSIM__Type_ada1141c7fe188d49a47eeeabc068dfce}{S\+D\+ID}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a737f06d2d95f8b7528fd37114603da00}{S\+C\+G\+C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a74c36576eed017405dfdfdd307f6e58f}{S\+C\+G\+C2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a5c763f4fc87c5257c35ec8c5953a1196}{S\+C\+G\+C3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_ab35fe0b2593c29a2fd320cf4a667094c}{S\+C\+G\+C4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a139bbc6054a970f8ed4bfddaf5a97dd2}{S\+C\+G\+C5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_ae14fa2f76246338c738acd9a19e5e2f0}{S\+C\+G\+C6}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a53e80dc738a9dceaaa230afd667e3fd2}{S\+C\+G\+C7}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_a3427fbd07b693e2c8d95a79d481b694d}{C\+L\+K\+D\+I\+V1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_acb256e25d3f9b2bf456031820febb4ad}{C\+L\+K\+D\+I\+V2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSIM__Type_ad08521bc1b834684ec167d3df1ca795d}{F\+C\+F\+G1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSIM__Type_a6a16a2d49b11f46bd5874de212f1899e}{F\+C\+F\+G2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSIM__Type_a1909475cfbad89255bfce0b2b8f426c8}{U\+I\+DH}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSIM__Type_a3673a8cdd4cf80d15491e56214ee3124}{U\+I\+D\+MH}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSIM__Type_a1995ae7c6cbcede0825d67e2fc3505ca}{U\+I\+D\+ML}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSIM__Type_a7e55725c1aeddef811d669f56c978529}{U\+I\+DL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+IM -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}}
\index{C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+K\+D\+I\+V1}{CLKDIV1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+C\+L\+K\+D\+I\+V1}\hypertarget{structSIM__Type_a3427fbd07b693e2c8d95a79d481b694d}{}\label{structSIM__Type_a3427fbd07b693e2c8d95a79d481b694d}
System Clock Divider Register 1, offset\+: 0x1044 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}}
\index{C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+K\+D\+I\+V2}{CLKDIV2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+C\+L\+K\+D\+I\+V2}\hypertarget{structSIM__Type_acb256e25d3f9b2bf456031820febb4ad}{}\label{structSIM__Type_acb256e25d3f9b2bf456031820febb4ad}
System Clock Divider Register 2, offset\+: 0x1048 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!F\+C\+F\+G1@{F\+C\+F\+G1}}
\index{F\+C\+F\+G1@{F\+C\+F\+G1}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+C\+F\+G1}{FCFG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+F\+C\+F\+G1}\hypertarget{structSIM__Type_ad08521bc1b834684ec167d3df1ca795d}{}\label{structSIM__Type_ad08521bc1b834684ec167d3df1ca795d}
Flash Configuration Register 1, offset\+: 0x104C \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!F\+C\+F\+G2@{F\+C\+F\+G2}}
\index{F\+C\+F\+G2@{F\+C\+F\+G2}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+C\+F\+G2}{FCFG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+F\+C\+F\+G2}\hypertarget{structSIM__Type_a6a16a2d49b11f46bd5874de212f1899e}{}\label{structSIM__Type_a6a16a2d49b11f46bd5874de212f1899e}
Flash Configuration Register 2, offset\+: 0x1050 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C1@{S\+C\+G\+C1}}
\index{S\+C\+G\+C1@{S\+C\+G\+C1}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C1}{SCGC1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C1}\hypertarget{structSIM__Type_a737f06d2d95f8b7528fd37114603da00}{}\label{structSIM__Type_a737f06d2d95f8b7528fd37114603da00}
System Clock Gating Control Register 1, offset\+: 0x1028 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C2@{S\+C\+G\+C2}}
\index{S\+C\+G\+C2@{S\+C\+G\+C2}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C2}{SCGC2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C2}\hypertarget{structSIM__Type_a74c36576eed017405dfdfdd307f6e58f}{}\label{structSIM__Type_a74c36576eed017405dfdfdd307f6e58f}
System Clock Gating Control Register 2, offset\+: 0x102C \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C3@{S\+C\+G\+C3}}
\index{S\+C\+G\+C3@{S\+C\+G\+C3}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C3}{SCGC3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C3}\hypertarget{structSIM__Type_a5c763f4fc87c5257c35ec8c5953a1196}{}\label{structSIM__Type_a5c763f4fc87c5257c35ec8c5953a1196}
System Clock Gating Control Register 3, offset\+: 0x1030 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C4@{S\+C\+G\+C4}}
\index{S\+C\+G\+C4@{S\+C\+G\+C4}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C4}{SCGC4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C4}\hypertarget{structSIM__Type_ab35fe0b2593c29a2fd320cf4a667094c}{}\label{structSIM__Type_ab35fe0b2593c29a2fd320cf4a667094c}
System Clock Gating Control Register 4, offset\+: 0x1034 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C5@{S\+C\+G\+C5}}
\index{S\+C\+G\+C5@{S\+C\+G\+C5}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C5}{SCGC5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C5}\hypertarget{structSIM__Type_a139bbc6054a970f8ed4bfddaf5a97dd2}{}\label{structSIM__Type_a139bbc6054a970f8ed4bfddaf5a97dd2}
System Clock Gating Control Register 5, offset\+: 0x1038 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C6@{S\+C\+G\+C6}}
\index{S\+C\+G\+C6@{S\+C\+G\+C6}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C6}{SCGC6}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C6}\hypertarget{structSIM__Type_ae14fa2f76246338c738acd9a19e5e2f0}{}\label{structSIM__Type_ae14fa2f76246338c738acd9a19e5e2f0}
System Clock Gating Control Register 6, offset\+: 0x103C \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+C\+G\+C7@{S\+C\+G\+C7}}
\index{S\+C\+G\+C7@{S\+C\+G\+C7}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C7}{SCGC7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+C\+G\+C7}\hypertarget{structSIM__Type_a53e80dc738a9dceaaa230afd667e3fd2}{}\label{structSIM__Type_a53e80dc738a9dceaaa230afd667e3fd2}
System Clock Gating Control Register 7, offset\+: 0x1040 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+D\+ID@{S\+D\+ID}}
\index{S\+D\+ID@{S\+D\+ID}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+D\+ID}{SDID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+D\+ID}\hypertarget{structSIM__Type_ada1141c7fe188d49a47eeeabc068dfce}{}\label{structSIM__Type_ada1141c7fe188d49a47eeeabc068dfce}
System Device Identification Register, offset\+: 0x1024 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+O\+P\+T1@{S\+O\+P\+T1}}
\index{S\+O\+P\+T1@{S\+O\+P\+T1}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T1}{SOPT1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+O\+P\+T1}\hypertarget{structSIM__Type_a71da199104a0c6df7a9b6ef58c5e4edb}{}\label{structSIM__Type_a71da199104a0c6df7a9b6ef58c5e4edb}
System Options Register 1, offset\+: 0x0 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}}
\index{S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T1\+C\+FG}{SOPT1CFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+O\+P\+T1\+C\+FG}\hypertarget{structSIM__Type_a5dcd927f581c0770092bd59289fe7145}{}\label{structSIM__Type_a5dcd927f581c0770092bd59289fe7145}
S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+O\+P\+T2@{S\+O\+P\+T2}}
\index{S\+O\+P\+T2@{S\+O\+P\+T2}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T2}{SOPT2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+O\+P\+T2}\hypertarget{structSIM__Type_a42567e1697afc977709f14fe6d9f96a8}{}\label{structSIM__Type_a42567e1697afc977709f14fe6d9f96a8}
System Options Register 2, offset\+: 0x1004 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+O\+P\+T4@{S\+O\+P\+T4}}
\index{S\+O\+P\+T4@{S\+O\+P\+T4}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T4}{SOPT4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+O\+P\+T4}\hypertarget{structSIM__Type_a44b7f87f2a822cb3f8f1275f478e485d}{}\label{structSIM__Type_a44b7f87f2a822cb3f8f1275f478e485d}
System Options Register 4, offset\+: 0x100C \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+O\+P\+T5@{S\+O\+P\+T5}}
\index{S\+O\+P\+T5@{S\+O\+P\+T5}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T5}{SOPT5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+O\+P\+T5}\hypertarget{structSIM__Type_a29d8c8ea1f1cd3f4f1b34b4a48066b63}{}\label{structSIM__Type_a29d8c8ea1f1cd3f4f1b34b4a48066b63}
System Options Register 5, offset\+: 0x1010 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!S\+O\+P\+T7@{S\+O\+P\+T7}}
\index{S\+O\+P\+T7@{S\+O\+P\+T7}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T7}{SOPT7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+S\+O\+P\+T7}\hypertarget{structSIM__Type_acf5d10bb5b9bcea4c60a1b30b7499f2e}{}\label{structSIM__Type_acf5d10bb5b9bcea4c60a1b30b7499f2e}
System Options Register 7, offset\+: 0x1018 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!U\+I\+DH@{U\+I\+DH}}
\index{U\+I\+DH@{U\+I\+DH}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{U\+I\+DH}{UIDH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+U\+I\+DH}\hypertarget{structSIM__Type_a1909475cfbad89255bfce0b2b8f426c8}{}\label{structSIM__Type_a1909475cfbad89255bfce0b2b8f426c8}
Unique Identification Register High, offset\+: 0x1054 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!U\+I\+DL@{U\+I\+DL}}
\index{U\+I\+DL@{U\+I\+DL}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{U\+I\+DL}{UIDL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+U\+I\+DL}\hypertarget{structSIM__Type_a7e55725c1aeddef811d669f56c978529}{}\label{structSIM__Type_a7e55725c1aeddef811d669f56c978529}
Unique Identification Register Low, offset\+: 0x1060 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!U\+I\+D\+MH@{U\+I\+D\+MH}}
\index{U\+I\+D\+MH@{U\+I\+D\+MH}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{U\+I\+D\+MH}{UIDMH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+U\+I\+D\+MH}\hypertarget{structSIM__Type_a3673a8cdd4cf80d15491e56214ee3124}{}\label{structSIM__Type_a3673a8cdd4cf80d15491e56214ee3124}
Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \index{S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}!U\+I\+D\+ML@{U\+I\+D\+ML}}
\index{U\+I\+D\+ML@{U\+I\+D\+ML}!S\+I\+M\+\_\+\+Type@{S\+I\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{U\+I\+D\+ML}{UIDML}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+I\+M\+\_\+\+Type\+::\+U\+I\+D\+ML}\hypertarget{structSIM__Type_a1995ae7c6cbcede0825d67e2fc3505ca}{}\label{structSIM__Type_a1995ae7c6cbcede0825d67e2fc3505ca}
Unique Identification Register Mid Low, offset\+: 0x105C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
