INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/half_adder/ha/ha.srcs/sources_1/new/halfadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/half_adder/ha/ha.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
