Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 15:58:51 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu48dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1151 |
|    Minimum number of control sets                        |   993 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   158 |
| Unused register locations in slices containing registers |  1699 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1151 |
| >= 0 to < 4        |   185 |
| >= 4 to < 6        |    95 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    15 |
| >= 16              |   709 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1496 |          525 |
| No           | No                    | Yes                    |             102 |           31 |
| No           | Yes                   | No                     |             928 |          368 |
| Yes          | No                    | No                     |           17830 |         5101 |
| Yes          | No                    | Yes                    |             120 |           26 |
| Yes          | Yes                   | No                     |            4873 |         1157 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                       Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpen_por_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/fsm_cycle[1]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[25]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1_n_0                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/drpen_por_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_temperature[1]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/fsm_cycle[1]_i_1__1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/drpen_por_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_20[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/fsm_cycle[1]_i_1__2_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[7]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/fsm_cycle[1]_i_1__3_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/drpen_por_i_1__3_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[7]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/drpen_por_i_1__4_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_16[0]                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[7]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_55[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_54[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_10[0]                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/fg_cal_en_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_28[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_29[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_22[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_19[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[4]                                                                                                                                                                           | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_5                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/not_full_1_reg_bufg_place                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[9]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/fsm_cycle[1]_i_1__4_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                           |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[2]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_36[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_34[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_37[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_33[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_state_machine.pll_on_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[7]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/fsm_cycle[1]_i_1__0_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[7]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/drpen_por_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[16]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[21]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[17]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc20_overvol_ack/adc2_done_reg                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[14]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[14]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc33_overvol_ack/done_reg                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc2[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc2[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status_sm_state                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_r_reg_0                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_17[0]                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc02_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc32_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc2[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc2[2]_i_2_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[18]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc31_overvol_ack/done_reg                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc30_overvol_ack/done_reg                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc23_overvol_ack/adc2_done_reg                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/adc2_done_reg                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc21_overvol_ack/adc2_done_reg                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[17]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[12]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc03_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc10_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc00_overvol_ack/done_reg                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[15]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[18]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc13_overvol_ack/done_reg                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[16]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[15]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[15]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[11]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[10]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12[0]                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_12[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_27[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_25[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_24[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_23[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_42[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[21]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_21[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_32[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_43[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_48[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_49[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_58[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_57[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_31[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_14[0]                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_11[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_13[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[14]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[15]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[17]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[16]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[21]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[18]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/status[3]_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[3]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/status[3]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_13[0]                                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__5_n_0                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[7]_i_1__3_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[10]_i_1__3_n_0                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/status[3]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[7]_i_1__0_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[10]_i_1__0_n_0                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_45[0]                                                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_46[0]                                                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[10]_i_1_n_0                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[7]_i_1__4_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[10]_i_1__4_n_0                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/status[3]_i_1__3_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/status[3]_i_1__4_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                       | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[7]_i_1__2_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[10]_i_1__2_n_0                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[7]_i_1_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[10]_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cal_enables[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_2[0]                                                                                                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_1[0]                                                                                                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_0[0]                                                                                                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[7]_i_1__1_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[10]_i_1__1_n_0                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status[3]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[31]_i_1_n_0                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac2_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[25]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[22]_i_1_n_0                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__4_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__5_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__2_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_26[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_44[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_59[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_50[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_52                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_53                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_51                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_15                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[12]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[13]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[13]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[10]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[11]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[12]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc2[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac3_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[7]_i_1__3_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[15]_i_1__3_n_0                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/clock_en_count[5]_i_1_n_0                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/clock_en_count[5]_i_1__1_n_0                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1_n_0                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/clock_en_count[5]_i_1__4_n_0                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/clock_en_count[5]_i_1__3_n_0                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/clock_en_count[5]_i_1__0_n_0                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/clock_en_count[5]_i_1__2_n_0                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[7]_i_1__4_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[15]_i_1__4_n_0                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[7]_i_1__2_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[15]_i_1__2_n_0                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[7]_i_1__1_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[15]_i_1__1_n_0                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[7]_i_1__0_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[15]_i_1__0_n_0                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[4]_0[0]                                                                                                                                                                      | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[7]_i_1_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[15]_i_1_n_0                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_35[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_38[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_30[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_56[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[7]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[5]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[6]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0] |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                           |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_47[0]                                                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/adc2_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in9_in                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in9_in                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in9_in                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[25]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1_n_0                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[7]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count[7]_i_1_n_0                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                    |                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[9]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                             |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpaddr_por[10]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[3]                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[7]                                                                                                                        |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_56                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[7]_i_1__4_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[23]_i_1__4_n_0                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[7]_i_1_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[23]_i_1_n_0                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[7]_i_1__3_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_timer_count[23]_i_1__3_n_0                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[7]_i_1__2_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[23]_i_1__2_n_0                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[7]_i_1__0_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[23]_i_1__0_n_0                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[7]_i_1__1_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/por_timer_count[23]_i_1__1_n_0                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                                        |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_clk_network_ctrl10                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                          |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_36                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/wr_enable                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |             14 |        14.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_45                                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |             14 |        14.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/wr_enable                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |             14 |        14.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                       | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                6 |             14 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_onehot_tc_sm_state_reg[6][0]                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                7 |             14 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |             14 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                         |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                                                |                                                                                                                                                                                                                                                             |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/rdata[15]_i_1__4_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_18[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_39[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_i[15]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/rdata[15]_i_1__3_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_40[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11[0]                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_41[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/rdata[15]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                    |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/rdata[15]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[8]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_pll_divider00                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                          |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_16[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_17[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/rdata[15]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc2_clk_distr_ctrl0                                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                          |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/rdata[15]_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[25]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                             |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac2/p_17_in                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_16_in                                                                                                                   |               11 |             20 |         1.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_18_in                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac0/p_15_in                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_11_in                                                                                                                   |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_13_in                                                                                                                   |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                3 |             23 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                             |               13 |             23 |         1.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_14[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[22]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               17 |             24 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status_timer_count[0]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[22]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                         | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[22]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                             |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                             |                3 |             26 |         8.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                             |                2 |             26 |        13.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[108].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__107_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[59].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__58_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[111].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__110_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__4_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[110].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__109_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[60].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__59_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__9_n_0                    |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[61].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__60_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[62].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__61_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[112].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__111_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[107].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__106_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[106].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__105_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[105].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__104_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[104].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__103_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[103].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__102_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[102].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__101_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1_n_0                        |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[100].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__99_n_0                  |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[101].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__100_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[56].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__55_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__49_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[120].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__119_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[51].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__50_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[52].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__51_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[109].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__108_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[53].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__52_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[54].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__53_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[55].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__54_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__10_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[58].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__57_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[119].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__118_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[118].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__117_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[117].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__116_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[116].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__115_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[115].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__114_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[114].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__113_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[113].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__112_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[57].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__56_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[99].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__98_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[70].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__69_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__86_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[86].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__85_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[85].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__84_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[84].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__83_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[83].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__82_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[82].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__81_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[69].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__68_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[81].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__80_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__5_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[80].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__79_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[88].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__87_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[71].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__70_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__6_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[79].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__78_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[72].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__71_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[78].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__77_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[73].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__72_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[77].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__76_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[76].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__75_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[74].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__73_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[95].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__94_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[75].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__74_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[98].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__97_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[62].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__61_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[63].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__62_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[64].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__63_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[65].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__64_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[97].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__96_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[66].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__65_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[96].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__95_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__8_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[94].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__93_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[93].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__92_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[92].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__91_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[91].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__90_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[90].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__89_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__7_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[67].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__66_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[89].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__88_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[68].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__67_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[136].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__135_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[144].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__143_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[143].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__142_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[142].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__141_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[141].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__140_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[140].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__139_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__12_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[139].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__138_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[138].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__137_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[137].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__136_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[145].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__144_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[135].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__134_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[134].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__133_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[133].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__132_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[132].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__131_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[131].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__130_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[130].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__129_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__11_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[129].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__128_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[153].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__152_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[131].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__130_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[130].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__129_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__11_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[129].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__128_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[157].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__156_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[156].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__155_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[155].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__154_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[154].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__153_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[128].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__127_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[152].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__151_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[151].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__150_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[150].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__149_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__13_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[149].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__148_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[148].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__147_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[147].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__146_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[146].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__145_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[105].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__104_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[110].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__109_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__9_n_0                    |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[109].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__108_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[108].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__107_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[107].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__106_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                             |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                             |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[106].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__105_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[111].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__110_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[104].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__103_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[103].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__102_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[102].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__101_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1_n_0                        |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[100].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__99_n_0                  |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[101].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__100_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                             |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                             |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__10_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[127].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__126_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[126].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__125_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[125].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__124_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[124].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__123_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[123].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__122_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[122].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__121_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[121].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__120_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[120].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__119_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[132].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__131_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[119].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__118_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[118].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__117_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[117].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__116_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[116].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__115_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[115].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__114_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[114].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__113_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[113].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__112_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[112].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__111_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__24_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__31_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__30_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__29_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__1_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__28_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__27_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__26_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__25_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__32_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__23_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__22_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__21_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__20_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__19_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__0_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__18_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__17_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__40_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__48_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__47_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__46_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__45_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__44_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__43_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__42_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__41_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[184].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__183_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__39_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__2_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__38_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__37_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__36_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__35_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__34_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__33_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__14_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[167].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__166_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[166].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__165_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[165].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__164_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[164].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__163_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[163].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__162_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[162].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__161_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[161].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__160_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[160].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__159_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[168].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__167_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[159].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__158_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[158].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__157_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[138].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__137_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[137].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__136_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[136].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__135_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[135].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__134_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[134].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__133_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[133].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__132_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[176].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__175_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[183].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__182_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[182].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__181_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[181].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__180_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[180].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__179_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__16_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[179].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__178_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[178].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__177_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[177].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__176_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__3_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[175].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__174_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[174].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__173_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[173].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__172_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[172].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__171_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[171].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__170_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[170].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__169_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__15_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[169].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__168_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__32_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__22_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__23_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__24_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__25_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__26_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__27_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__28_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__1_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__29_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__30_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__31_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__21_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__33_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__34_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__35_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__36_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__37_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__38_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__2_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__39_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[75].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__74_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__40_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__41_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[179].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__178_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__15_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[170].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__169_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[74].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__73_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[171].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__170_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[172].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__171_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[173].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__172_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[174].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__173_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[175].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__174_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[176].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__175_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[177].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__176_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[178].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__177_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__42_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__16_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[180].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__179_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[181].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__180_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[182].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__181_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[183].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__182_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[184].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__183_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__17_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__18_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__0_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__19_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__20_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[90].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__89_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[80].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__79_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[81].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__80_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[82].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__81_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[83].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__82_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[84].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__83_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[85].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__84_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[86].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__85_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__86_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[88].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__87_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[89].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__88_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__7_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__6_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[91].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__90_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[92].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__91_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[93].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__92_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[94].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__93_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[95].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__94_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[96].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__95_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[97].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__96_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[98].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__97_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[99].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__98_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__8_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[61].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__60_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[54].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__53_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__43_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__44_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__45_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__46_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__47_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__48_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__3_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__49_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[51].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__50_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[52].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__51_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[53].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__52_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[121].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__120_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[55].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__54_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[56].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__55_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[57].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__56_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[58].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__57_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[59].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__58_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__4_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[60].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__59_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[76].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__75_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[77].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__76_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[78].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__77_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[79].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__78_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[70].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__69_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[147].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__146_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[148].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__147_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[65].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__64_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[149].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__148_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[66].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__65_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[67].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__66_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[68].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__67_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[69].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__68_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__5_n_0                     |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[146].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__145_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[71].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__70_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[72].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__71_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[73].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__72_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__13_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[150].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__149_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[151].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__150_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[152].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__151_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[153].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__152_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[128].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__127_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[122].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__121_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[123].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__122_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[63].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__62_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[124].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__123_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[64].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__63_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[125].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__124_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[126].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__125_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[127].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__126_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[169].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__168_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[139].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__138_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__12_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[140].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__139_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[141].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__140_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[142].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__141_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[143].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__142_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[144].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__143_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[145].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__144_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[154].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__153_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[159].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__158_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__14_n_0                   |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[158].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__157_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                      |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[160].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__159_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[161].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__160_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[162].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__161_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[163].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__162_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[157].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__156_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[164].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__163_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[165].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__164_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[156].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__155_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[166].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__165_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[167].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__166_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[155].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__154_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[168].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1_i_1__167_n_0                 |                                                                                                                                                                                                                                                             |                1 |             28 |        28.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                             |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                             |               11 |             29 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                             |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                             |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                           |                3 |             30 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_54                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             30 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |               14 |             30 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_5[0]                                                                                                                                                                     | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[23]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]_2[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[23]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_9[0]                                                                                                                                                                     | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_8[0]                                                                                                                                                                     | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_7[0]                                                                                                                                                                     | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[19]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_6[0]                                                                                                                                                                     | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[19]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[20]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_52                                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[20]                                                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_10[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_15[0]                                                                                                                                                                    | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[14]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[13]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[20]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[0]                                                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[19]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[23]                                                                                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_60                                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |             33 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_34                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                               |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                         | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum47_out                                                                                                                                                       |                                                                                                                                                                                                                                                             |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                             |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                                   |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |               11 |             37 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                         |               14 |             37 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |               11 |             39 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                   |               14 |             39 |         2.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                             |                3 |             39 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |                8 |             39 |         4.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                       |               12 |             40 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |               10 |             41 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |               10 |             41 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                  |                6 |             42 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                         |               12 |             43 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_40                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             44 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0                     |               10 |             46 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_26                                                                                                                                                         |                                                                                                                                                                                                                                                             |                7 |             48 |         6.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |               19 |             49 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                             |               14 |             52 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                             |               13 |             52 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                             |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                             |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |               12 |             52 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                             |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                             |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                             |               16 |             52 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                         |               17 |             56 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                    |               10 |             57 |         5.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_59                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |             57 |         5.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_12_in                                                                                                                                         |               25 |             61 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/TLAST_GEN_0/inst/m00_axis_tdata_reg[31]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               14 |             67 |         4.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                             |               29 |             69 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                9 |             69 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                             |               21 |             69 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                             |               29 |             69 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                             |               28 |             69 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_29                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |             73 |         7.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_70                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |             74 |         6.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_53                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |             75 |         5.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_46                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |             84 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_23                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |             85 |         7.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               30 |             91 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |               30 |             91 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               30 |             91 |         3.03 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_13                                                                                                                                                         |                                                                                                                                                                                                                                                             |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |               28 |             91 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_26                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             93 |        10.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_21                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |             94 |         7.23 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_27                                                                                                                                                         |                                                                                                                                                                                                                                                             |               15 |             95 |         6.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_28                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_32                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |             96 |         7.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_60                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |             96 |         7.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_42                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             98 |        10.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_20                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            100 |         7.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_4                                                                                                                                                          |                                                                                                                                                                                                                                                             |               12 |            101 |         8.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_7                                                                                                                                                          |                                                                                                                                                                                                                                                             |               13 |            101 |         7.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_55                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            102 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_47                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            102 |         6.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_41                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |            103 |        10.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_35                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |            103 |        10.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_4                                                                                                                                                          |                                                                                                                                                                                                                                                             |               13 |            103 |         7.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_39                                                                                                                                                         |                                                                                                                                                                                                                                                             |               11 |            104 |         9.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_64                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            107 |         6.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_55                                                                                                                                                         |                                                                                                                                                                                                                                                             |               18 |            108 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_13                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |            110 |         9.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_36                                                                                                                                                         |                                                                                                                                                                                                                                                             |               11 |            110 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_30                                                                                                                                                         |                                                                                                                                                                                                                                                             |               15 |            110 |         7.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_34                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            112 |         8.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_49                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            112 |         6.59 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_3                                                                                                                                                          |                                                                                                                                                                                                                                                             |               14 |            113 |         8.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_43                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |            113 |         9.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_7                                                                                                                                                          |                                                                                                                                                                                                                                                             |               14 |            114 |         8.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_19                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            115 |         6.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_19                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            115 |         7.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_39                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |            117 |        11.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_44                                                                                                                                                         |                                                                                                                                                                                                                                                             |               11 |            119 |        10.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_30                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            119 |         7.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_68                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            120 |         6.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_48                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            121 |         5.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_37                                                                                                                                                         |                                                                                                                                                                                                                                                             |               11 |            122 |        11.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_12                                                                                                                                                         |                                                                                                                                                                                                                                                             |               15 |            123 |         8.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_29                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            123 |         7.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_38                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            123 |         9.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_61                                                                                                                                                         |                                                                                                                                                                                                                                                             |               22 |            124 |         5.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_41                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            124 |         9.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_49                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            126 |         9.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_70                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            126 |         6.63 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_25                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            127 |         7.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_43                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |            127 |        10.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_14                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            128 |         9.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_67                                                                                                                                                         |                                                                                                                                                                                                                                                             |               20 |            128 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_33                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            129 |         9.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_46                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            130 |         5.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_35                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |            130 |        10.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_10                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            131 |         8.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_32                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            131 |         7.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_53                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            132 |         6.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_20                                                                                                                                                         |                                                                                                                                                                                                                                                             |               18 |            132 |         7.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_62                                                                                                                                                         |                                                                                                                                                                                                                                                             |               22 |            132 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_51                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            133 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_11                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            134 |         8.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_28                                                                                                                                                         |                                                                                                                                                                                                                                                             |               18 |            134 |         7.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_17                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            135 |         7.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_40                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            135 |         9.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_17                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            136 |         7.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_24                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            136 |         7.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_10                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            138 |         8.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_27                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            138 |         7.26 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_47                                                                                                                                                         |                                                                                                                                                                                                                                                             |               25 |            140 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_42                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            140 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_33                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            141 |        10.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_37                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            141 |        10.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_38                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            141 |        10.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_2                                                                                                                                                          |                                                                                                                                                                                                                                                             |               21 |            143 |         6.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_76                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            146 |         6.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_31                                                                                                                                                         |                                                                                                                                                                                                                                                             |               20 |            147 |         7.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_63                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |            149 |        14.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_75                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            149 |         6.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_18                                                                                                                                                         |                                                                                                                                                                                                                                                             |               16 |            150 |         9.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_22                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            150 |         7.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_31                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            151 |         7.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_66                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            151 |         6.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_2                                                                                                                                                          |                                                                                                                                                                                                                                                             |               25 |            151 |         6.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               13 |            151 |        11.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_15                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            151 |         7.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_8                                                                                                                                                          |                                                                                                                                                                                                                                                             |               16 |            152 |         9.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_65                                                                                                                                                         |                                                                                                                                                                                                                                                             |               26 |            153 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_77                                                                                                                                                         |                                                                                                                                                                                                                                                             |               23 |            153 |         6.65 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_16                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            155 |         9.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_52                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            159 |         7.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_78                                                                                                                                                         |                                                                                                                                                                                                                                                             |               25 |            163 |         6.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_14                                                                                                                                                         |                                                                                                                                                                                                                                                             |               17 |            165 |         9.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_71                                                                                                                                                         |                                                                                                                                                                                                                                                             |               26 |            165 |         6.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_59                                                                                                                                                         |                                                                                                                                                                                                                                                             |               27 |            167 |         6.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_62                                                                                                                                                         |                                                                                                                                                                                                                                                             |               18 |            169 |         9.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_54                                                                                                                                                         |                                                                                                                                                                                                                                                             |               28 |            169 |         6.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_9                                                                                                                                                          |                                                                                                                                                                                                                                                             |               19 |            170 |         8.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_23                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            170 |         8.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_11                                                                                                                                                         |                                                                                                                                                                                                                                                             |               18 |            170 |         9.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_74                                                                                                                                                         |                                                                                                                                                                                                                                                             |               26 |            171 |         6.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_73                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |            173 |        17.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_67                                                                                                                                                         |                                                                                                                                                                                                                                                             |               29 |            176 |         6.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                             |               11 |            176 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_71                                                                                                                                                         |                                                                                                                                                                                                                                                             |               26 |            178 |         6.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_22                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            179 |         7.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_58                                                                                                                                                         |                                                                                                                                                                                                                                                             |               29 |            179 |         6.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_50                                                                                                                                                         |                                                                                                                                                                                                                                                             |               26 |            180 |         6.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_65                                                                                                                                                         |                                                                                                                                                                                                                                                             |               30 |            180 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_15                                                                                                                                                         |                                                                                                                                                                                                                                                             |               25 |            182 |         7.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_69                                                                                                                                                         |                                                                                                                                                                                                                                                             |               28 |            184 |         6.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_57                                                                                                                                                         |                                                                                                                                                                                                                                                             |               27 |            184 |         6.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_68                                                                                                                                                         |                                                                                                                                                                                                                                                             |               28 |            184 |         6.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_72                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            185 |         8.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_5                                                                                                                                                          |                                                                                                                                                                                                                                                             |               21 |            185 |         8.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_78                                                                                                                                                         |                                                                                                                                                                                                                                                             |               31 |            186 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_74                                                                                                                                                         |                                                                                                                                                                                                                                                             |               19 |            188 |         9.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_6                                                                                                                                                          |                                                                                                                                                                                                                                                             |               21 |            189 |         9.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_3                                                                                                                                                          |                                                                                                                                                                                                                                                             |               22 |            189 |         8.59 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_72                                                                                                                                                         |                                                                                                                                                                                                                                                             |               20 |            192 |         9.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_66                                                                                                                                                         |                                                                                                                                                                                                                                                             |               21 |            194 |         9.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_76                                                                                                                                                         |                                                                                                                                                                                                                                                             |               32 |            198 |         6.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_73                                                                                                                                                         |                                                                                                                                                                                                                                                             |               32 |            199 |         6.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_69                                                                                                                                                         |                                                                                                                                                                                                                                                             |               31 |            200 |         6.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_21                                                                                                                                                         |                                                                                                                                                                                                                                                             |               20 |            200 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_24                                                                                                                                                         |                                                                                                                                                                                                                                                             |               27 |            201 |         7.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_8                                                                                                                                                          |                                                                                                                                                                                                                                                             |               25 |            202 |         8.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_77                                                                                                                                                         |                                                                                                                                                                                                                                                             |               31 |            203 |         6.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_9                                                                                                                                                          |                                                                                                                                                                                                                                                             |               23 |            204 |         8.87 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_6                                                                                                                                                          |                                                                                                                                                                                                                                                             |               22 |            206 |         9.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_51                                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            207 |        14.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_48                                                                                                                                                         |                                                                                                                                                                                                                                                             |               23 |            207 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                                                |               72 |            209 |         2.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_44                                                                                                                                                         |                                                                                                                                                                                                                                                             |               23 |            210 |         9.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_50                                                                                                                                                         |                                                                                                                                                                                                                                                             |               31 |            213 |         6.87 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_79                                                                                                                                                         |                                                                                                                                                                                                                                                             |               32 |            215 |         6.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_12                                                                                                                                                         |                                                                                                                                                                                                                                                             |               22 |            215 |         9.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_56                                                                                                                                                         |                                                                                                                                                                                                                                                             |               34 |            224 |         6.59 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_58                                                                                                                                                         |                                                                                                                                                                                                                                                             |               37 |            233 |         6.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_57                                                                                                                                                         |                                                                                                                                                                                                                                                             |               37 |            234 |         6.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_16                                                                                                                                                         |                                                                                                                                                                                                                                                             |               24 |            235 |         9.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_79                                                                                                                                                         |                                                                                                                                                                                                                                                             |               39 |            239 |         6.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_61                                                                                                                                                         |                                                                                                                                                                                                                                                             |               42 |            254 |         6.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_63                                                                                                                                                         |                                                                                                                                                                                                                                                             |               38 |            257 |         6.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_64                                                                                                                                                         |                                                                                                                                                                                                                                                             |               39 |            264 |         6.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_18                                                                                                                                                         |                                                                                                                                                                                                                                                             |               27 |            265 |         9.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_25                                                                                                                                                         |                                                                                                                                                                                                                                                             |               36 |            268 |         7.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_80                                                                                                                                                         |                                                                                                                                                                                                                                                             |               39 |            269 |         6.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_81                                                                                                                                                         |                                                                                                                                                                                                                                                             |               39 |            273 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_45                                                                                                                                                         |                                                                                                                                                                                                                                                             |               46 |            275 |         5.98 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_75                                                                                                                                                         |                                                                                                                                                                                                                                                             |               45 |            277 |         6.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_repN_82                                                                                                                                                         |                                                                                                                                                                                                                                                             |               41 |            281 |         6.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |              190 |            311 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |              341 |           1188 |         3.48 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/not_full_1_reg                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |             1268 |           2630 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/not_full_1_reg                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |             1226 |           2632 |         2.15 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


