 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_64b
Version: K-2015.06-SP2
Date   : Sat Mar 22 16:42:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_63_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_63_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_59_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_59_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_58_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_58_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_57_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_57_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_56_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_56_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_55_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_55_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_54_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_54_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_53_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_53_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_52_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_52_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_51_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_51_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_50_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_50_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_49_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_49_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_48_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_48_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_47_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_47_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_46_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_46_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_45_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_45_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_44_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_44_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_42_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_42_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_41_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_41_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_40_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_40_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_39_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_39_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_38_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_38_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_37_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_37_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_36_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_36_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_35_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_35_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_34_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_34_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_33_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_33_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_32_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_32_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_31_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_31_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_30_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_30_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_29_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_29_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_23_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_23_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_22_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_22_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_21_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_21_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_20_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_20_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_19_/E (EDFQD1)                       0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_19_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_7_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_7_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_6_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_6_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_5_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_5_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_4_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_4_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_3_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_3_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_2_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_2_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_1_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_1_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory10_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U823/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n682 (net)                     4        0.004               0.000      0.255 f
  U851/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n940 (net)                    26        0.021               0.000      0.514 r
  U852/Z (BUFFD0)                                   0.351     0.226      0.740 r
  n1348 (net)                   40        0.032               0.000      0.740 r
  U853/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N161 (net)                    21        0.039               0.000      1.027 r
  U854/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1360 (net)                   44        0.084               0.000      1.321 r
  memory10_reg_0_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory10_reg_0_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_63_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_63_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_59_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_59_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_58_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_58_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_57_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_57_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_56_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_56_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_55_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_55_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_54_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_54_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_53_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_53_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_52_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_52_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_51_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_51_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_50_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_50_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_49_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_49_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_48_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_48_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_47_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_47_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_46_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_46_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_45_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_45_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_44_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_44_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_42_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_42_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_41_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_41_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_40_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_40_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_39_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_39_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_38_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_38_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_37_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_37_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_36_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_36_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_35_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_35_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_34_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_34_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_33_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_33_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_32_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_32_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_31_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_31_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_30_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_30_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_29_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_29_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_23_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_23_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_22_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_22_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_21_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_21_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_20_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_20_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_19_/E (EDFQD1)                        0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_19_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_7_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_7_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_6_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_6_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_5_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_5_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_4_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_4_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_3_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_3_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_2_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_2_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_1_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_1_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory8_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.010     0.001      0.201 f
  A[2] (net)                     3        0.002               0.000      0.201 f
  U813/ZN (INVD0)                                   0.024     0.017      0.218 r
  n672 (net)                     2        0.002               0.000      0.218 r
  U815/ZN (CKND2D0)                                 0.051     0.037      0.255 f
  n680 (net)                     4        0.004               0.000      0.255 f
  U859/ZN (NR2D0)                                   0.448     0.259      0.514 r
  n939 (net)                    26        0.021               0.000      0.514 r
  U860/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1346 (net)                   40        0.032               0.000      0.739 r
  U861/ZN (INR2XD0)                                 0.453     0.287      1.027 r
  N159 (net)                    21        0.039               0.000      1.027 r
  U862/Z (CKBD1)                                    0.480     0.294      1.321 r
  n1362 (net)                   44        0.084               0.000      1.321 r
  memory8_reg_0_/E (EDFQD1)                         0.480     0.000      1.321 r
  data arrival time                                                      1.321

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory8_reg_0_/CP (EDFQD1)                                  0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.321
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.585


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_22_/E (EDFQD1)                       0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_22_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_21_/E (EDFQD1)                       0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_21_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_20_/E (EDFQD1)                       0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_20_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_19_/E (EDFQD1)                       0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_19_/CP (EDFQD1)                                0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_7_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_7_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_6_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_6_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_5_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_5_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_4_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_4_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_3_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_3_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_2_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_2_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_1_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_1_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory12_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_64b       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U814/ZN (INVD0)                                   0.023     0.017      0.218 r
  n671 (net)                     2        0.001               0.000      0.218 r
  U819/ZN (CKND2D0)                                 0.051     0.037      0.254 f
  n678 (net)                     4        0.004               0.000      0.254 f
  U863/ZN (NR2D0)                                   0.448     0.259      0.513 r
  n935 (net)                    26        0.021               0.000      0.513 r
  U864/Z (BUFFD0)                                   0.351     0.226      0.739 r
  n1342 (net)                   40        0.032               0.000      0.739 r
  U865/ZN (INR2XD0)                                 0.453     0.287      1.026 r
  N163 (net)                    21        0.039               0.000      1.026 r
  U866/Z (CKBD1)                                    0.480     0.294      1.320 r
  n1358 (net)                   44        0.084               0.000      1.320 r
  memory12_reg_0_/E (EDFQD1)                        0.480     0.000      1.320 r
  data arrival time                                                      1.320

  clock CLK (rise edge)                                      50.000     50.000
  clock network delay (ideal)                                 0.000     50.000
  memory12_reg_0_/CP (EDFQD1)                                 0.000     50.000 r
  library setup time                                         -0.094     49.906
  data required time                                                    49.906
  -------------------------------------------------------------------------------
  data required time                                                    49.906
  data arrival time                                                     -1.320
  -------------------------------------------------------------------------------
  slack (MET)                                                           48.586


1
