--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml MOSES_FPGA_Design.twx MOSES_FPGA_Design.ncd -o
MOSES_FPGA_Design.twr MOSES_FPGA_Design.pcf -ucf ffpci104_fcg006rd.ucf

Design file:              MOSES_FPGA_Design.ncd
Physical constraint file: MOSES_FPGA_Design.pcf
Device,package,speed:     xc5vlx50t,ff665,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3391 - Timing constraint TIMEGRP "LB_IPAD" OFFSET = IN 8.8 ns 
   BEFORE COMP "lb_lclko_fb"; does not specify a data valid duration and will 
   not be hold checked. To enable hold checking on this offset constraint 
   please specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint TIMEGRP "LB_IOPAD" OFFSET = IN 8.8 ns 
   BEFORE COMP "lb_lclko_fb"; does not specify a data valid duration and will 
   not be hold checked. To enable hold checking on this offset constraint 
   please specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET 
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns en_dqs<0>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<1>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y31.DQ                   IODELAY_X2Y62.DATAIN                  0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns en_dqs<2>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y30.AQ                    IODELAY_X0Y60.DATAIN                  0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.803  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y60.DATAOUT             ILOGIC_X0Y60.SR                       0.838  
IODELAY_X0Y60.DATAOUT             ILOGIC_X0Y60.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y62.DATAOUT             ILOGIC_X2Y62.SR                       0.803  
IODELAY_X2Y62.DATAOUT             ILOGIC_X2Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk100M_SE = PERIOD TIMEGRP "TNM_clk100M_SE" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.334ns.
--------------------------------------------------------------------------------

Paths for end point CLK_CONTROL/cnt_0 (SLICE_X22Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_CONTROL/cnt_3 (FF)
  Destination:          CLK_CONTROL/cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100M_SE rising at 0.000ns
  Destination Clock:    clk100M_SE rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_CONTROL/cnt_3 to CLK_CONTROL/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.CQ      Tcko                  0.450   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_3
    SLICE_X23Y73.A2      net (fanout=2)        0.750   CLK_CONTROL/cnt<3>
    SLICE_X23Y73.A       Tilo                  0.094   CLK_CONTROL/cnt<3>_inv
                                                       CLK_CONTROL/cnt<3>_inv1_INV_0
    SLICE_X22Y73.CE      net (fanout=3)        0.471   CLK_CONTROL/cnt<3>_inv
    SLICE_X22Y73.CLK     Tceck                 0.229   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.773ns logic, 1.221ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point CLK_CONTROL/cnt_2 (SLICE_X22Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_CONTROL/cnt_3 (FF)
  Destination:          CLK_CONTROL/cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100M_SE rising at 0.000ns
  Destination Clock:    clk100M_SE rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_CONTROL/cnt_3 to CLK_CONTROL/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.CQ      Tcko                  0.450   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_3
    SLICE_X23Y73.A2      net (fanout=2)        0.750   CLK_CONTROL/cnt<3>
    SLICE_X23Y73.A       Tilo                  0.094   CLK_CONTROL/cnt<3>_inv
                                                       CLK_CONTROL/cnt<3>_inv1_INV_0
    SLICE_X22Y73.CE      net (fanout=3)        0.471   CLK_CONTROL/cnt<3>_inv
    SLICE_X22Y73.CLK     Tceck                 0.229   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.773ns logic, 1.221ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point CLK_CONTROL/cnt_3 (SLICE_X22Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_CONTROL/cnt_3 (FF)
  Destination:          CLK_CONTROL/cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100M_SE rising at 0.000ns
  Destination Clock:    clk100M_SE rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_CONTROL/cnt_3 to CLK_CONTROL/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.CQ      Tcko                  0.450   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_3
    SLICE_X23Y73.A2      net (fanout=2)        0.750   CLK_CONTROL/cnt<3>
    SLICE_X23Y73.A       Tilo                  0.094   CLK_CONTROL/cnt<3>_inv
                                                       CLK_CONTROL/cnt<3>_inv1_INV_0
    SLICE_X22Y73.CE      net (fanout=3)        0.471   CLK_CONTROL/cnt<3>_inv
    SLICE_X22Y73.CLK     Tceck                 0.229   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.773ns logic, 1.221ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk100M_SE = PERIOD TIMEGRP "TNM_clk100M_SE" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CLK_CONTROL/cnt_3 (SLICE_X22Y73.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_CONTROL/cnt_3 (FF)
  Destination:          CLK_CONTROL/cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100M_SE rising at 10.000ns
  Destination Clock:    clk100M_SE rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLK_CONTROL/cnt_3 to CLK_CONTROL/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.CQ      Tcko                  0.414   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_3
    SLICE_X22Y73.C4      net (fanout=2)        0.353   CLK_CONTROL/cnt<3>
    SLICE_X22Y73.CLK     Tah         (-Th)     0.195   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/Mcount_cnt_xor<3>11
                                                       CLK_CONTROL/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.219ns logic, 0.353ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point CLK_CONTROL/cnt_0 (SLICE_X22Y73.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_CONTROL/cnt_0 (FF)
  Destination:          CLK_CONTROL/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100M_SE rising at 10.000ns
  Destination Clock:    clk100M_SE rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLK_CONTROL/cnt_0 to CLK_CONTROL/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.AQ      Tcko                  0.414   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_0
    SLICE_X22Y73.A4      net (fanout=3)        0.356   CLK_CONTROL/cnt<0>
    SLICE_X22Y73.CLK     Tah         (-Th)     0.197   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/Mcount_cnt_xor<0>11_INV_0
                                                       CLK_CONTROL/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.217ns logic, 0.356ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CLK_CONTROL/cnt_2 (SLICE_X22Y73.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_CONTROL/cnt_2 (FF)
  Destination:          CLK_CONTROL/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100M_SE rising at 10.000ns
  Destination Clock:    clk100M_SE rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLK_CONTROL/cnt_2 to CLK_CONTROL/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.BQ      Tcko                  0.414   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/cnt_2
    SLICE_X22Y73.B4      net (fanout=2)        0.354   CLK_CONTROL/cnt<2>
    SLICE_X22Y73.CLK     Tah         (-Th)     0.190   CLK_CONTROL/cnt<1>
                                                       CLK_CONTROL/Mcount_cnt_xor<2>11
                                                       CLK_CONTROL/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.224ns logic, 0.354ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100M_SE = PERIOD TIMEGRP "TNM_clk100M_SE" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: CLK_CONTROL/DCM_BASE0/CLK2X
  Logical resource: CLK_CONTROL/DCM_BASE0/CLK2X
  Location pin: DCM_ADV_X0Y11.CLK2X
  Clock network: CLK_CONTROL/ddr2_clk200_signal
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: CLK_CONTROL/DCM_BASE0/CLKIN
  Logical resource: CLK_CONTROL/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk100M_SE
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: CLK_CONTROL/DCM_BASE0/CLK0
  Logical resource: CLK_CONTROL/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: CLK_CONTROL/clk100M_SE_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "TNM_clk50" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19412 paths analyzed, 7517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.258ns.
--------------------------------------------------------------------------------

Paths for end point DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR (RAMB36_X1Y3.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:          DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (1.359 - 1.301)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y87.DQ        Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd14
                                                         DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y67.A1        net (fanout=40)       2.071   DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y67.AMUX      Tilo                  0.243   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<356>
                                                         DDR2_Manager0/addr_rdy_mux_signal1
    RAMB36_X1Y3.ENBWRENL   net (fanout=1)        3.979   DDR2_Manager0/addr_rdy_mux_signal
    RAMB36_X1Y3.CLKBWRCLKL Trcck_WREN            0.478   DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
                                                         DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
    ---------------------------------------------------  ---------------------------
    Total                                        7.221ns (1.171ns logic, 6.050ns route)
                                                         (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:          DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (1.363 - 1.301)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y87.DQ        Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd14
                                                         DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y67.A1        net (fanout=40)       2.071   DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y67.AMUX      Tilo                  0.243   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<356>
                                                         DDR2_Manager0/addr_rdy_mux_signal1
    RAMB36_X1Y3.ENBWRENL   net (fanout=1)        3.979   DDR2_Manager0/addr_rdy_mux_signal
    RAMB36_X1Y3.CLKBWRCLKU Trcck_WREN            0.478   DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
                                                         DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
    ---------------------------------------------------  ---------------------------
    Total                                        7.221ns (1.171ns logic, 6.050ns route)
                                                         (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd12 (FF)
  Destination:          DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.359 - 1.341)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd12 to DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y85.DQ        Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd12
                                                         DDR2_Manager0/CurrentState_FSM_FFd12
    SLICE_X27Y67.A3        net (fanout=39)       1.582   DDR2_Manager0/CurrentState_FSM_FFd12
    SLICE_X27Y67.AMUX      Tilo                  0.224   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<356>
                                                         DDR2_Manager0/addr_rdy_mux_signal1
    RAMB36_X1Y3.ENBWRENL   net (fanout=1)        3.979   DDR2_Manager0/addr_rdy_mux_signal
    RAMB36_X1Y3.CLKBWRCLKL Trcck_WREN            0.478   DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
                                                         DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR
    ---------------------------------------------------  ---------------------------
    Total                                        6.713ns (1.152ns logic, 5.561ns route)
                                                         (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point OUTPUT_GPIO/user_Q_8 (SLICE_X14Y81.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PLX_SLAVE/ctrlState_FSM_FFd3 (FF)
  Destination:          OUTPUT_GPIO/user_Q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.537 - 0.519)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PLX_SLAVE/ctrlState_FSM_FFd3 to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.CQ      Tcko                  0.450   PLX_SLAVE/ctrlState_FSM_FFd4
                                                       PLX_SLAVE/ctrlState_FSM_FFd3
    SLICE_X22Y93.A3      net (fanout=4)        0.607   PLX_SLAVE/ctrlState_FSM_FFd3
    SLICE_X22Y93.A       Tilo                  0.094   ds_readyn_gpio_signal
                                                       PLX_SLAVE/ctrlState_FSM_Out51
    SLICE_X30Y88.A1      net (fanout=5)        1.789   ds_readyn_gpio_signal
    SLICE_X30Y88.A       Tilo                  0.094   ld_out_signal_and0000
                                                       input_gpio_interrupt_ack_wren_SW0
    SLICE_X30Y87.D4      net (fanout=2)        0.543   N94
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (1.055ns logic, 5.359ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PLX_SLAVE/ctrlState_FSM_FFd5 (FF)
  Destination:          OUTPUT_GPIO/user_Q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.537 - 0.525)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PLX_SLAVE/ctrlState_FSM_FFd5 to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y93.AQ      Tcko                  0.450   PLX_SLAVE/ctrlState_FSM_FFd5
                                                       PLX_SLAVE/ctrlState_FSM_FFd5
    SLICE_X22Y93.A5      net (fanout=3)        0.404   PLX_SLAVE/ctrlState_FSM_FFd5
    SLICE_X22Y93.A       Tilo                  0.094   ds_readyn_gpio_signal
                                                       PLX_SLAVE/ctrlState_FSM_Out51
    SLICE_X30Y88.A1      net (fanout=5)        1.789   ds_readyn_gpio_signal
    SLICE_X30Y88.A       Tilo                  0.094   ld_out_signal_and0000
                                                       input_gpio_interrupt_ack_wren_SW0
    SLICE_X30Y87.D4      net (fanout=2)        0.543   N94
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.055ns logic, 5.156ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PLX_SLAVE/ctrlState_FSM_FFd4 (FF)
  Destination:          OUTPUT_GPIO/user_Q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.537 - 0.519)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PLX_SLAVE/ctrlState_FSM_FFd4 to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.DQ      Tcko                  0.450   PLX_SLAVE/ctrlState_FSM_FFd4
                                                       PLX_SLAVE/ctrlState_FSM_FFd4
    SLICE_X22Y93.A6      net (fanout=3)        0.311   PLX_SLAVE/ctrlState_FSM_FFd4
    SLICE_X22Y93.A       Tilo                  0.094   ds_readyn_gpio_signal
                                                       PLX_SLAVE/ctrlState_FSM_Out51
    SLICE_X30Y88.A1      net (fanout=5)        1.789   ds_readyn_gpio_signal
    SLICE_X30Y88.A       Tilo                  0.094   ld_out_signal_and0000
                                                       input_gpio_interrupt_ack_wren_SW0
    SLICE_X30Y87.D4      net (fanout=2)        0.543   N94
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (1.055ns logic, 5.063ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point OUTPUT_GPIO/user_Q_9 (SLICE_X14Y81.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PLX_SLAVE/ctrlState_FSM_FFd3 (FF)
  Destination:          OUTPUT_GPIO/user_Q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.537 - 0.519)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PLX_SLAVE/ctrlState_FSM_FFd3 to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.CQ      Tcko                  0.450   PLX_SLAVE/ctrlState_FSM_FFd4
                                                       PLX_SLAVE/ctrlState_FSM_FFd3
    SLICE_X22Y93.A3      net (fanout=4)        0.607   PLX_SLAVE/ctrlState_FSM_FFd3
    SLICE_X22Y93.A       Tilo                  0.094   ds_readyn_gpio_signal
                                                       PLX_SLAVE/ctrlState_FSM_Out51
    SLICE_X30Y88.A1      net (fanout=5)        1.789   ds_readyn_gpio_signal
    SLICE_X30Y88.A       Tilo                  0.094   ld_out_signal_and0000
                                                       input_gpio_interrupt_ack_wren_SW0
    SLICE_X30Y87.D4      net (fanout=2)        0.543   N94
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (1.055ns logic, 5.359ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PLX_SLAVE/ctrlState_FSM_FFd5 (FF)
  Destination:          OUTPUT_GPIO/user_Q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.537 - 0.525)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PLX_SLAVE/ctrlState_FSM_FFd5 to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y93.AQ      Tcko                  0.450   PLX_SLAVE/ctrlState_FSM_FFd5
                                                       PLX_SLAVE/ctrlState_FSM_FFd5
    SLICE_X22Y93.A5      net (fanout=3)        0.404   PLX_SLAVE/ctrlState_FSM_FFd5
    SLICE_X22Y93.A       Tilo                  0.094   ds_readyn_gpio_signal
                                                       PLX_SLAVE/ctrlState_FSM_Out51
    SLICE_X30Y88.A1      net (fanout=5)        1.789   ds_readyn_gpio_signal
    SLICE_X30Y88.A       Tilo                  0.094   ld_out_signal_and0000
                                                       input_gpio_interrupt_ack_wren_SW0
    SLICE_X30Y87.D4      net (fanout=2)        0.543   N94
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.055ns logic, 5.156ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PLX_SLAVE/ctrlState_FSM_FFd4 (FF)
  Destination:          OUTPUT_GPIO/user_Q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.537 - 0.519)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PLX_SLAVE/ctrlState_FSM_FFd4 to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.DQ      Tcko                  0.450   PLX_SLAVE/ctrlState_FSM_FFd4
                                                       PLX_SLAVE/ctrlState_FSM_FFd4
    SLICE_X22Y93.A6      net (fanout=3)        0.311   PLX_SLAVE/ctrlState_FSM_FFd4
    SLICE_X22Y93.A       Tilo                  0.094   ds_readyn_gpio_signal
                                                       PLX_SLAVE/ctrlState_FSM_Out51
    SLICE_X30Y88.A1      net (fanout=5)        1.789   ds_readyn_gpio_signal
    SLICE_X30Y88.A       Tilo                  0.094   ld_out_signal_and0000
                                                       input_gpio_interrupt_ack_wren_SW0
    SLICE_X30Y87.D4      net (fanout=2)        0.543   N94
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (1.055ns logic, 5.063ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk50 = PERIOD TIMEGRP "TNM_clk50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y22.DIBDIL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[179].I_SRLT_NE_0.FF (FF)
  Destination:          LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.693 - 0.509)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[179].I_SRLT_NE_0.FF to LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y110.CQ        Tcko                  0.433   LB_ILA0/U0/I_NO_D.U_ILA/iDATA<170>
                                                          LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[179].I_SRLT_NE_0.FF
    RAMB36_X2Y22.DIBDIL12   net (fanout=1)        0.293   LB_ILA0/U0/I_NO_D.U_ILA/iDATA<179>
    RAMB36_X2Y22.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.147ns logic, 0.293ns route)
                                                          (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y23.DIBDIL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[210].I_SRLT_NE_0.FF (FF)
  Destination:          LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.730 - 0.550)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[210].I_SRLT_NE_0.FF to LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y115.BQ         Tcko                  0.433   LB_ILA0/U0/I_NO_D.U_ILA/iDATA<206>
                                                          LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[210].I_SRLT_NE_0.FF
    RAMB36_X0Y23.DIBDIL10   net (fanout=1)        0.305   LB_ILA0/U0/I_NO_D.U_ILA/iDATA<210>
    RAMB36_X0Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.452ns (0.147ns logic, 0.305ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X1Y22.ADDRBU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Destination:          LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.615 - 0.446)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR to LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y114.BQ        Tcko                  0.414   LB_ILA0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
                                                          LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    RAMB36_X1Y22.ADDRBU14   net (fanout=15)       0.328   LB_ILA0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
    RAMB36_X1Y22.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                          LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.448ns (0.120ns logic, 0.328ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "TNM_clk50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: reset_flag_1/SR
  Logical resource: reset_flag_1/SR
  Location pin: OLOGIC_X2Y145.SR
  Clock network: output_gpio_register<26>_inv
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKL
  Logical resource: DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKU
  Logical resource: DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: clk50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_lb_lclki = PERIOD TIMEGRP "TNM_lb_lclko_fb" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr2_clk0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr2_clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr2_clk0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr2_clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.692ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y60.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y60.DATAIN net (fanout=1)        0.531   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y60.DATAOUTTioddo_DATAIN         1.338   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y60.DDLY    net (fanout=2)        0.000   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y60.CLK     Tidockd               0.352   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (2.161ns logic, 0.531ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y62.DATAIN net (fanout=1)        0.522   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y62.DATAOUTTioddo_DATAIN         1.338   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y62.DDLY    net (fanout=2)        0.000   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y62.CLK     Tidockd               0.352   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (2.161ns logic, 0.522ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.521   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (2.161ns logic, 0.521ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y62.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X2Y62.DATAIN net (fanout=1)        0.272   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X2Y62.DATAOUTTioddo_DATAIN         1.728   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y62.DDLY    net (fanout=2)        0.000   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y62.CLK     Tiockdd     (-Th)    -0.115   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (2.257ns logic, 0.272ns route)
                                                       (89.2% logic, 10.8% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y62.DATAIN net (fanout=1)        0.480   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y62.DATAOUTTioddo_DATAIN         1.728   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y62.DDLY    net (fanout=2)        0.000   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y62.CLK     Tiockdd     (-Th)    -0.115   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (2.276ns logic, 0.480ns route)
                                                       (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.480   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (2.276ns logic, 0.480ns route)
                                                       (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.032ns.
 Maximum delay is   2.040ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y42.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.517   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y42.CE1     net (fanout=8)        1.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y42.CLK     Tice1ck               0.581   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (1.098ns logic, 1.007ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.517   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y42.CE1     net (fanout=8)        1.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y42.CLKB    Tice1ck               0.557   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.074ns logic, 1.007ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y40.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.301 - 0.196)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.517   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y40.CE1     net (fanout=8)        1.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y40.CLK     Tice1ck               0.581   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (1.098ns logic, 1.007ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.301 - 0.196)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.517   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y40.CE1     net (fanout=8)        1.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y40.CLKB    Tice1ck               0.557   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.074ns logic, 1.007ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y43.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y43.CE1     net (fanout=8)        0.962   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y43.CLK     Tice1ck               0.581   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.098ns logic, 0.962ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y43.CE1     net (fanout=8)        0.962   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y43.CLKB    Tice1ck               0.557   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (1.074ns logic, 0.962ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y68.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.476   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y68.CE1     net (fanout=8)        0.343   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y68.CLKB    Tickce1     (-Th)    -0.261   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.476   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y68.CE1     net (fanout=8)        0.343   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y68.CLK     Tickce1     (-Th)    -0.287   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y60.Q1      Tickq                 0.476   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.338   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y60.Q1      Tickq                 0.476   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.338   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y67.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.057ns (0.264 - 0.207)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y62.Q1      Tickq                 0.476   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y67.CE1     net (fanout=8)        0.337   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X2Y67.CLKB    Tickce1     (-Th)    -0.261   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.737ns logic, 0.337ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y67.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.100ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.057ns (0.264 - 0.207)
  Source Clock:         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y62.Q1      Tickq                 0.476   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y67.CE1     net (fanout=8)        0.337   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X2Y67.CLK     Tickce1     (-Th)    -0.287   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.763ns logic, 0.337ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 208 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.440ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (SLICE_X26Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.494 - 0.564)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X51Y38.A2      net (fanout=16)       2.886   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X51Y38.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_fall1
    SLICE_X26Y27.BX      net (fanout=3)        1.872   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<13>
    SLICE_X26Y27.CLK     Tdick                -0.011   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (0.533ns logic, 4.758ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13 (SLICE_X30Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (1.165 - 1.352)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X51Y38.B3      net (fanout=16)       2.551   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X51Y38.B       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_rise1
    SLICE_X30Y27.BX      net (fanout=3)        1.859   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
    SLICE_X30Y27.CLK     Tdick                -0.011   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.533ns logic, 4.410ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (SLICE_X21Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 1)
  Clock Path Skew:      -0.299ns (3.309 - 3.608)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X42Y33.A4      net (fanout=16)       2.548   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X42Y33.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1
    SLICE_X21Y26.BX      net (fanout=4)        1.579   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
    SLICE_X21Y26.CLK     Tdick                -0.011   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (0.533ns logic, 4.127ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28 (SLICE_X24Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.736ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.197ns (3.553 - 3.356)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X13Y22.A4      net (fanout=16)       0.631   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X13Y22.A       Tilo                  0.087   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<28>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/rd_data_fall1
    SLICE_X24Y33.AX      net (fanout=3)        0.840   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<28>
    SLICE_X24Y33.CLK     Tckdi       (-Th)     0.236   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<31>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.265ns logic, 1.471ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6 (SLICE_X13Y27.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.537 - 0.524)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X13Y24.A4      net (fanout=16)       0.670   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X13Y24.A       Tilo                  0.087   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<6>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/rd_data_fall1
    SLICE_X13Y27.CX      net (fanout=3)        0.427   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<6>
    SLICE_X13Y27.CLK     Tckdi       (-Th)     0.218   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<7>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.283ns logic, 1.097ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0 (SLICE_X20Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.778ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.193ns (3.549 - 3.356)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X13Y28.D3      net (fanout=16)       0.941   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X13Y28.D       Tilo                  0.087   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_rise1
    SLICE_X20Y28.AX      net (fanout=4)        0.572   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<0>
    SLICE_X20Y28.CLK     Tckdi       (-Th)     0.236   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.265ns logic, 1.513ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.421ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17 (SLICE_X27Y38.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (1.221 - 1.220)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.CQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    SLICE_X27Y38.B1      net (fanout=16)       1.853   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<2>
    SLICE_X27Y38.CLK     Tas                   0.027   rd_data_fifo_out<19>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_17_mux00001
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.498ns logic, 1.853ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23 (SLICE_X26Y42.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.240ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (1.165 - 1.220)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.CQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    SLICE_X26Y42.D3      net (fanout=16)       1.741   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<2>
    SLICE_X26Y42.CLK     Tas                   0.028   rd_data_fifo_out<23>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_23_mux00001
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.499ns logic, 1.741ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (SLICE_X26Y42.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (1.165 - 1.220)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.CQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    SLICE_X26Y42.C3      net (fanout=16)       1.728   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<2>
    SLICE_X26Y42.CLK     Tas                   0.029   rd_data_fifo_out<23>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_22_mux00001
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.500ns logic, 1.728ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26 (SLICE_X28Y35.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.051ns (0.453 - 0.402)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.DQ      Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X28Y35.C6      net (fanout=16)       0.618   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X28Y35.CLK     Tah         (-Th)     0.217   rd_data_fifo_out<27>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_26_mux00001
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.216ns logic, 0.618ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11 (SLICE_X42Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.109ns (0.511 - 0.402)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.BQ      Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    SLICE_X42Y35.D6      net (fanout=16)       0.836   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<1>
    SLICE_X42Y35.CLK     Tah         (-Th)     0.195   rd_data_fifo_out<11>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_11_mux00001
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.238ns logic, 0.836ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2 (SLICE_X29Y36.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.053ns (0.455 - 0.402)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.AQ      Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X29Y36.C5      net (fanout=16)       0.791   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X29Y36.CLK     Tah         (-Th)     0.195   rd_data_fifo_out<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_2_mux00001
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.238ns logic, 0.791ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 145 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.649ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (OLOGIC_X2Y43.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns (3.380 - 3.560)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y22.D1      net (fanout=89)       2.198   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y22.DMUX    Tilo                  0.246   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X2Y43.D1      net (fanout=2)        1.942   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X2Y43.CLK     Todck                 0.434   ddr2_odt
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (1.130ns logic, 4.140ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14 (SLICE_X31Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.253 - 3.560)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 1.250ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y20.A6       net (fanout=89)       1.899   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y20.A        Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<10>11
    SLICE_X31Y23.SR      net (fanout=8)        1.972   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X31Y23.CLK     Tsrck                 0.547   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_rise<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.091ns logic, 3.871ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15 (SLICE_X31Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.253 - 3.560)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 1.250ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y20.A6       net (fanout=89)       1.899   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y20.A        Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<10>11
    SLICE_X31Y23.SR      net (fanout=8)        1.972   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X31Y23.CLK     Tsrck                 0.547   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_rise<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.091ns logic, 3.871ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X29Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.193ns (3.505 - 3.312)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at -3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X29Y20.D6      net (fanout=89)       0.405   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X29Y20.CLK     Tah         (-Th)     0.195   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<12>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<44>1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.219ns logic, 0.405ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41 (SLICE_X27Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.292ns (3.604 - 3.312)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at -3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y19.A6      net (fanout=89)       0.672   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y19.CLK     Tah         (-Th)     0.197   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<11>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<41>11
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.217ns logic, 0.672ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42 (SLICE_X27Y19.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.292ns (3.604 - 3.312)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at -3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y19.B6      net (fanout=89)       0.675   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y19.CLK     Tah         (-Th)     0.196   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<11>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<42>11
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.218ns logic, 0.675ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.463ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y3.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    15.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (3.537 - 3.560)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 1.250ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X29Y17.CQ            Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y17.D2             net (fanout=89)       2.390   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y17.D              Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y3.ENARDENL       net (fanout=1)        0.829   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y3.REGCLKARDRCLKL Trcck_RDEN            0.478   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    -------------------------------------------------------  ---------------------------
    Total                                            4.241ns (1.022ns logic, 3.219ns route)
                                                             (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (3.545 - 3.560)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 1.250ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X29Y17.CQ            Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y17.D2             net (fanout=89)       2.390   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y17.D              Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y3.ENARDENL       net (fanout=1)        0.829   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y3.REGCLKARDRCLKU Trcck_RDEN            0.478   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    -------------------------------------------------------  ---------------------------
    Total                                            4.241ns (1.022ns logic, 3.219ns route)
                                                             (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (3.556 - 3.560)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 1.250ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y17.CQ        Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y17.D2         net (fanout=89)       2.390   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y17.D          Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y3.ENARDENL   net (fanout=1)        0.829   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y3.CLKARDCLKL Trcck_RDEN            0.478   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ---------------------------------------------------  ---------------------------
    Total                                        4.241ns (1.022ns logic, 3.219ns route)
                                                         (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y3.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.515ns (3.827 - 3.312)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at -3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y17.CQ        Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y17.D2         net (fanout=89)       2.199   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y17.D          Tilo                  0.087   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y3.ENARDENL   net (fanout=1)        0.763   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y3.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ---------------------------------------------------  ---------------------------
    Total                                        3.068ns (0.106ns logic, 2.962ns route)
                                                         (3.5% logic, 96.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.511ns (3.823 - 3.312)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at -3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y17.CQ        Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y17.D2         net (fanout=89)       2.199   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y17.D          Tilo                  0.087   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y3.ENARDENL   net (fanout=1)        0.763   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y3.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                         u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ---------------------------------------------------  ---------------------------
    Total                                        3.068ns (0.106ns logic, 2.962ns route)
                                                         (3.5% logic, 96.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.499ns (3.811 - 3.312)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at -3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X29Y17.CQ            Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y17.D2             net (fanout=89)       2.199   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y17.D              Tilo                  0.087   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y3.ENARDENL       net (fanout=1)        0.763   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y3.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                             u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    -------------------------------------------------------  ---------------------------
    Total                                            3.068ns (0.106ns logic, 2.962ns route)
                                                             (3.5% logic, 96.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.920ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X51Y31.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    16.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (3.312 - 3.600)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.BQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly
    SLICE_X12Y22.A2      net (fanout=1)        0.963   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<5>
    SLICE_X12Y22.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    SLICE_X51Y31.DX      net (fanout=1)        1.903   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<1>
    SLICE_X51Y31.CLK     Tdick                 0.002   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.567ns logic, 2.866ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    16.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (3.312 - 3.600)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.CQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly
    SLICE_X12Y22.A3      net (fanout=1)        0.794   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<6>
    SLICE_X12Y22.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    SLICE_X51Y31.DX      net (fanout=1)        1.903   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<1>
    SLICE_X51Y31.CLK     Tdick                 0.002   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (0.567ns logic, 2.697ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    16.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (3.312 - 3.618)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X12Y22.A5      net (fanout=1)        0.752   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<8>
    SLICE_X12Y22.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    SLICE_X51Y31.DX      net (fanout=1)        1.903   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<1>
    SLICE_X51Y31.CLK     Tdick                 0.002   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.546ns logic, 2.655ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.908ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (3.379 - 3.618)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly
    SLICE_X0Y30.A2       net (fanout=1)        1.451   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<10>
    SLICE_X0Y30.CLK      Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.457ns logic, 1.451ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (3.379 - 3.618)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.DQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly
    SLICE_X0Y30.A3       net (fanout=1)        1.394   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
    SLICE_X0Y30.CLK      Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.457ns logic, 1.394ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.229ns (3.633 - 3.404)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.CQ       Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly
    SLICE_X0Y30.A6       net (fanout=1)        0.505   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<14>
    SLICE_X0Y30.CLK      Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.195ns logic, 0.505ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.229ns (3.633 - 3.404)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.BQ       Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X0Y30.A5       net (fanout=1)        0.534   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X0Y30.CLK      Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.195ns logic, 0.534ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X0Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.267ns (3.643 - 3.376)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.DQ       Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X0Y31.A6       net (fanout=1)        0.605   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X0Y31.CLK      Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.214ns logic, 0.605ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.859ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.261 - 3.510)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X32Y21.A2      net (fanout=1)        0.954   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X32Y21.CLK     Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.457ns logic, 0.954ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.261 - 3.510)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X32Y21.A4      net (fanout=1)        0.694   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X32Y21.CLK     Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.457ns logic, 0.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.261 - 3.510)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X32Y21.A3      net (fanout=1)        0.605   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X32Y21.CLK     Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.457ns logic, 0.605ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.240ns (3.506 - 3.266)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X32Y21.A6      net (fanout=1)        0.438   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X32Y21.CLK     Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.195ns logic, 0.438ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.242ns (3.506 - 3.264)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X32Y21.A5      net (fanout=1)        0.518   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X32Y21.CLK     Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.195ns logic, 0.518ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.242ns (3.506 - 3.264)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.BQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X32Y21.A3      net (fanout=1)        0.557   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X32Y21.CLK     Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.195ns logic, 0.557ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.877ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.273 - 3.536)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.AQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X28Y10.A2      net (fanout=1)        0.937   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X28Y10.CLK     Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.478ns logic, 0.937ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.273 - 3.536)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.CQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X28Y10.A4      net (fanout=1)        0.701   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X28Y10.CLK     Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.478ns logic, 0.701ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.273 - 3.536)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.BQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X28Y10.A3      net (fanout=1)        0.618   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X28Y10.CLK     Tas                   0.007   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.478ns logic, 0.618ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.230ns (3.519 - 3.289)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.DQ      Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X28Y10.A5      net (fanout=1)        0.364   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X28Y10.CLK     Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.214ns logic, 0.364ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.230ns (3.519 - 3.289)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y11.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X28Y10.A6      net (fanout=1)        0.421   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X28Y10.CLK     Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.195ns logic, 0.421ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.230ns (3.519 - 3.289)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.BQ      Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X28Y10.A3      net (fanout=1)        0.568   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X28Y10.CLK     Tah         (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.214ns logic, 0.568ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP         
"CLK_CONTROL_ddr2_clk200_signal" TS_clk100M_SE / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X28Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_clk0 rising at 0.000ns
  Destination Clock:    ddr2_clk0 rising at 5.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21 to u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.BQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X28Y39.CX      net (fanout=1)        0.814   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X28Y39.CLK     Tdick                -0.005   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X30Y41.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_clk0 rising at 0.000ns
  Destination Clock:    ddr2_clk0 rising at 5.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_13 to u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y41.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X30Y41.CX      net (fanout=1)        0.821   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X30Y41.CLK     Tdick                 0.004   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X34Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_clk0 rising at 0.000ns
  Destination Clock:    ddr2_clk0 rising at 5.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1 to u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X34Y39.CX      net (fanout=1)        0.821   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X34Y39.CLK     Tdick                 0.004   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP
        "CLK_CONTROL_ddr2_clk200_signal" TS_clk100M_SE / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X31Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_clk0 rising at 5.000ns
  Destination Clock:    ddr2_clk0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16 to u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y40.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X31Y40.BX      net (fanout=1)        0.282   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X31Y40.CLK     Tckdi       (-Th)     0.231   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X35Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_clk0 rising at 5.000ns
  Destination Clock:    ddr2_clk0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_8 to u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X35Y41.BX      net (fanout=1)        0.282   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X35Y41.CLK     Tckdi       (-Th)     0.231   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19 (SLICE_X31Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_clk0 rising at 5.000ns
  Destination Clock:    ddr2_clk0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_18 to u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y40.CQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_18
    SLICE_X31Y40.DX      net (fanout=1)        0.277   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<18>
    SLICE_X31Y40.CLK     Tckdi       (-Th)     0.219   u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.195ns logic, 0.277ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP
        "CLK_CONTROL_ddr2_clk200_signal" TS_clk100M_SE / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr2_clk0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr2_clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: CLK_CONTROL/BUFG0/I0
  Logical resource: CLK_CONTROL/BUFG0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_CONTROL/ddr2_clk200_signal
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD 
TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.550ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n/REV
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y72.REV
  Clock network: rst0_tb
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y63.SR
  Clock network: rst0_tb
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y62.SR
  Clock network: rst0_tb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD 
TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK 
PHASE         1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE
        1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y71.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y45.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = 
PERIOD TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in" 
TS_SYS_CLK / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y63.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y62.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y60.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD 
TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0" 
TS_SYS_CLK_200 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.550ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0" TS_SYS_CLK_200 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n/REV
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y72.REV
  Clock network: rst0_tb
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y63.SR
  Clock network: rst0_tb
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y62.SR
  Clock network: rst0_tb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = 
PERIOD TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0" 
TS_SYS_CLK_200         PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0" TS_SYS_CLK_200
        PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y71.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y45.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = 
PERIOD TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0" 
TS_SYS_CLK_200 /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0" TS_SYS_CLK_200 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y63.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y62.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y60.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD 
TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1"         
TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2692 paths analyzed, 1624 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.801ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (OLOGIC_X2Y43.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.178ns (3.380 - 3.558)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X27Y22.D5      net (fanout=2)        1.353   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
    SLICE_X27Y22.DMUX    Tilo                  0.245   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X2Y43.D1      net (fanout=2)        1.942   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X2Y43.CLK     Todck                 0.434   ddr2_odt
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.129ns logic, 3.295ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.549 - 0.476)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.DQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X27Y22.D4      net (fanout=3)        1.147   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren
    SLICE_X27Y22.DMUX    Tilo                  0.239   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X2Y43.D1      net (fanout=2)        1.942   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X2Y43.CLK     Todck                 0.434   ddr2_odt
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.144ns logic, 3.089ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.841ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.282 - 1.306)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1
    SLICE_X27Y22.D2      net (fanout=3)        0.772   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<1>
    SLICE_X27Y22.DMUX    Tilo                  0.243   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X2Y43.D1      net (fanout=2)        1.942   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X2Y43.CLK     Todck                 0.434   ddr2_odt
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (1.127ns logic, 2.714ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X0Y30.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.239ns (3.379 - 3.618)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y11.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X15Y23.D5      net (fanout=3)        1.278   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
    SLICE_X15Y23.DMUX    Tilo                  0.245   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X15Y23.C5      net (fanout=1)        0.369   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24
    SLICE_X15Y23.C       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y30.AX       net (fanout=4)        1.468   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y30.CLK      Tds                   0.368   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.157ns logic, 3.115ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.281 - 1.258)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.AQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X15Y23.C4      net (fanout=5)        2.212   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden
    SLICE_X15Y23.C       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y30.AX       net (fanout=4)        1.468   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y30.CLK      Tds                   0.368   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.933ns logic, 3.680ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.547 - 0.569)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X15Y23.D3      net (fanout=2)        0.750   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X15Y23.DMUX    Tilo                  0.227   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X15Y23.C5      net (fanout=1)        0.369   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24
    SLICE_X15Y23.C       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y30.AX       net (fanout=4)        1.468   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y30.CLK      Tds                   0.368   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.139ns logic, 2.587ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X0Y31.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (3.389 - 3.618)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y11.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X15Y23.D5      net (fanout=3)        1.278   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
    SLICE_X15Y23.DMUX    Tilo                  0.245   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X15Y23.C5      net (fanout=1)        0.369   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24
    SLICE_X15Y23.C       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y31.AX       net (fanout=4)        1.443   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y31.CLK      Tds                   0.368   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (1.157ns logic, 3.090ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (1.291 - 1.258)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.AQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X15Y23.C4      net (fanout=5)        2.212   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden
    SLICE_X15Y23.C       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y31.AX       net (fanout=4)        1.443   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y31.CLK      Tds                   0.368   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (0.933ns logic, 3.655ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.557 - 0.569)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    clk0_tb rising at 5.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X15Y23.D3      net (fanout=2)        0.750   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X15Y23.DMUX    Tilo                  0.227   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X15Y23.C5      net (fanout=1)        0.369   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24
    SLICE_X15Y23.C       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y31.AX       net (fanout=4)        1.443   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X0Y31.CLK      Tds                   0.368   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (1.139ns logic, 2.562ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1"
        TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r (SLICE_X26Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.250ns (3.615 - 3.365)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y11.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y12.AX      net (fanout=3)        0.309   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
    SLICE_X26Y12.CLK     Tckdi       (-Th)     0.229   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.185ns logic, 0.309ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X55Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/i_phy_init_done (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.272ns (3.675 - 3.403)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/i_phy_init_done to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y17.AQ      Tcko                  0.433   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_init_done
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/i_phy_init_done
    SLICE_X55Y19.AX      net (fanout=1)        0.423   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_init_done
    SLICE_X55Y19.CLK     Tckdi       (-Th)     0.229   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.204ns logic, 0.423ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7 (SLICE_X48Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.238ns (3.625 - 3.387)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb rising at 0.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y17.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_addr<7>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7
    SLICE_X48Y19.D6      net (fanout=2)        0.421   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_addr<7>
    SLICE_X48Y19.CLK     Tah         (-Th)     0.216   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<7>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0001<7>1
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.198ns logic, 0.421ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1"
        TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n/REV
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y72.REV
  Clock network: rst0_tb
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y63.SR
  Clock network: rst0_tb
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y62.SR
  Clock network: rst0_tb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = 
PERIOD TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1"      
   TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 359 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.353ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X16Y28.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.479 - 0.524)
  Source Clock:         u_DDR2_CORE/clk90 falling at 3.750ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 6.250ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.CQ      Tcko                  0.445   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1
    SLICE_X17Y28.B6      net (fanout=2)        0.840   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
    SLICE_X17Y28.B       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0
    SLICE_X16Y28.AI      net (fanout=1)        0.260   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
    SLICE_X16Y28.CLK     Tds                   0.335   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.874ns logic, 1.100ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (SLICE_X24Y24.AI), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.254ns (3.304 - 3.558)
  Source Clock:         u_DDR2_CORE/clkdiv0 rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 falling at 3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.BQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X27Y22.D5      net (fanout=2)        1.353   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
    SLICE_X27Y22.DMUX    Tilo                  0.245   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X24Y24.AI      net (fanout=2)        0.424   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    SLICE_X24Y24.CLK     Tds                   0.340   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.035ns logic, 1.777ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.304 - 3.519)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 falling at 3.750ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.DQ      Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X27Y22.D4      net (fanout=3)        1.147   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren
    SLICE_X27Y22.DMUX    Tilo                  0.239   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X24Y24.AI      net (fanout=2)        0.424   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    SLICE_X24Y24.CLK     Tds                   0.340   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.050ns logic, 1.571ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.258ns (3.304 - 3.562)
  Source Clock:         clk0_tb rising at 0.000ns
  Destination Clock:    u_DDR2_CORE/clk90 falling at 3.750ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1
    SLICE_X27Y22.D2      net (fanout=3)        0.772   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<1>
    SLICE_X27Y22.DMUX    Tilo                  0.243   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X24Y24.AI      net (fanout=2)        0.424   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    SLICE_X24Y24.CLK     Tds                   0.340   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.033ns logic, 1.196ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X16Y28.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.846ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.479 - 0.524)
  Source Clock:         u_DDR2_CORE/clk90 falling at 3.750ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 6.250ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.BQ      Tcko                  0.445   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X17Y28.A5      net (fanout=1)        0.712   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X17Y28.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0
    SLICE_X16Y28.BI      net (fanout=1)        0.260   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
    SLICE_X16Y28.CLK     Tds                   0.335   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<0>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.874ns logic, 0.972ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1"
        TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5 (SLICE_X39Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_4 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u_DDR2_CORE/clk90 rising at 6.250ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_4 to u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<7>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_4
    SLICE_X39Y27.BX      net (fanout=1)        0.282   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<4>
    SLICE_X39Y27.CLK     Tckdi       (-Th)     0.231   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<7>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9 (SLICE_X35Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u_DDR2_CORE/clk90 rising at 6.250ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8 to u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8
    SLICE_X35Y28.BX      net (fanout=1)        0.285   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<8>
    SLICE_X35Y28.CLK     Tckdi       (-Th)     0.231   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11 (SLICE_X35Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_10 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u_DDR2_CORE/clk90 rising at 6.250ns
  Destination Clock:    u_DDR2_CORE/clk90 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_10 to u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.CQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_10
    SLICE_X35Y28.DX      net (fanout=1)        0.282   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<10>
    SLICE_X35Y28.CLK     Tckdi       (-Th)     0.219   u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1"
        TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y71.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y45.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: u_DDR2_CORE/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = 
PERIOD TIMEGRP         "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1"    
     TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8070 paths analyzed, 2883 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.466ns.
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (SLICE_X26Y27.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (3.326 - 3.619)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y39.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X51Y38.A1      net (fanout=1)        0.836   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_fall
    SLICE_X51Y38.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_fall1
    SLICE_X26Y27.BX      net (fanout=3)        1.872   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<13>
    SLICE_X26Y27.CLK     Tdick                -0.011   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (0.533ns logic, 2.708ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (3.326 - 3.619)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y39.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X51Y38.A3      net (fanout=1)        0.570   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg2a_out_fall
    SLICE_X51Y38.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_fall1
    SLICE_X26Y27.BX      net (fanout=3)        1.872   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<13>
    SLICE_X26Y27.CLK     Tdick                -0.011   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.533ns logic, 2.442ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (SLICE_X26Y27.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.290ns (3.326 - 3.616)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.CQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X42Y27.A3      net (fanout=1)        1.052   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_fall
    SLICE_X42Y27.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1
    SLICE_X26Y27.AX      net (fanout=3)        1.655   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
    SLICE_X26Y27.CLK     Tdick                -0.008   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.536ns logic, 2.707ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.290ns (3.326 - 3.616)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.AQ      Tcko                  0.450   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X42Y27.A4      net (fanout=1)        0.969   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg2a_out_fall
    SLICE_X42Y27.A       Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1
    SLICE_X26Y27.AX      net (fanout=3)        1.655   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
    SLICE_X26Y27.CLK     Tdick                -0.008   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.536ns logic, 2.624ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3 (SLICE_X17Y27.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.362ns (3.318 - 3.680)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.DQ       Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg3b_out_rise
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X7Y21.A2       net (fanout=1)        0.903   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg3b_out_rise
    SLICE_X7Y21.A        Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/rd_data_rise1
    SLICE_X17Y27.DX      net (fanout=3)        1.679   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<3>
    SLICE_X17Y27.CLK     Tdick                 0.002   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.567ns logic, 2.582ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 1)
  Clock Path Skew:      -0.362ns (3.318 - 3.680)
  Source Clock:         clk0_tb rising at 5.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.BQ       Tcko                  0.471   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg3b_out_rise
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X7Y21.A4       net (fanout=1)        0.746   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg2a_out_rise
    SLICE_X7Y21.A        Tilo                  0.094   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/rd_data_rise1
    SLICE_X17Y27.DX      net (fanout=3)        1.679   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise<3>
    SLICE_X17Y27.CLK     Tdick                 0.002   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.567ns logic, 2.425ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1"
        TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3 (SLICE_X26Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      0.293ns (3.587 - 3.294)
  Source Clock:         clk0_tb rising at 10.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3
    SLICE_X26Y25.DX      net (fanout=1)        0.305   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<3>
    SLICE_X26Y25.CLK     Tckdi       (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.195ns logic, 0.305ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (SLICE_X23Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.254ns (3.563 - 3.309)
  Source Clock:         clk0_tb rising at 10.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.AQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0
    SLICE_X23Y26.AX      net (fanout=1)        0.282   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<0>
    SLICE_X23Y26.CLK     Tckdi       (-Th)     0.229   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X23Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3 (FF)
  Destination:          u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.254ns (3.563 - 3.309)
  Source Clock:         clk0_tb rising at 10.000ns
  Destination Clock:    u_DDR2_CORE/clkdiv0 rising at 10.000ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.DQ      Tcko                  0.414   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3
    SLICE_X23Y26.DX      net (fanout=1)        0.284   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
    SLICE_X23Y26.CLK     Tckdi       (-Th)     0.219   u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP
        "u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1"
        TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y63.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y62.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y60.C
  Clock network: u_DDR2_CORE/clkdiv0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LB_IPAD" OFFSET = IN 8.8 ns BEFORE COMP 
"lb_lclko_fb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.028ns.
--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ (SLICE_X18Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.772ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_lresetn (PAD)
  Destination:          LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Clock Path Delay:     -0.425ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_lresetn to LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V7.I                 Tiopi                 0.889   lb_lresetn
                                                       lb_lresetn
                                                       lb_lresetn_IBUF
    SLICE_X18Y96.BX      net (fanout=13)       2.580   lb_lresetn_IBUF
    SLICE_X18Y96.CLK     Tdick                -0.011   LB_ILA0/U0/iTRIG_IN<88>
                                                       LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.878ns logic, 2.580ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path: lb_lclko_fb to LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X18Y96.CLK     net (fanout=1448)     0.102   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.425ns (-2.992ns logic, 2.567ns route)

--------------------------------------------------------------------------------

Paths for end point PLX_ARBITER/curState_FSM_FFd4 (SLICE_X16Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.266ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_lhold (PAD)
  Destination:          PLX_ARBITER/curState_FSM_FFd4 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      2.962ns (Levels of Logic = 2)
  Clock Path Delay:     -0.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_lhold to PLX_ARBITER/curState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B26.I                Tiopi                 0.913   lb_lhold
                                                       lb_lhold
                                                       lb_lhold_IBUF
    SLICE_X15Y87.A4      net (fanout=2)        1.659   lb_lhold_IBUF
    SLICE_X15Y87.A       Tilo                  0.094   PLX_ARBITER/curState_FSM_FFd5
                                                       PLX_ARBITER/curState_FSM_FFd4-In1
    SLICE_X16Y87.AX      net (fanout=1)        0.308   PLX_ARBITER/curState_FSM_FFd4-In
    SLICE_X16Y87.CLK     Tdick                -0.012   dsAck
                                                       PLX_ARBITER/curState_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.995ns logic, 1.967ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path: lb_lclko_fb to PLX_ARBITER/curState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X16Y87.CLK     net (fanout=1448)     0.100   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.427ns (-2.992ns logic, 2.565ns route)

--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ (SLICE_X11Y90.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.455ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_lhold (PAD)
  Destination:          LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      2.774ns (Levels of Logic = 1)
  Clock Path Delay:     -0.426ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_lhold to LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B26.I                Tiopi                 0.913   lb_lhold
                                                       lb_lhold
                                                       lb_lhold_IBUF
    SLICE_X11Y90.CX      net (fanout=2)        1.857   lb_lhold_IBUF
    SLICE_X11Y90.CLK     Tdick                 0.004   LB_ILA0/U0/iTRIG_IN<83>
                                                       LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.917ns logic, 1.857ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path: lb_lclko_fb to LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X11Y90.CLK     net (fanout=1448)     0.101   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.426ns (-2.992ns logic, 2.566ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "LB_IPAD" OFFSET = IN 8.8 ns BEFORE COMP "lb_lclko_fb";
--------------------------------------------------------------------------------

Paths for end point PLX_ARBITER/curState_FSM_FFd3 (SLICE_X15Y87.A4), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.182ns (data path - clock path + uncertainty)
  Source:               lb_lhold (PAD)
  Destination:          PLX_ARBITER/curState_FSM_FFd3 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 2)
  Clock Path Delay:     0.168ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: lb_lhold to PLX_ARBITER/curState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B26.I                Tiopi                 0.875   lb_lhold
                                                       lb_lhold
                                                       lb_lhold_IBUF
    SLICE_X15Y87.A4      net (fanout=2)        1.526   lb_lhold_IBUF
    SLICE_X15Y87.CLK     Tah         (-Th)     0.196   PLX_ARBITER/curState_FSM_FFd5
                                                       PLX_ARBITER/curState_FSM_FFd3-In1
                                                       PLX_ARBITER/curState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.679ns logic, 1.526ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path: lb_lclko_fb to PLX_ARBITER/curState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X15Y87.CLK     net (fanout=1448)     1.672   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (-4.183ns logic, 4.351ns route)

--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ (SLICE_X11Y90.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.327ns (data path - clock path + uncertainty)
  Source:               lb_lhold (PAD)
  Destination:          LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Clock Path Delay:     0.183ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: lb_lhold to LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B26.I                Tiopi                 0.875   lb_lhold
                                                       lb_lhold
                                                       lb_lhold_IBUF
    SLICE_X11Y90.CX      net (fanout=2)        1.708   lb_lhold_IBUF
    SLICE_X11Y90.CLK     Tckdi       (-Th)     0.218   LB_ILA0/U0/iTRIG_IN<83>
                                                       LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.657ns logic, 1.708ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path: lb_lclko_fb to LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X11Y90.CLK     net (fanout=1448)     1.687   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (-4.183ns logic, 4.366ns route)

--------------------------------------------------------------------------------

Paths for end point PLX_ARBITER/curState_FSM_FFd4 (SLICE_X16Y87.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.514ns (data path - clock path + uncertainty)
  Source:               lb_lhold (PAD)
  Destination:          PLX_ARBITER/curState_FSM_FFd4 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 2)
  Clock Path Delay:     0.166ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: lb_lhold to PLX_ARBITER/curState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B26.I                Tiopi                 0.875   lb_lhold
                                                       lb_lhold
                                                       lb_lhold_IBUF
    SLICE_X15Y87.A4      net (fanout=2)        1.526   lb_lhold_IBUF
    SLICE_X15Y87.A       Tilo                  0.087   PLX_ARBITER/curState_FSM_FFd5
                                                       PLX_ARBITER/curState_FSM_FFd4-In1
    SLICE_X16Y87.AX      net (fanout=1)        0.283   PLX_ARBITER/curState_FSM_FFd4-In
    SLICE_X16Y87.CLK     Tckdi       (-Th)     0.236   dsAck
                                                       PLX_ARBITER/curState_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.726ns logic, 1.809ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path: lb_lclko_fb to PLX_ARBITER/curState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X16Y87.CLK     net (fanout=1448)     1.670   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (-4.183ns logic, 4.349ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LB_IOPAD" OFFSET = IN 8.8 ns BEFORE COMP 
"lb_lclko_fb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5619 paths analyzed, 605 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.744ns.
--------------------------------------------------------------------------------

Paths for end point OUTPUT_GPIO/user_Q_8 (SLICE_X14Y81.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<18> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_8 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      8.175ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<18> to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R8.I                 Tiopi                 0.865   lb_la<18>
                                                       lb_la<18>
                                                       lb_la_18_IOBUF/IBUF
    SLICE_X51Y88.A6      net (fanout=3)        2.499   N122
    SLICE_X51Y88.A       Tilo                  0.094   ld_out_signal<30>
                                                       address_valid35
    SLICE_X42Y90.B4      net (fanout=2)        0.833   address_valid35
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (1.470ns logic, 6.705ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<28> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_8 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      7.944ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<28> to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D20.I                Tiopi                 0.882   lb_la<28>
                                                       lb_la<28>
                                                       lb_la_28_IOBUF/IBUF
    SLICE_X44Y96.A6      net (fanout=3)        2.404   N112
    SLICE_X44Y96.A       Tilo                  0.094   address_valid128
                                                       address_valid128
    SLICE_X42Y90.B5      net (fanout=2)        0.680   address_valid128
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (1.487ns logic, 6.457ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<23> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_8 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      7.882ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<23> to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 0.857   lb_la<23>
                                                       lb_la<23>
                                                       lb_la_23_IOBUF/IBUF
    SLICE_X50Y80.C1      net (fanout=3)        1.757   N117
    SLICE_X50Y80.C       Tilo                  0.094   address_valid137
                                                       address_valid71
    SLICE_X42Y90.B3      net (fanout=2)        1.290   address_valid71
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.462ns logic, 6.420ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------

Paths for end point OUTPUT_GPIO/user_Q_9 (SLICE_X14Y81.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<18> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_9 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      8.175ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<18> to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R8.I                 Tiopi                 0.865   lb_la<18>
                                                       lb_la<18>
                                                       lb_la_18_IOBUF/IBUF
    SLICE_X51Y88.A6      net (fanout=3)        2.499   N122
    SLICE_X51Y88.A       Tilo                  0.094   ld_out_signal<30>
                                                       address_valid35
    SLICE_X42Y90.B4      net (fanout=2)        0.833   address_valid35
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (1.470ns logic, 6.705ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<28> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_9 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      7.944ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<28> to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D20.I                Tiopi                 0.882   lb_la<28>
                                                       lb_la<28>
                                                       lb_la_28_IOBUF/IBUF
    SLICE_X44Y96.A6      net (fanout=3)        2.404   N112
    SLICE_X44Y96.A       Tilo                  0.094   address_valid128
                                                       address_valid128
    SLICE_X42Y90.B5      net (fanout=2)        0.680   address_valid128
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (1.487ns logic, 6.457ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<23> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_9 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      7.882ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<23> to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 0.857   lb_la<23>
                                                       lb_la<23>
                                                       lb_la_23_IOBUF/IBUF
    SLICE_X50Y80.C1      net (fanout=3)        1.757   N117
    SLICE_X50Y80.C       Tilo                  0.094   address_valid137
                                                       address_valid71
    SLICE_X42Y90.B3      net (fanout=2)        1.290   address_valid71
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.462ns logic, 6.420ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------

Paths for end point OUTPUT_GPIO/user_Q_10 (SLICE_X14Y81.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<18> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_10 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      8.175ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<18> to OUTPUT_GPIO/user_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R8.I                 Tiopi                 0.865   lb_la<18>
                                                       lb_la<18>
                                                       lb_la_18_IOBUF/IBUF
    SLICE_X51Y88.A6      net (fanout=3)        2.499   N122
    SLICE_X51Y88.A       Tilo                  0.094   ld_out_signal<30>
                                                       address_valid35
    SLICE_X42Y90.B4      net (fanout=2)        0.833   address_valid35
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (1.470ns logic, 6.705ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<28> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_10 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      7.944ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<28> to OUTPUT_GPIO/user_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D20.I                Tiopi                 0.882   lb_la<28>
                                                       lb_la<28>
                                                       lb_la_28_IOBUF/IBUF
    SLICE_X44Y96.A6      net (fanout=3)        2.404   N112
    SLICE_X44Y96.A       Tilo                  0.094   address_valid128
                                                       address_valid128
    SLICE_X42Y90.B5      net (fanout=2)        0.680   address_valid128
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (1.487ns logic, 6.457ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_la<23> (PAD)
  Destination:          OUTPUT_GPIO/user_Q_10 (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Requirement:          8.800ns
  Data Path Delay:      7.882ns (Levels of Logic = 5)
  Clock Path Delay:     -0.424ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lb_la<23> to OUTPUT_GPIO/user_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 0.857   lb_la<23>
                                                       lb_la<23>
                                                       lb_la_23_IOBUF/IBUF
    SLICE_X50Y80.C1      net (fanout=3)        1.757   N117
    SLICE_X50Y80.C       Tilo                  0.094   address_valid137
                                                       address_valid71
    SLICE_X42Y90.B3      net (fanout=2)        1.290   address_valid71
    SLICE_X42Y90.B       Tilo                  0.094   ld_out_signal<25>12
                                                       address_valid175
    SLICE_X30Y87.D6      net (fanout=32)       0.953   address_valid
    SLICE_X30Y87.D       Tilo                  0.094   output_gpio_wren
                                                       output_gpio_wren
    SLICE_X25Y86.A6      net (fanout=4)        1.725   output_gpio_wren
    SLICE_X25Y86.A       Tilo                  0.094   OUTPUT_GPIO/user_Q_8_not0001
                                                       OUTPUT_GPIO/user_Q_8_not00011
    SLICE_X14Y81.CE      net (fanout=2)        0.695   OUTPUT_GPIO/user_Q_8_not0001
    SLICE_X14Y81.CLK     Tceck                 0.229   output_gpio_register<11>
                                                       OUTPUT_GPIO/user_Q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.462ns logic, 6.420ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path: lb_lclko_fb to OUTPUT_GPIO/user_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X14Y81.CLK     net (fanout=1448)     0.103   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.424ns (-2.992ns logic, 2.568ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "LB_IOPAD" OFFSET = IN 8.8 ns BEFORE COMP "lb_lclko_fb";
--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ (SLICE_X50Y97.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.193ns (data path - clock path + uncertainty)
  Source:               lb_la<21> (PAD)
  Destination:          LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 1)
  Clock Path Delay:     0.196ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: lb_la<21> to LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.I                 Tiopi                 0.828   lb_la<21>
                                                       lb_la<21>
                                                       lb_la_21_IOBUF/IBUF
    SLICE_X50Y97.CX      net (fanout=3)        0.634   N119
    SLICE_X50Y97.CLK     Tckdi       (-Th)     0.218   LB_ILA0/U0/iTRIG_IN<36>
                                                       LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.610ns logic, 0.634ns route)
                                                       (49.0% logic, 51.0% route)

  Maximum Clock Path: lb_lclko_fb to LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X50Y97.CLK     net (fanout=1448)     1.700   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (-4.183ns logic, 4.379ns route)

--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ (SLICE_X50Y96.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.319ns (data path - clock path + uncertainty)
  Source:               lb_la<25> (PAD)
  Destination:          LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Delay:     0.193ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: lb_la<25> to LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H7.I                 Tiopi                 0.825   lb_la<25>
                                                       lb_la<25>
                                                       lb_la_25_IOBUF/IBUF
    SLICE_X50Y96.CX      net (fanout=3)        0.760   N115
    SLICE_X50Y96.CLK     Tckdi       (-Th)     0.218   LB_ILA0/U0/iTRIG_IN<40>
                                                       LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.607ns logic, 0.760ns route)
                                                       (44.4% logic, 55.6% route)

  Maximum Clock Path: lb_lclko_fb to LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X50Y96.CLK     net (fanout=1448)     1.697   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (-4.183ns logic, 4.376ns route)

--------------------------------------------------------------------------------

Paths for end point LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ (SLICE_X46Y92.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.370ns (data path - clock path + uncertainty)
  Source:               lb_la<13> (PAD)
  Destination:          LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ (FF)
  Destination Clock:    clk50 rising at 0.000ns
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Clock Path Delay:     0.167ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: lb_la<13> to LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E6.I                 Tiopi                 0.845   lb_la<13>
                                                       lb_la<13>
                                                       lb_la_13_IOBUF/IBUF
    SLICE_X46Y92.CX      net (fanout=3)        0.765   N127
    SLICE_X46Y92.CLK     Tckdi       (-Th)     0.218   LB_ILA0/U0/iTRIG_IN<28>
                                                       LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.627ns logic, 0.765ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Clock Path: lb_lclko_fb to LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X46Y92.CLK     net (fanout=1448)     1.671   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-4.183ns logic, 4.350ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LB_OPAD" OFFSET = OUT 10.8 ns AFTER COMP 
"lb_lclko_fb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.530ns.
--------------------------------------------------------------------------------

Paths for end point lb_lintin (B24.PAD), 21 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.270ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31 (FF)
  Destination:          lb_lintin (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      7.276ns (Levels of Logic = 3)
  Clock Path Delay:     0.109ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X30Y92.CLK     net (fanout=1448)     1.613   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (-4.183ns logic, 4.292ns route)

  Maximum Data Path: P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31 to lb_lintin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.450   input_gpio_interrupt_signal<31>
                                                       P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31
    SLICE_X18Y90.D4      net (fanout=3)        1.204   input_gpio_interrupt_signal<31>
    SLICE_X18Y90.D       Tilo                  0.094   lb_lintin_signal35
                                                       lb_lintin_signal35
    SLICE_X11Y90.A1      net (fanout=1)        1.087   lb_lintin_signal35
    SLICE_X11Y90.A       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal155
    B24.O                net (fanout=1)        1.838   lb_lintin_OBUF
    B24.PAD              Tioop                 2.509   lb_lintin
                                                       lb_lintin_OBUF
                                                       lb_lintin
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (3.147ns logic, 4.129ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.413ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29 (FF)
  Destination:          lb_lintin (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      7.084ns (Levels of Logic = 3)
  Clock Path Delay:     0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y89.CLK     net (fanout=1448)     1.662   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (-4.183ns logic, 4.341ns route)

  Maximum Data Path: P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29 to lb_lintin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.CQ      Tcko                  0.450   input_gpio_interrupt_signal<30>
                                                       P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29
    SLICE_X18Y90.D3      net (fanout=3)        1.012   input_gpio_interrupt_signal<29>
    SLICE_X18Y90.D       Tilo                  0.094   lb_lintin_signal35
                                                       lb_lintin_signal35
    SLICE_X11Y90.A1      net (fanout=1)        1.087   lb_lintin_signal35
    SLICE_X11Y90.A       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal155
    B24.O                net (fanout=1)        1.838   lb_lintin_OBUF
    B24.PAD              Tioop                 2.509   lb_lintin
                                                       lb_lintin_OBUF
                                                       lb_lintin
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (3.147ns logic, 3.937ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.529ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13 (FF)
  Destination:          lb_lintin (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      6.972ns (Levels of Logic = 3)
  Clock Path Delay:     0.154ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X17Y90.CLK     net (fanout=1448)     1.658   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (-4.183ns logic, 4.337ns route)

  Maximum Data Path: P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13 to lb_lintin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.450   input_gpio_interrupt_signal<26>
                                                       P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13
    SLICE_X18Y90.D1      net (fanout=3)        0.900   input_gpio_interrupt_signal<13>
    SLICE_X18Y90.D       Tilo                  0.094   lb_lintin_signal35
                                                       lb_lintin_signal35
    SLICE_X11Y90.A1      net (fanout=1)        1.087   lb_lintin_signal35
    SLICE_X11Y90.A       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal155
    B24.O                net (fanout=1)        1.838   lb_lintin_OBUF
    B24.PAD              Tioop                 2.509   lb_lintin
                                                       lb_lintin_OBUF
                                                       lb_lintin
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (3.147ns logic, 3.825ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point lb_ccsn (D23.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.121ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PLX_MASTER/cfgPending (FF)
  Destination:          lb_ccsn (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      6.343ns (Levels of Logic = 2)
  Clock Path Delay:     0.191ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to PLX_MASTER/cfgPending
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y96.CLK     net (fanout=1448)     1.695   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (-4.183ns logic, 4.374ns route)

  Maximum Data Path: PLX_MASTER/cfgPending to lb_ccsn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y96.DQ      Tcko                  0.450   dm_lw_rn
                                                       PLX_MASTER/cfgPending
    SLICE_X14Y92.A2      net (fanout=46)       1.256   dm_lw_rn
    SLICE_X14Y92.A       Tilo                  0.094   lb_ccsn_signal
                                                       PLX_MASTER/ccsn1
    D23.O                net (fanout=2)        2.057   lb_ccsn_signal
    D23.PAD              Tioop                 2.486   lb_ccsn
                                                       lb_ccsn_OBUF
                                                       lb_ccsn
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (3.030ns logic, 3.313ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.569ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PLX_MASTER/ctrlState_FSM_FFd6 (FF)
  Destination:          lb_ccsn (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      5.919ns (Levels of Logic = 2)
  Clock Path Delay:     0.167ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to PLX_MASTER/ctrlState_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y91.CLK     net (fanout=1448)     1.671   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-4.183ns logic, 4.350ns route)

  Maximum Data Path: PLX_MASTER/ctrlState_FSM_FFd6 to lb_ccsn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.CQ      Tcko                  0.450   PLX_MASTER/ctrlState_FSM_FFd8
                                                       PLX_MASTER/ctrlState_FSM_FFd6
    SLICE_X14Y92.A3      net (fanout=4)        0.832   PLX_MASTER/ctrlState_FSM_FFd6
    SLICE_X14Y92.A       Tilo                  0.094   lb_ccsn_signal
                                                       PLX_MASTER/ccsn1
    D23.O                net (fanout=2)        2.057   lb_ccsn_signal
    D23.PAD              Tioop                 2.486   lb_ccsn
                                                       lb_ccsn_OBUF
                                                       lb_ccsn
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (3.030ns logic, 2.889ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.723ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PLX_MASTER/ctrlState_FSM_FFd5 (FF)
  Destination:          lb_ccsn (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      5.801ns (Levels of Logic = 2)
  Clock Path Delay:     0.131ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to PLX_MASTER/ctrlState_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X27Y90.CLK     net (fanout=1448)     1.635   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (-4.183ns logic, 4.314ns route)

  Maximum Data Path: PLX_MASTER/ctrlState_FSM_FFd5 to lb_ccsn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.DQ      Tcko                  0.450   PLX_MASTER/ctrlState_FSM_FFd5
                                                       PLX_MASTER/ctrlState_FSM_FFd5
    SLICE_X14Y92.A6      net (fanout=10)       0.714   PLX_MASTER/ctrlState_FSM_FFd5
    SLICE_X14Y92.A       Tilo                  0.094   lb_ccsn_signal
                                                       PLX_MASTER/ccsn1
    D23.O                net (fanout=2)        2.057   lb_ccsn_signal
    D23.PAD              Tioop                 2.486   lb_ccsn
                                                       lb_ccsn_OBUF
                                                       lb_ccsn
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (3.030ns logic, 2.771ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point lb_lholda (A24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.560ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PLX_ARBITER/curState_FSM_FFd4 (FF)
  Destination:          lb_lholda (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          10.800ns
  Data Path Delay:      4.929ns (Levels of Logic = 1)
  Clock Path Delay:     0.166ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to PLX_ARBITER/curState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X16Y87.CLK     net (fanout=1448)     1.670   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (-4.183ns logic, 4.349ns route)

  Maximum Data Path: PLX_ARBITER/curState_FSM_FFd4 to lb_lholda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y87.AQ      Tcko                  0.471   dsAck
                                                       PLX_ARBITER/curState_FSM_FFd4
    A24.O                net (fanout=39)       1.946   dsAck
    A24.PAD              Tioop                 2.512   lb_lholda
                                                       lb_lholda_OBUF
                                                       lb_lholda
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (2.983ns logic, 1.946ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "LB_OPAD" OFFSET = OUT 10.8 ns AFTER COMP "lb_lclko_fb";
--------------------------------------------------------------------------------

Paths for end point lb_lholda (A24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.956ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_ARBITER/curState_FSM_FFd4 (FF)
  Destination:          lb_lholda (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Delay:     -0.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_ARBITER/curState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X16Y87.CLK     net (fanout=1448)     0.100   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.427ns (-2.992ns logic, 2.565ns route)

  Minimum Data Path: PLX_ARBITER/curState_FSM_FFd4 to lb_lholda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y87.AQ      Tcko                  0.433   dsAck
                                                       PLX_ARBITER/curState_FSM_FFd4
    A24.O                net (fanout=39)       1.790   dsAck
    A24.PAD              Tioop                 2.305   lb_lholda
                                                       lb_lholda_OBUF
                                                       lb_lholda
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (2.738ns logic, 1.790ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point lb_lintin (B24.PAD), 21 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3 (FF)
  Destination:          lb_lintin (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 2)
  Clock Path Delay:     -0.423ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X6Y88.CLK      net (fanout=1448)     0.104   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.423ns (-2.992ns logic, 2.569ns route)

  Minimum Data Path: P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3 to lb_lintin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y88.DQ       Tcko                  0.414   input_gpio_interrupt_signal<3>
                                                       P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3
    SLICE_X11Y90.A3      net (fanout=3)        0.845   input_gpio_interrupt_signal<3>
    SLICE_X11Y90.A       Tilo                  0.087   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal155
    B24.O                net (fanout=1)        1.691   lb_lintin_OBUF
    B24.PAD              Tioop                 2.303   lb_lintin
                                                       lb_lintin_OBUF
                                                       lb_lintin
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (2.804ns logic, 2.536ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.712ns (clock arrival + clock path + data path - uncertainty)
  Source:               P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8 (FF)
  Destination:          lb_lintin (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 3)
  Clock Path Delay:     -0.426ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X10Y89.CLK     net (fanout=1448)     0.101   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.426ns (-2.992ns logic, 2.566ns route)

  Minimum Data Path: P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8 to lb_lintin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y89.AQ      Tcko                  0.433   input_gpio_interrupt_signal<11>
                                                       P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8
    SLICE_X11Y90.B4      net (fanout=3)        0.476   input_gpio_interrupt_signal<8>
    SLICE_X11Y90.B       Tilo                  0.087   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal71
    SLICE_X11Y90.A5      net (fanout=1)        0.206   lb_lintin_signal71
    SLICE_X11Y90.A       Tilo                  0.087   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal155
    B24.O                net (fanout=1)        1.691   lb_lintin_OBUF
    B24.PAD              Tioop                 2.303   lb_lintin
                                                       lb_lintin_OBUF
                                                       lb_lintin
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.910ns logic, 2.373ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.436ns (clock arrival + clock path + data path - uncertainty)
  Source:               P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4 (FF)
  Destination:          lb_lintin (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.006ns (Levels of Logic = 2)
  Clock Path Delay:     -0.425ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X7Y90.CLK      net (fanout=1448)     0.102   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.425ns (-2.992ns logic, 2.567ns route)

  Minimum Data Path: P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4 to lb_lintin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y90.AQ       Tcko                  0.414   input_gpio_interrupt_signal<7>
                                                       P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4
    SLICE_X11Y90.A6      net (fanout=3)        0.511   input_gpio_interrupt_signal<4>
    SLICE_X11Y90.A       Tilo                  0.087   LB_ILA0/U0/iTRIG_IN<83>
                                                       lb_lintin_signal155
    B24.O                net (fanout=1)        1.691   lb_lintin_OBUF
    B24.PAD              Tioop                 2.303   lb_lintin
                                                       lb_lintin_OBUF
                                                       lb_lintin
    -------------------------------------------------  ---------------------------
    Total                                      5.006ns (2.804ns logic, 2.202ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point lb_ccsn (D23.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.261ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/cfgPending (FF)
  Destination:          lb_ccsn (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 2)
  Clock Path Delay:     -0.425ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/cfgPending
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y96.CLK     net (fanout=1448)     0.102   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.425ns (-2.992ns logic, 2.567ns route)

  Minimum Data Path: PLX_MASTER/cfgPending to lb_ccsn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y96.DQ      Tcko                  0.414   dm_lw_rn
                                                       PLX_MASTER/cfgPending
    SLICE_X14Y92.A2      net (fanout=46)       1.155   dm_lw_rn
    SLICE_X14Y92.A       Tilo                  0.087   lb_ccsn_signal
                                                       PLX_MASTER/ccsn1
    D23.O                net (fanout=2)        1.892   lb_ccsn_signal
    D23.PAD              Tioop                 2.283   lb_ccsn
                                                       lb_ccsn_OBUF
                                                       lb_ccsn
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (2.784ns logic, 3.047ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.869ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/ctrlState_FSM_FFd6 (FF)
  Destination:          lb_ccsn (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 2)
  Clock Path Delay:     -0.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/ctrlState_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y91.CLK     net (fanout=1448)     0.100   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.427ns (-2.992ns logic, 2.565ns route)

  Minimum Data Path: PLX_MASTER/ctrlState_FSM_FFd6 to lb_ccsn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.CQ      Tcko                  0.414   PLX_MASTER/ctrlState_FSM_FFd8
                                                       PLX_MASTER/ctrlState_FSM_FFd6
    SLICE_X14Y92.A3      net (fanout=4)        0.765   PLX_MASTER/ctrlState_FSM_FFd6
    SLICE_X14Y92.A       Tilo                  0.087   lb_ccsn_signal
                                                       PLX_MASTER/ccsn1
    D23.O                net (fanout=2)        1.892   lb_ccsn_signal
    D23.PAD              Tioop                 2.283   lb_ccsn
                                                       lb_ccsn_OBUF
                                                       lb_ccsn
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (2.784ns logic, 2.657ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.759ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/ctrlState_FSM_FFd5 (FF)
  Destination:          lb_ccsn (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 2)
  Clock Path Delay:     -0.429ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/ctrlState_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X27Y90.CLK     net (fanout=1448)     0.098   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.429ns (-2.992ns logic, 2.563ns route)

  Minimum Data Path: PLX_MASTER/ctrlState_FSM_FFd5 to lb_ccsn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.DQ      Tcko                  0.414   PLX_MASTER/ctrlState_FSM_FFd5
                                                       PLX_MASTER/ctrlState_FSM_FFd5
    SLICE_X14Y92.A6      net (fanout=10)       0.657   PLX_MASTER/ctrlState_FSM_FFd5
    SLICE_X14Y92.A       Tilo                  0.087   lb_ccsn_signal
                                                       PLX_MASTER/ccsn1
    D23.O                net (fanout=2)        1.892   lb_ccsn_signal
    D23.PAD              Tioop                 2.283   lb_ccsn
                                                       lb_ccsn_OBUF
                                                       lb_ccsn
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (2.784ns logic, 2.549ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LB_IOPAD" OFFSET = OUT 11.9 ns AFTER COMP 
"lb_lclko_fb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1273 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.234ns.
--------------------------------------------------------------------------------

Paths for end point lb_ld<9> (B15.PAD), 38 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd4 (FF)
  Destination:          lb_ld<9> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.928ns (Levels of Logic = 5)
  Clock Path Delay:     0.161ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X27Y85.CLK     net (fanout=1448)     1.665   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (-4.183ns logic, 4.344ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd4 to lb_ld<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y85.BQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd15
                                                       DDR2_Manager0/CurrentState_FSM_FFd4
    SLICE_X27Y86.B1      net (fanout=5)        1.035   DDR2_Manager0/CurrentState_FSM_FFd4
    SLICE_X27Y86.B       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>11
    SLICE_X26Y82.A1      net (fanout=33)       1.252   DDR2_Manager0/N0
    SLICE_X26Y82.A       Tilo                  0.094   ddr2_lb_ld<9>
                                                       DDR2_Manager0/lb_ld_signal<9>1
    SLICE_X13Y89.A3      net (fanout=4)        1.324   ddr2_lb_ld<9>
    SLICE_X13Y89.A       Tilo                  0.094   ld_out_signal<5>26
                                                       ld_out_signal<9>30
    SLICE_X9Y91.D1       net (fanout=1)        1.134   ld_out_signal<9>30
    SLICE_X9Y91.D        Tilo                  0.094   ld_out_signal<9>
                                                       ld_out_signal<9>82
    B15.O                net (fanout=1)        1.850   ld_out_signal<9>
    B15.PAD              Tioop                 2.507   lb_ld<9>
                                                       lb_ld_9_IOBUF/OBUFT
                                                       lb_ld<9>
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (3.333ns logic, 6.595ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.906ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:          lb_ld<9> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.701ns (Levels of Logic = 6)
  Clock Path Delay:     0.148ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X27Y87.CLK     net (fanout=1448)     1.652   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-4.183ns logic, 4.331ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to lb_ld<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y87.DQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd14
                                                       DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y86.D4      net (fanout=40)       0.708   DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y86.D       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2_SW0
    SLICE_X27Y86.C6      net (fanout=1)        0.139   DDR2_Manager0/N12
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X26Y82.A2      net (fanout=34)       1.119   DDR2_Manager0/N2
    SLICE_X26Y82.A       Tilo                  0.094   ddr2_lb_ld<9>
                                                       DDR2_Manager0/lb_ld_signal<9>1
    SLICE_X13Y89.A3      net (fanout=4)        1.324   ddr2_lb_ld<9>
    SLICE_X13Y89.A       Tilo                  0.094   ld_out_signal<5>26
                                                       ld_out_signal<9>30
    SLICE_X9Y91.D1       net (fanout=1)        1.134   ld_out_signal<9>30
    SLICE_X9Y91.D        Tilo                  0.094   ld_out_signal<9>
                                                       ld_out_signal<9>82
    B15.O                net (fanout=1)        1.850   ld_out_signal<9>
    B15.PAD              Tioop                 2.507   lb_ld<9>
                                                       lb_ld_9_IOBUF/OBUFT
                                                       lb_ld<9>
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (3.427ns logic, 6.274ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.930ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd9 (FF)
  Destination:          lb_ld<9> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.637ns (Levels of Logic = 5)
  Clock Path Delay:     0.188ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y85.CLK     net (fanout=1448)     1.692   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (-4.183ns logic, 4.371ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd9 to lb_ld<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.CQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd12
                                                       DDR2_Manager0/CurrentState_FSM_FFd9
    SLICE_X27Y86.C1      net (fanout=6)        0.877   DDR2_Manager0/CurrentState_FSM_FFd9
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X26Y82.A2      net (fanout=34)       1.119   DDR2_Manager0/N2
    SLICE_X26Y82.A       Tilo                  0.094   ddr2_lb_ld<9>
                                                       DDR2_Manager0/lb_ld_signal<9>1
    SLICE_X13Y89.A3      net (fanout=4)        1.324   ddr2_lb_ld<9>
    SLICE_X13Y89.A       Tilo                  0.094   ld_out_signal<5>26
                                                       ld_out_signal<9>30
    SLICE_X9Y91.D1       net (fanout=1)        1.134   ld_out_signal<9>30
    SLICE_X9Y91.D        Tilo                  0.094   ld_out_signal<9>
                                                       ld_out_signal<9>82
    B15.O                net (fanout=1)        1.850   ld_out_signal<9>
    B15.PAD              Tioop                 2.507   lb_ld<9>
                                                       lb_ld_9_IOBUF/OBUFT
                                                       lb_ld<9>
    -------------------------------------------------  ---------------------------
    Total                                      9.637ns (3.333ns logic, 6.304ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point lb_ld<11> (K8.PAD), 37 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.692ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:          lb_ld<11> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.915ns (Levels of Logic = 7)
  Clock Path Delay:     0.148ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X27Y87.CLK     net (fanout=1448)     1.652   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-4.183ns logic, 4.331ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to lb_ld<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y87.DQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd14
                                                       DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y86.D4      net (fanout=40)       0.708   DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y86.D       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2_SW0
    SLICE_X27Y86.C6      net (fanout=1)        0.139   DDR2_Manager0/N12
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X31Y82.A2      net (fanout=34)       1.719   DDR2_Manager0/N2
    SLICE_X31Y82.A       Tilo                  0.094   ddr2_lb_ld<11>
                                                       DDR2_Manager0/lb_ld_signal<11>1
    SLICE_X30Y80.C1      net (fanout=4)        0.892   ddr2_lb_ld<11>
    SLICE_X30Y80.C       Tilo                  0.094   N344
                                                       ld_out_signal<11>111_SW0
    SLICE_X30Y80.B3      net (fanout=1)        0.452   N344
    SLICE_X30Y80.B       Tilo                  0.094   N344
                                                       ld_out_signal<11>111
    SLICE_X35Y78.C5      net (fanout=1)        0.536   ld_out_signal<11>111
    SLICE_X35Y78.C       Tilo                  0.094   ld_out_signal<11>
                                                       ld_out_signal<11>181
    K8.O                 net (fanout=1)        1.993   ld_out_signal<11>
    K8.PAD               Tioop                 2.462   lb_ld<11>
                                                       lb_ld_11_IOBUF/OBUFT
                                                       lb_ld<11>
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (3.476ns logic, 6.439ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.716ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd9 (FF)
  Destination:          lb_ld<11> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.851ns (Levels of Logic = 6)
  Clock Path Delay:     0.188ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y85.CLK     net (fanout=1448)     1.692   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (-4.183ns logic, 4.371ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd9 to lb_ld<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.CQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd12
                                                       DDR2_Manager0/CurrentState_FSM_FFd9
    SLICE_X27Y86.C1      net (fanout=6)        0.877   DDR2_Manager0/CurrentState_FSM_FFd9
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X31Y82.A2      net (fanout=34)       1.719   DDR2_Manager0/N2
    SLICE_X31Y82.A       Tilo                  0.094   ddr2_lb_ld<11>
                                                       DDR2_Manager0/lb_ld_signal<11>1
    SLICE_X30Y80.C1      net (fanout=4)        0.892   ddr2_lb_ld<11>
    SLICE_X30Y80.C       Tilo                  0.094   N344
                                                       ld_out_signal<11>111_SW0
    SLICE_X30Y80.B3      net (fanout=1)        0.452   N344
    SLICE_X30Y80.B       Tilo                  0.094   N344
                                                       ld_out_signal<11>111
    SLICE_X35Y78.C5      net (fanout=1)        0.536   ld_out_signal<11>111
    SLICE_X35Y78.C       Tilo                  0.094   ld_out_signal<11>
                                                       ld_out_signal<11>181
    K8.O                 net (fanout=1)        1.993   ld_out_signal<11>
    K8.PAD               Tioop                 2.462   lb_ld<11>
                                                       lb_ld_11_IOBUF/OBUFT
                                                       lb_ld<11>
    -------------------------------------------------  ---------------------------
    Total                                      9.851ns (3.382ns logic, 6.469ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.740ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd11 (FF)
  Destination:          lb_ld<11> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.827ns (Levels of Logic = 7)
  Clock Path Delay:     0.188ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y85.CLK     net (fanout=1448)     1.692   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (-4.183ns logic, 4.371ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd11 to lb_ld<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.BQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd12
                                                       DDR2_Manager0/CurrentState_FSM_FFd11
    SLICE_X27Y86.D5      net (fanout=41)       0.620   DDR2_Manager0/CurrentState_FSM_FFd11
    SLICE_X27Y86.D       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2_SW0
    SLICE_X27Y86.C6      net (fanout=1)        0.139   DDR2_Manager0/N12
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X31Y82.A2      net (fanout=34)       1.719   DDR2_Manager0/N2
    SLICE_X31Y82.A       Tilo                  0.094   ddr2_lb_ld<11>
                                                       DDR2_Manager0/lb_ld_signal<11>1
    SLICE_X30Y80.C1      net (fanout=4)        0.892   ddr2_lb_ld<11>
    SLICE_X30Y80.C       Tilo                  0.094   N344
                                                       ld_out_signal<11>111_SW0
    SLICE_X30Y80.B3      net (fanout=1)        0.452   N344
    SLICE_X30Y80.B       Tilo                  0.094   N344
                                                       ld_out_signal<11>111
    SLICE_X35Y78.C5      net (fanout=1)        0.536   ld_out_signal<11>111
    SLICE_X35Y78.C       Tilo                  0.094   ld_out_signal<11>
                                                       ld_out_signal<11>181
    K8.O                 net (fanout=1)        1.993   ld_out_signal<11>
    K8.PAD               Tioop                 2.462   lb_ld<11>
                                                       lb_ld_11_IOBUF/OBUFT
                                                       lb_ld<11>
    -------------------------------------------------  ---------------------------
    Total                                      9.827ns (3.476ns logic, 6.351ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point lb_ld<22> (A8.PAD), 34 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.880ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:          lb_ld<22> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.727ns (Levels of Logic = 7)
  Clock Path Delay:     0.148ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X27Y87.CLK     net (fanout=1448)     1.652   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-4.183ns logic, 4.331ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to lb_ld<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y87.DQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd14
                                                       DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y86.D4      net (fanout=40)       0.708   DDR2_Manager0/CurrentState_FSM_FFd14
    SLICE_X27Y86.D       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2_SW0
    SLICE_X27Y86.C6      net (fanout=1)        0.139   DDR2_Manager0/N12
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X30Y89.A1      net (fanout=34)       2.015   DDR2_Manager0/N2
    SLICE_X30Y89.A       Tilo                  0.094   ddr2_lb_ld<22>
                                                       DDR2_Manager0/lb_ld_signal<22>1
    SLICE_X31Y90.A4      net (fanout=4)        0.542   ddr2_lb_ld<22>
    SLICE_X31Y90.A       Tilo                  0.094   ld_out_signal<22>19
                                                       ld_out_signal<22>14
    SLICE_X50Y96.B3      net (fanout=1)        1.309   ld_out_signal<22>14
    SLICE_X50Y96.B       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<40>
                                                       ld_out_signal<22>71_SW0
    SLICE_X50Y96.A5      net (fanout=1)        0.245   N314
    SLICE_X50Y96.A       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<40>
                                                       ld_out_signal<22>71
    A8.O                 net (fanout=1)        1.253   ld_out_signal<22>
    A8.PAD               Tioop                 2.502   lb_ld<22>
                                                       lb_ld_22_IOBUF/OBUFT
                                                       lb_ld<22>
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (3.516ns logic, 6.211ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.904ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd9 (FF)
  Destination:          lb_ld<22> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.663ns (Levels of Logic = 6)
  Clock Path Delay:     0.188ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y85.CLK     net (fanout=1448)     1.692   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (-4.183ns logic, 4.371ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd9 to lb_ld<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.CQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd12
                                                       DDR2_Manager0/CurrentState_FSM_FFd9
    SLICE_X27Y86.C1      net (fanout=6)        0.877   DDR2_Manager0/CurrentState_FSM_FFd9
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X30Y89.A1      net (fanout=34)       2.015   DDR2_Manager0/N2
    SLICE_X30Y89.A       Tilo                  0.094   ddr2_lb_ld<22>
                                                       DDR2_Manager0/lb_ld_signal<22>1
    SLICE_X31Y90.A4      net (fanout=4)        0.542   ddr2_lb_ld<22>
    SLICE_X31Y90.A       Tilo                  0.094   ld_out_signal<22>19
                                                       ld_out_signal<22>14
    SLICE_X50Y96.B3      net (fanout=1)        1.309   ld_out_signal<22>14
    SLICE_X50Y96.B       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<40>
                                                       ld_out_signal<22>71_SW0
    SLICE_X50Y96.A5      net (fanout=1)        0.245   N314
    SLICE_X50Y96.A       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<40>
                                                       ld_out_signal<22>71
    A8.O                 net (fanout=1)        1.253   ld_out_signal<22>
    A8.PAD               Tioop                 2.502   lb_ld<22>
                                                       lb_ld_22_IOBUF/OBUFT
                                                       lb_ld<22>
    -------------------------------------------------  ---------------------------
    Total                                      9.663ns (3.422ns logic, 6.241ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.928ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DDR2_Manager0/CurrentState_FSM_FFd11 (FF)
  Destination:          lb_ld<22> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Requirement:          11.900ns
  Data Path Delay:      9.639ns (Levels of Logic = 7)
  Clock Path Delay:     0.188ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lb_lclko_fb to DDR2_Manager0/CurrentState_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.900   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        1.024   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -5.333   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.655   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.250   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y85.CLK     net (fanout=1448)     1.692   clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (-4.183ns logic, 4.371ns route)

  Maximum Data Path: DDR2_Manager0/CurrentState_FSM_FFd11 to lb_ld<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.BQ      Tcko                  0.450   DDR2_Manager0/CurrentState_FSM_FFd12
                                                       DDR2_Manager0/CurrentState_FSM_FFd11
    SLICE_X27Y86.D5      net (fanout=41)       0.620   DDR2_Manager0/CurrentState_FSM_FFd11
    SLICE_X27Y86.D       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2_SW0
    SLICE_X27Y86.C6      net (fanout=1)        0.139   DDR2_Manager0/N12
    SLICE_X27Y86.C       Tilo                  0.094   DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN<39>
                                                       DDR2_Manager0/lb_ld_signal<0>2
    SLICE_X30Y89.A1      net (fanout=34)       2.015   DDR2_Manager0/N2
    SLICE_X30Y89.A       Tilo                  0.094   ddr2_lb_ld<22>
                                                       DDR2_Manager0/lb_ld_signal<22>1
    SLICE_X31Y90.A4      net (fanout=4)        0.542   ddr2_lb_ld<22>
    SLICE_X31Y90.A       Tilo                  0.094   ld_out_signal<22>19
                                                       ld_out_signal<22>14
    SLICE_X50Y96.B3      net (fanout=1)        1.309   ld_out_signal<22>14
    SLICE_X50Y96.B       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<40>
                                                       ld_out_signal<22>71_SW0
    SLICE_X50Y96.A5      net (fanout=1)        0.245   N314
    SLICE_X50Y96.A       Tilo                  0.094   LB_ILA0/U0/iTRIG_IN<40>
                                                       ld_out_signal<22>71
    A8.O                 net (fanout=1)        1.253   ld_out_signal<22>
    A8.PAD               Tioop                 2.502   lb_ld<22>
                                                       lb_ld_22_IOBUF/OBUFT
                                                       lb_ld<22>
    -------------------------------------------------  ---------------------------
    Total                                      9.639ns (3.516ns logic, 6.123ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "LB_IOPAD" OFFSET = OUT 11.9 ns AFTER COMP "lb_lclko_fb";
--------------------------------------------------------------------------------

Paths for end point lb_ld<21> (A9.PAD), 34 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.263ns (clock arrival + clock path + data path - uncertainty)
  Source:               OUTPUT_DDR2_ADDR/user_Q_21 (FF)
  Destination:          lb_ld<21> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.840ns (Levels of Logic = 4)
  Clock Path Delay:     -0.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to OUTPUT_DDR2_ADDR/user_Q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X33Y90.CLK     net (fanout=1448)     0.095   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.432ns (-2.992ns logic, 2.560ns route)

  Minimum Data Path: OUTPUT_DDR2_ADDR/user_Q_21 to lb_ld<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.BQ      Tcko                  0.414   output_ddr2_addr_register<23>
                                                       OUTPUT_DDR2_ADDR/user_Q_21
    SLICE_X35Y90.A4      net (fanout=1)        0.464   output_ddr2_addr_register<21>
    SLICE_X35Y90.A       Tilo                  0.087   ld_out_signal<18>13
                                                       ld_out_signal<21>22
    SLICE_X46Y95.C5      net (fanout=1)        0.809   ld_out_signal<21>22
    SLICE_X46Y95.C       Tilo                  0.087   N320
                                                       ld_out_signal<21>74_SW0
    SLICE_X46Y95.B3      net (fanout=1)        0.416   N320
    SLICE_X46Y95.B       Tilo                  0.087   N320
                                                       ld_out_signal<21>74
    A9.O                 net (fanout=1)        1.178   ld_out_signal<21>
    A9.PAD               Tioop                 2.298   lb_ld<21>
                                                       lb_ld_21_IOBUF/OBUFT
                                                       lb_ld<21>
    -------------------------------------------------  ---------------------------
    Total                                      5.840ns (2.973ns logic, 2.867ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.073ns (clock arrival + clock path + data path - uncertainty)
  Source:               P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21 (FF)
  Destination:          lb_ld<21> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.649ns (Levels of Logic = 3)
  Clock Path Delay:     -0.431ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X33Y92.CLK     net (fanout=1448)     0.096   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.431ns (-2.992ns logic, 2.561ns route)

  Minimum Data Path: P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21 to lb_ld<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y92.BQ      Tcko                  0.414   input_gpio_interrupt_enable<23>
                                                       P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21
    SLICE_X46Y95.C2      net (fanout=1)        1.169   input_gpio_interrupt_enable<21>
    SLICE_X46Y95.C       Tilo                  0.087   N320
                                                       ld_out_signal<21>74_SW0
    SLICE_X46Y95.B3      net (fanout=1)        0.416   N320
    SLICE_X46Y95.B       Tilo                  0.087   N320
                                                       ld_out_signal<21>74
    A9.O                 net (fanout=1)        1.178   ld_out_signal<21>
    A9.PAD               Tioop                 2.298   lb_ld<21>
                                                       lb_ld_21_IOBUF/OBUFT
                                                       lb_ld<21>
    -------------------------------------------------  ---------------------------
    Total                                      5.649ns (2.886ns logic, 2.763ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.685ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_CfgRom/dout_18 (FF)
  Destination:          lb_ld<21> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 2)
  Clock Path Delay:     -0.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to u_CfgRom/dout_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X45Y95.CLK     net (fanout=1448)     0.100   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.427ns (-2.992ns logic, 2.565ns route)

  Minimum Data Path: u_CfgRom/dout_18 to lb_ld<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.414   cfgRomDout<18>
                                                       u_CfgRom/dout_18
    SLICE_X46Y95.B6      net (fanout=2)        0.280   cfgRomDout<18>
    SLICE_X46Y95.B       Tilo                  0.087   N320
                                                       ld_out_signal<21>74
    A9.O                 net (fanout=1)        1.178   ld_out_signal<21>
    A9.PAD               Tioop                 2.298   lb_ld<21>
                                                       lb_ld_21_IOBUF/OBUFT
                                                       lb_ld<21>
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (2.799ns logic, 1.458ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point lb_la<6> (D8.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.311ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/cfgPending (FF)
  Destination:          lb_la<6> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 2)
  Clock Path Delay:     -0.425ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/cfgPending
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y96.CLK     net (fanout=1448)     0.102   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.425ns (-2.992ns logic, 2.567ns route)

  Minimum Data Path: PLX_MASTER/cfgPending to lb_la<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y96.DQ      Tcko                  0.414   dm_lw_rn
                                                       PLX_MASTER/cfgPending
    SLICE_X45Y89.C5      net (fanout=46)       1.877   dm_lw_rn
    SLICE_X45Y89.C       Tilo                  0.087   dm_la<6>
                                                       PLX_MASTER/la<6>1
    D8.O                 net (fanout=1)        1.220   dm_la<6>
    D8.PAD               Tioop                 2.283   lb_la<6>
                                                       lb_la_6_IOBUF/OBUFT
                                                       lb_la<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (2.784ns logic, 3.097ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.267ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/v_cnt0_6 (FF)
  Destination:          lb_la<6> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 2)
  Clock Path Delay:     -0.428ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/v_cnt0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X47Y87.CLK     net (fanout=1448)     0.099   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.428ns (-2.992ns logic, 2.564ns route)

  Minimum Data Path: PLX_MASTER/v_cnt0_6 to lb_la<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y87.AQ      Tcko                  0.414   PLX_MASTER/v_cnt0<9>
                                                       PLX_MASTER/v_cnt0_6
    SLICE_X45Y89.C2      net (fanout=3)        0.836   PLX_MASTER/v_cnt0<6>
    SLICE_X45Y89.C       Tilo                  0.087   dm_la<6>
                                                       PLX_MASTER/la<6>1
    D8.O                 net (fanout=1)        1.220   dm_la<6>
    D8.PAD               Tioop                 2.283   lb_la<6>
                                                       lb_la_6_IOBUF/OBUFT
                                                       lb_la<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (2.784ns logic, 2.056ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.775ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_CfgRom/dout_42 (FF)
  Destination:          lb_la<6> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 2)
  Clock Path Delay:     -0.429ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to u_CfgRom/dout_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X44Y89.CLK     net (fanout=1448)     0.098   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.429ns (-2.992ns logic, 2.563ns route)

  Minimum Data Path: u_CfgRom/dout_42 to lb_la<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.DQ      Tcko                  0.433   cfgRomDout<42>
                                                       u_CfgRom/dout_42
    SLICE_X45Y89.C4      net (fanout=1)        0.326   cfgRomDout<42>
    SLICE_X45Y89.C       Tilo                  0.087   dm_la<6>
                                                       PLX_MASTER/la<6>1
    D8.O                 net (fanout=1)        1.220   dm_la<6>
    D8.PAD               Tioop                 2.283   lb_la<6>
                                                       lb_la_6_IOBUF/OBUFT
                                                       lb_la<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (2.803ns logic, 1.546ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point lb_la<8> (D6.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.566ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/cfgPending (FF)
  Destination:          lb_la<8> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      6.136ns (Levels of Logic = 2)
  Clock Path Delay:     -0.425ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/cfgPending
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X26Y96.CLK     net (fanout=1448)     0.102   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.425ns (-2.992ns logic, 2.567ns route)

  Minimum Data Path: PLX_MASTER/cfgPending to lb_la<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y96.DQ      Tcko                  0.414   dm_lw_rn
                                                       PLX_MASTER/cfgPending
    SLICE_X46Y91.A3      net (fanout=46)       2.054   dm_lw_rn
    SLICE_X46Y91.A       Tilo                  0.087   dm_la<8>
                                                       PLX_MASTER/la<8>1
    D6.O                 net (fanout=1)        1.301   dm_la<8>
    D6.PAD               Tioop                 2.280   lb_la<8>
                                                       lb_la_8_IOBUF/OBUFT
                                                       lb_la<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (2.781ns logic, 3.355ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.564ns (clock arrival + clock path + data path - uncertainty)
  Source:               PLX_MASTER/v_cnt0_8 (FF)
  Destination:          lb_la<8> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 2)
  Clock Path Delay:     -0.428ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to PLX_MASTER/v_cnt0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X47Y87.CLK     net (fanout=1448)     0.099   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.428ns (-2.992ns logic, 2.564ns route)

  Minimum Data Path: PLX_MASTER/v_cnt0_8 to lb_la<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y87.CQ      Tcko                  0.414   PLX_MASTER/v_cnt0<9>
                                                       PLX_MASTER/v_cnt0_8
    SLICE_X46Y91.A1      net (fanout=2)        1.055   PLX_MASTER/v_cnt0<8>
    SLICE_X46Y91.A       Tilo                  0.087   dm_la<8>
                                                       PLX_MASTER/la<8>1
    D6.O                 net (fanout=1)        1.301   dm_la<8>
    D6.PAD               Tioop                 2.280   lb_la<8>
                                                       lb_la_8_IOBUF/OBUFT
                                                       lb_la<8>
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (2.781ns logic, 2.356ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.781ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_CfgRom/dout_44 (FF)
  Destination:          lb_la<8> (PAD)
  Source Clock:         clk50 rising at 0.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 2)
  Clock Path Delay:     -0.428ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path: lb_lclko_fb to u_CfgRom/dout_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.I                Tiopi                 0.864   lb_lclko_fb
                                                       lb_lclko_fb
                                                       CLK_CONTROL/IBUFG0
    DCM_ADV_X0Y0.CLKIN   net (fanout=1)        0.942   CLK_CONTROL/lb_lclko_fb_buffered
    DCM_ADV_X0Y0.CLK0    Tdmcko_CLK           -4.086   CLK_CONTROL/DCM_ADV_INST
                                                       CLK_CONTROL/DCM_ADV_INST
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.523   CLK_CONTROL/clk50_internal
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.230   CLK_CONTROL/BUFG4
                                                       CLK_CONTROL/BUFG4
    SLICE_X45Y92.CLK     net (fanout=1448)     0.099   clk50
    -------------------------------------------------  ---------------------------
    Total                                     -0.428ns (-2.992ns logic, 2.564ns route)

  Minimum Data Path: u_CfgRom/dout_44 to lb_la<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y92.BQ      Tcko                  0.414   cfgRomDout<44>
                                                       u_CfgRom/dout_44
    SLICE_X46Y91.A6      net (fanout=1)        0.272   cfgRomDout<44>
    SLICE_X46Y91.A       Tilo                  0.087   dm_la<8>
                                                       PLX_MASTER/la<8>1
    D6.O                 net (fanout=1)        1.301   dm_la<8>
    D6.PAD               Tioop                 2.280   lb_la<8>
                                                       lb_la_8_IOBUF/OBUFT
                                                       lb_la<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (2.781ns logic, 1.573ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100M_SE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100M_SE                  |     10.000ns|      5.334ns|      9.602ns|            0|            0|           14|        11145|
| TS_CLK_CONTROL_ddr2_clk200_sig|      5.000ns|      2.800ns|      4.801ns|            0|            0|           24|        11121|
| nal                           |             |             |             |             |             |             |             |
|  TS_u_DDR2_CORE_u_ddr2_infrast|      5.000ns|      4.801ns|          N/A|            0|            0|         2692|            0|
|  ructure_clk0_bufg_in_1       |             |             |             |             |             |             |             |
|  TS_u_DDR2_CORE_u_ddr2_infrast|      5.000ns|      4.353ns|          N/A|            0|            0|          359|            0|
|  ructure_clk90_bufg_in_1      |             |             |             |             |             |             |             |
|  TS_u_DDR2_CORE_u_ddr2_infrast|     10.000ns|      7.466ns|          N/A|            0|            0|         8070|            0|
|  ructure_clkdiv0_bufg_in_1    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      5.000ns|      2.800ns|      2.550ns|            0|            0|            0|          456|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.440ns|          N/A|            0|            0|          208|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|      2.421ns|          N/A|            0|            0|           64|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      5.649ns|          N/A|            0|            0|          145|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      4.463ns|          N/A|            0|            0|            4|            0|
| TS_MC_GATE_DLY                |     20.000ns|      3.920ns|          N/A|            0|            0|           25|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.859ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.877ns|          N/A|            0|            0|            5|            0|
| TS_u_DDR2_CORE_u_ddr2_infrastr|      5.000ns|      2.550ns|          N/A|            0|            0|            0|            0|
| ucture_clk0_bufg_in           |             |             |             |             |             |             |             |
| TS_u_DDR2_CORE_u_ddr2_infrastr|      5.000ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ucture_clk90_bufg_in          |             |             |             |             |             |             |             |
| TS_u_DDR2_CORE_u_ddr2_infrastr|     10.000ns|      3.999ns|          N/A|            0|            0|            0|            0|
| ucture_clkdiv0_bufg_in        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK_200                 |      5.000ns|      2.800ns|      2.550ns|            0|            0|            0|            0|
| TS_u_DDR2_CORE_u_ddr2_infrastr|      5.000ns|      2.550ns|          N/A|            0|            0|            0|            0|
| ucture_clk0_bufg_in_0         |             |             |             |             |             |             |             |
| TS_u_DDR2_CORE_u_ddr2_infrastr|      5.000ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ucture_clk90_bufg_in_0        |             |             |             |             |             |             |             |
| TS_u_DDR2_CORE_u_ddr2_infrastr|     10.000ns|      3.999ns|          N/A|            0|            0|            0|            0|
| ucture_clkdiv0_bufg_in_0      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock lb_lclko_fb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
lb_adsn     |    6.595(R)|   -2.110(R)|clk50             |   0.000|
lb_blastn   |    4.719(R)|   -2.388(R)|clk50             |   0.000|
lb_eotn     |    2.877(R)|   -1.608(R)|clk50             |   0.000|
lb_la<2>    |    7.554(R)|   -2.288(R)|clk50             |   0.000|
lb_la<3>    |    6.868(R)|   -1.620(R)|clk50             |   0.000|
lb_la<4>    |    8.135(R)|   -1.286(R)|clk50             |   0.000|
lb_la<5>    |    8.170(R)|   -1.266(R)|clk50             |   0.000|
lb_la<6>    |    8.002(R)|   -1.247(R)|clk50             |   0.000|
lb_la<7>    |    8.133(R)|   -1.193(R)|clk50             |   0.000|
lb_la<8>    |    7.887(R)|   -1.191(R)|clk50             |   0.000|
lb_la<9>    |    8.619(R)|   -1.403(R)|clk50             |   0.000|
lb_la<10>   |    7.552(R)|   -1.180(R)|clk50             |   0.000|
lb_la<11>   |    8.132(R)|   -1.745(R)|clk50             |   0.000|
lb_la<12>   |    7.816(R)|   -1.293(R)|clk50             |   0.000|
lb_la<13>   |    8.362(R)|   -1.080(R)|clk50             |   0.000|
lb_la<14>   |    8.183(R)|   -1.278(R)|clk50             |   0.000|
lb_la<15>   |    8.451(R)|   -1.981(R)|clk50             |   0.000|
lb_la<16>   |    8.079(R)|   -1.373(R)|clk50             |   0.000|
lb_la<17>   |    8.121(R)|   -2.141(R)|clk50             |   0.000|
lb_la<18>   |    8.744(R)|   -1.838(R)|clk50             |   0.000|
lb_la<19>   |    7.480(R)|   -1.197(R)|clk50             |   0.000|
lb_la<20>   |    7.899(R)|   -1.207(R)|clk50             |   0.000|
lb_la<21>   |    7.619(R)|   -0.903(R)|clk50             |   0.000|
lb_la<22>   |    8.287(R)|   -2.117(R)|clk50             |   0.000|
lb_la<23>   |    8.451(R)|   -1.438(R)|clk50             |   0.000|
lb_la<24>   |    8.375(R)|   -1.153(R)|clk50             |   0.000|
lb_la<25>   |    8.010(R)|   -1.029(R)|clk50             |   0.000|
lb_la<26>   |    8.138(R)|   -1.689(R)|clk50             |   0.000|
lb_la<27>   |    7.829(R)|   -1.279(R)|clk50             |   0.000|
lb_la<28>   |    8.513(R)|   -2.431(R)|clk50             |   0.000|
lb_la<29>   |    7.129(R)|   -1.356(R)|clk50             |   0.000|
lb_la<30>   |    7.266(R)|   -1.354(R)|clk50             |   0.000|
lb_la<31>   |    7.099(R)|   -1.284(R)|clk50             |   0.000|
lb_lben<0>  |    5.040(R)|   -1.458(R)|clk50             |   0.000|
lb_lben<1>  |    4.767(R)|   -1.448(R)|clk50             |   0.000|
lb_lben<2>  |    4.440(R)|   -1.642(R)|clk50             |   0.000|
lb_lben<3>  |    4.373(R)|   -2.195(R)|clk50             |   0.000|
lb_ld<0>    |    4.002(R)|   -1.586(R)|clk50             |   0.000|
lb_ld<1>    |    3.847(R)|   -1.118(R)|clk50             |   0.000|
lb_ld<2>    |    3.688(R)|   -1.175(R)|clk50             |   0.000|
lb_ld<3>    |    3.132(R)|   -1.583(R)|clk50             |   0.000|
lb_ld<4>    |    3.135(R)|   -1.357(R)|clk50             |   0.000|
lb_ld<5>    |    3.174(R)|   -1.514(R)|clk50             |   0.000|
lb_ld<6>    |    3.139(R)|   -1.321(R)|clk50             |   0.000|
lb_ld<7>    |    3.168(R)|   -1.520(R)|clk50             |   0.000|
lb_ld<8>    |    3.578(R)|   -1.840(R)|clk50             |   0.000|
lb_ld<9>    |    3.693(R)|   -2.020(R)|clk50             |   0.000|
lb_ld<10>   |    3.530(R)|   -1.801(R)|clk50             |   0.000|
lb_ld<11>   |    4.535(R)|   -2.679(R)|clk50             |   0.000|
lb_ld<12>   |    3.523(R)|   -2.032(R)|clk50             |   0.000|
lb_ld<13>   |    3.626(R)|   -1.967(R)|clk50             |   0.000|
lb_ld<14>   |    3.896(R)|   -1.852(R)|clk50             |   0.000|
lb_ld<15>   |    3.823(R)|   -2.133(R)|clk50             |   0.000|
lb_ld<16>   |    4.009(R)|   -2.132(R)|clk50             |   0.000|
lb_ld<17>   |    4.349(R)|   -2.277(R)|clk50             |   0.000|
lb_ld<18>   |    3.524(R)|   -1.927(R)|clk50             |   0.000|
lb_ld<19>   |    3.413(R)|   -1.482(R)|clk50             |   0.000|
lb_ld<20>   |    4.056(R)|   -2.153(R)|clk50             |   0.000|
lb_ld<21>   |    3.307(R)|   -1.792(R)|clk50             |   0.000|
lb_ld<22>   |    3.177(R)|   -1.695(R)|clk50             |   0.000|
lb_ld<23>   |    3.790(R)|   -2.230(R)|clk50             |   0.000|
lb_ld<24>   |    3.748(R)|   -1.487(R)|clk50             |   0.000|
lb_ld<25>   |    3.923(R)|   -2.135(R)|clk50             |   0.000|
lb_ld<26>   |    3.945(R)|   -1.162(R)|clk50             |   0.000|
lb_ld<27>   |    4.014(R)|   -2.114(R)|clk50             |   0.000|
lb_ld<28>   |    4.161(R)|   -2.426(R)|clk50             |   0.000|
lb_ld<29>   |    4.174(R)|   -1.500(R)|clk50             |   0.000|
lb_ld<30>   |    4.162(R)|   -2.257(R)|clk50             |   0.000|
lb_ld<31>   |    3.845(R)|   -1.508(R)|clk50             |   0.000|
lb_lhold    |    3.534(R)|   -1.892(R)|clk50             |   0.000|
lb_lresetn  |    4.028(R)|   -2.648(R)|clk50             |   0.000|
lb_lw_rn    |    7.684(R)|   -2.311(R)|clk50             |   0.000|
lb_readyn   |    7.047(R)|   -2.052(R)|clk50             |   0.000|
------------+------------+------------+------------------+--------+

Clock lb_lclko_fb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lb_adsn     |    5.850(R)|clk50             |   0.000|
lb_blastn   |    7.313(R)|clk50             |   0.000|
lb_ccsn     |    6.679(R)|clk50             |   0.000|
lb_la<2>    |    7.134(R)|clk50             |   0.000|
lb_la<3>    |    7.302(R)|clk50             |   0.000|
lb_la<4>    |    7.198(R)|clk50             |   0.000|
lb_la<5>    |    7.222(R)|clk50             |   0.000|
lb_la<6>    |    7.184(R)|clk50             |   0.000|
lb_la<7>    |    7.252(R)|clk50             |   0.000|
lb_la<8>    |    7.045(R)|clk50             |   0.000|
lb_la<9>    |    7.188(R)|clk50             |   0.000|
lb_la<10>   |    7.017(R)|clk50             |   0.000|
lb_la<11>   |    7.681(R)|clk50             |   0.000|
lb_la<12>   |    7.281(R)|clk50             |   0.000|
lb_la<13>   |    7.042(R)|clk50             |   0.000|
lb_la<14>   |    7.077(R)|clk50             |   0.000|
lb_la<15>   |    8.152(R)|clk50             |   0.000|
lb_la<16>   |    9.345(R)|clk50             |   0.000|
lb_la<17>   |    8.783(R)|clk50             |   0.000|
lb_la<18>   |    8.601(R)|clk50             |   0.000|
lb_la<19>   |    7.157(R)|clk50             |   0.000|
lb_la<20>   |    7.342(R)|clk50             |   0.000|
lb_la<21>   |    7.337(R)|clk50             |   0.000|
lb_la<22>   |    8.086(R)|clk50             |   0.000|
lb_la<23>   |    7.813(R)|clk50             |   0.000|
lb_la<24>   |    7.475(R)|clk50             |   0.000|
lb_la<25>   |    7.475(R)|clk50             |   0.000|
lb_la<26>   |    8.124(R)|clk50             |   0.000|
lb_la<27>   |    8.958(R)|clk50             |   0.000|
lb_la<28>   |    7.039(R)|clk50             |   0.000|
lb_la<29>   |    7.151(R)|clk50             |   0.000|
lb_la<30>   |    7.230(R)|clk50             |   0.000|
lb_la<31>   |    7.154(R)|clk50             |   0.000|
lb_lben<0>  |    7.189(R)|clk50             |   0.000|
lb_lben<1>  |    7.025(R)|clk50             |   0.000|
lb_lben<2>  |    7.214(R)|clk50             |   0.000|
lb_lben<3>  |    7.438(R)|clk50             |   0.000|
lb_ld<0>    |    9.233(R)|clk50             |   0.000|
lb_ld<1>    |    8.921(R)|clk50             |   0.000|
lb_ld<2>    |    9.755(R)|clk50             |   0.000|
lb_ld<3>    |    9.783(R)|clk50             |   0.000|
lb_ld<4>    |    9.527(R)|clk50             |   0.000|
lb_ld<5>    |    9.234(R)|clk50             |   0.000|
lb_ld<6>    |    9.272(R)|clk50             |   0.000|
lb_ld<7>    |    9.163(R)|clk50             |   0.000|
lb_ld<8>    |    8.882(R)|clk50             |   0.000|
lb_ld<9>    |   10.234(R)|clk50             |   0.000|
lb_ld<10>   |    9.877(R)|clk50             |   0.000|
lb_ld<11>   |   10.208(R)|clk50             |   0.000|
lb_ld<12>   |    9.381(R)|clk50             |   0.000|
lb_ld<13>   |    9.261(R)|clk50             |   0.000|
lb_ld<14>   |    8.896(R)|clk50             |   0.000|
lb_ld<15>   |    9.309(R)|clk50             |   0.000|
lb_ld<16>   |    9.435(R)|clk50             |   0.000|
lb_ld<17>   |    9.542(R)|clk50             |   0.000|
lb_ld<18>   |    9.900(R)|clk50             |   0.000|
lb_ld<19>   |    9.477(R)|clk50             |   0.000|
lb_ld<20>   |    9.106(R)|clk50             |   0.000|
lb_ld<21>   |    9.570(R)|clk50             |   0.000|
lb_ld<22>   |   10.020(R)|clk50             |   0.000|
lb_ld<23>   |    9.499(R)|clk50             |   0.000|
lb_ld<24>   |    9.620(R)|clk50             |   0.000|
lb_ld<25>   |    9.108(R)|clk50             |   0.000|
lb_ld<26>   |    9.150(R)|clk50             |   0.000|
lb_ld<27>   |    9.201(R)|clk50             |   0.000|
lb_ld<28>   |    9.731(R)|clk50             |   0.000|
lb_ld<29>   |    9.563(R)|clk50             |   0.000|
lb_ld<30>   |    9.803(R)|clk50             |   0.000|
lb_ld<31>   |    9.178(R)|clk50             |   0.000|
lb_lholda   |    5.240(R)|clk50             |   0.000|
lb_lintin   |    7.530(R)|clk50             |   0.000|
lb_lw_rn    |    7.053(R)|clk50             |   0.000|
lb_readyn   |    8.105(R)|clk50             |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    2.016|         |    2.040|
ddr2_dqs_n<0>  |         |    2.016|         |    2.040|
mainclkn       |         |         |    2.682|         |
mainclkp       |         |         |    2.682|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.762|         |    1.786|
ddr2_dqs_n<1>  |         |    1.762|         |    1.786|
mainclkn       |         |         |    2.435|         |
mainclkp       |         |         |    2.435|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.924|         |    1.948|
ddr2_dqs_n<2>  |         |    1.924|         |    1.948|
mainclkn       |         |         |    2.692|         |
mainclkp       |         |         |    2.692|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.998|         |    2.022|
ddr2_dqs_n<3>  |         |    1.998|         |    2.022|
mainclkn       |         |         |    2.683|         |
mainclkp       |         |         |    2.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    2.016|         |    2.040|
ddr2_dqs_n<0>  |         |    2.016|         |    2.040|
mainclkn       |         |         |    2.682|         |
mainclkp       |         |         |    2.682|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.762|         |    1.786|
ddr2_dqs_n<1>  |         |    1.762|         |    1.786|
mainclkn       |         |         |    2.435|         |
mainclkp       |         |         |    2.435|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.924|         |    1.948|
ddr2_dqs_n<2>  |         |    1.924|         |    1.948|
mainclkn       |         |         |    2.692|         |
mainclkp       |         |         |    2.692|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.998|         |    2.022|
ddr2_dqs_n<3>  |         |    1.998|         |    2.022|
mainclkn       |         |         |    2.683|         |
mainclkp       |         |         |    2.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lb_lclko_fb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lb_lclko_fb    |    7.258|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mainclkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mainclkn       |    6.617|    2.090|    4.113|    2.795|
mainclkp       |    6.617|    2.090|    4.113|    2.795|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mainclkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mainclkn       |    6.617|    2.090|    4.113|    2.795|
mainclkp       |    6.617|    2.090|    4.113|    2.795|
---------------+---------+---------+---------+---------+

TIMEGRP "LB_OPAD" OFFSET = OUT 10.8 ns AFTER COMP "lb_lclko_fb";
Bus Skew: 2.290 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
lb_ccsn                                        |        6.679|         1.439|
lb_lholda                                      |        5.240|         0.000|
lb_lintin                                      |        7.530|         2.290|
-----------------------------------------------+-------------+--------------+

TIMEGRP "LB_IOPAD" OFFSET = OUT 11.9 ns AFTER COMP "lb_lclko_fb";
Bus Skew: 4.384 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
lb_adsn                                        |        5.850|         0.000|
lb_blastn                                      |        7.313|         1.463|
lb_la<2>                                       |        7.134|         1.284|
lb_la<3>                                       |        7.302|         1.452|
lb_la<4>                                       |        7.198|         1.348|
lb_la<5>                                       |        7.222|         1.372|
lb_la<6>                                       |        7.184|         1.334|
lb_la<7>                                       |        7.252|         1.402|
lb_la<8>                                       |        7.045|         1.195|
lb_la<9>                                       |        7.188|         1.338|
lb_la<10>                                      |        7.017|         1.167|
lb_la<11>                                      |        7.681|         1.831|
lb_la<12>                                      |        7.281|         1.431|
lb_la<13>                                      |        7.042|         1.192|
lb_la<14>                                      |        7.077|         1.227|
lb_la<15>                                      |        8.152|         2.302|
lb_la<16>                                      |        9.345|         3.495|
lb_la<17>                                      |        8.783|         2.933|
lb_la<18>                                      |        8.601|         2.751|
lb_la<19>                                      |        7.157|         1.307|
lb_la<20>                                      |        7.342|         1.492|
lb_la<21>                                      |        7.337|         1.487|
lb_la<22>                                      |        8.086|         2.236|
lb_la<23>                                      |        7.813|         1.963|
lb_la<24>                                      |        7.475|         1.625|
lb_la<25>                                      |        7.475|         1.625|
lb_la<26>                                      |        8.124|         2.274|
lb_la<27>                                      |        8.958|         3.108|
lb_la<28>                                      |        7.039|         1.189|
lb_la<29>                                      |        7.151|         1.301|
lb_la<30>                                      |        7.230|         1.380|
lb_la<31>                                      |        7.154|         1.304|
lb_lben<0>                                     |        7.189|         1.339|
lb_lben<1>                                     |        7.025|         1.175|
lb_lben<2>                                     |        7.214|         1.364|
lb_lben<3>                                     |        7.438|         1.588|
lb_ld<0>                                       |        9.233|         3.383|
lb_ld<1>                                       |        8.921|         3.071|
lb_ld<2>                                       |        9.755|         3.905|
lb_ld<3>                                       |        9.783|         3.933|
lb_ld<4>                                       |        9.527|         3.677|
lb_ld<5>                                       |        9.234|         3.384|
lb_ld<6>                                       |        9.272|         3.422|
lb_ld<7>                                       |        9.163|         3.313|
lb_ld<8>                                       |        8.882|         3.032|
lb_ld<9>                                       |       10.234|         4.384|
lb_ld<10>                                      |        9.877|         4.027|
lb_ld<11>                                      |       10.208|         4.358|
lb_ld<12>                                      |        9.381|         3.531|
lb_ld<13>                                      |        9.261|         3.411|
lb_ld<14>                                      |        8.896|         3.046|
lb_ld<15>                                      |        9.309|         3.459|
lb_ld<16>                                      |        9.435|         3.585|
lb_ld<17>                                      |        9.542|         3.692|
lb_ld<18>                                      |        9.900|         4.050|
lb_ld<19>                                      |        9.477|         3.627|
lb_ld<20>                                      |        9.106|         3.256|
lb_ld<21>                                      |        9.570|         3.720|
lb_ld<22>                                      |       10.020|         4.170|
lb_ld<23>                                      |        9.499|         3.649|
lb_ld<24>                                      |        9.620|         3.770|
lb_ld<25>                                      |        9.108|         3.258|
lb_ld<26>                                      |        9.150|         3.300|
lb_ld<27>                                      |        9.201|         3.351|
lb_ld<28>                                      |        9.731|         3.881|
lb_ld<29>                                      |        9.563|         3.713|
lb_ld<30>                                      |        9.803|         3.953|
lb_ld<31>                                      |        9.178|         3.328|
lb_lw_rn                                       |        7.053|         1.203|
lb_readyn                                      |        8.105|         2.255|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38016 paths, 8 nets, and 18912 connections

Design statistics:
   Minimum period:   7.466ns{1}   (Maximum frequency: 133.941MHz)
   Maximum path delay from/to any node:   5.649ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   8.744ns
   Minimum output required time after clock:  10.234ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 01 15:59:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



