# Verilog_learning_note