// This is a simple verilog code for a 4-bit adder with carry
module full_adder(
input a,
input b,
input c,
output reg sum,
output reg carry
);
// Declare internal signals for holding intermediate values
wire w1, w2, w3; 
// Perform the 4-bit addition with carry
assign w1 = a ^ b; 
assign sum = w1 ^ c;
assign w2 = a & b;
assign w3 = a & c;
assign carry = w2 | w3;
endmodule