// Seed: 2095271978
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_1 = 0;
  output tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd8,
    parameter id_4 = 32'd40
) (
    output supply1 _id_0
    , _id_4,
    output tri id_1,
    output wor id_2
);
  wire [(  id_4  ) : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic ["" : id_0] id_6;
  assign id_6[id_4] = 1;
  always @(posedge id_4, posedge id_4) force id_6 = -1;
endmodule
