Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "H:/363-ComputerEngineeringLab1/Lab4/CPU/ARM_Testbench_isim_beh.exe" -prj "H:/363-ComputerEngineeringLab1/Lab4/CPU/ARM_Testbench_beh.prj" "work.ARM_Testbench" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/363-ComputerEngineeringLab1/Lab4/CPU/CPU_Modules.v" into library work
Analyzing Verilog file "H:/363-ComputerEngineeringLab1/Lab4/CPU/CPU_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DeMux32
Compiling module Mux32
Compiling module StagingMemoryFD
Compiling module DeMux64
Compiling module Mux64
Compiling module DeMux1
Compiling module Mux1
Compiling module DeMux4
Compiling module Mux4
Compiling module DeMux5
Compiling module Mux5
Compiling module StagingMemoryDE
Compiling module StagingMemoryEM
Compiling module StagingMemoryMW
Compiling module ARM_Execute
Compiling module ARM_Decode
Compiling module RegisterMemory
Compiling module ProgramCounter
Compiling module InstructionMemory
Compiling module MainMemory
Compiling module ARM_Testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable H:/363-ComputerEngineeringLab1/Lab4/CPU/ARM_Testbench_isim_beh.exe
Fuse Memory Usage: 29284 KB
Fuse CPU Usage: 1013 ms
