

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 13:51:15 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1172
LUT:           3960
FF:            4139
DSP:              0
BRAM:           318
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.811
CP achieved post-implementation:    3.552
Timing not met
