@startuml
component "Zynq FPGA" {
  [Controller] as CTL
  [ALU] as ALU
  [Instruction Register] as IR
  [Program Counter] as PC
  [RNG Seeder] as RNG
  [Register File] as RF

  frame "Memory Map" {
    [GPIO Pins] as GPIO
    note bottom
      GPIO pins are mapped to specific addresses
    end note
    [RAM] as RAM
    [ROM] as ROM
  }
}

CTL -- ALU
CTL -- GPIO
CTL -- IR
CTL -- PC
CTL -- RAM
CTL -- RF
CTL -- RNG
CTL -- ROM
PC -[dashed]- IR
RF -[dashed]- ALU

@enduml
