// Seed: 1431608576
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4,
    output tri  id_5
);
  id_7(
      .id_0()
  );
  assign id_4 = 1;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    output tri id_7#(.id_9(1))
);
  module_0(
      id_3, id_1, id_4, id_3, id_0, id_1
  );
  assign id_2 = id_3;
  assign id_1 = ~&1;
  wire id_10;
  wire id_11;
endmodule
