--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    2.299(R)|    0.079(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|   -2.048(F)|    3.976(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<6>|   -0.939(F)|    3.087(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |   -1.014(F)|    3.148(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |   -0.391(F)|    2.657(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|   -0.176(F)|    1.870(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<6>|   -0.419(F)|    2.056(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |    0.075(F)|    1.669(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |    0.257(F)|    1.508(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|    0.377(F)|    1.169(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<6>|    0.719(F)|    0.888(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |    0.349(F)|    1.198(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |    0.085(F)|    1.408(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    0.276(F)|    1.050(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<6>|    0.589(F)|    0.778(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    0.898(F)|    0.530(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    0.453(F)|    0.871(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   16.367(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   17.210(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   17.147(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   14.942(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.867(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   14.490(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   15.050(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   11.911(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   18.160(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   18.486(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.228(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   17.635(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   19.935(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   20.835(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.772(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   18.510(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   16.886(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   17.212(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   16.954(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.361(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   18.661(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   19.561(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   19.498(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   17.236(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.176|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.321|         |         |         |
clkcam         |    6.975|         |         |         |
sw             |    6.975|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.098|    4.783|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    8.169|    4.914|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    7.242|    4.510|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.463|    3.895|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.321|         |         |         |
clkcam         |    6.975|         |         |         |
sw             |    6.975|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.800|
clkcam         |ov7670_xclk2   |   12.423|
clkcam         |ov7670_xclk3   |   12.983|
clkcam         |ov7670_xclk4   |    9.844|
ov7670_data1<0>|led1           |   10.160|
ov7670_data1<1>|led1           |   10.137|
ov7670_data1<3>|led1           |   10.428|
ov7670_data1<4>|led1           |   10.371|
ov7670_data1<5>|led1           |    8.929|
ov7670_data1<6>|led1           |    9.282|
ov7670_data1<7>|led1           |    9.340|
ov7670_data2<0>|led2           |   10.982|
ov7670_data2<1>|led2           |   11.033|
ov7670_data2<3>|led2           |   11.120|
ov7670_data2<4>|led2           |   11.309|
ov7670_data2<5>|led2           |   11.174|
ov7670_data2<6>|led2           |   10.998|
ov7670_data2<7>|led2           |   11.016|
ov7670_data3<0>|led3           |   10.336|
ov7670_data3<1>|led3           |   10.115|
ov7670_data3<3>|led3           |    9.669|
ov7670_data3<4>|led3           |   10.110|
ov7670_data3<5>|led3           |    9.062|
ov7670_data3<6>|led3           |    8.498|
ov7670_data3<7>|led3           |    8.513|
ov7670_data4<0>|led4           |   11.229|
ov7670_data4<1>|led4           |   10.722|
ov7670_data4<3>|led4           |   10.439|
ov7670_data4<4>|led4           |   10.996|
ov7670_data4<5>|led4           |   10.653|
ov7670_data4<6>|led4           |   10.195|
ov7670_data4<7>|led4           |   10.274|
sw             |ov7670_xclk1   |    8.526|
sw             |ov7670_xclk2   |   11.149|
sw             |ov7670_xclk3   |   11.709|
sw             |ov7670_xclk4   |    8.570|
---------------+---------------+---------+


Analysis completed Sat Jul 30 16:07:43 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



