// Seed: 1761492182
module module_0 (
    output wor id_0,
    output wand id_1,
    input tri id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wire id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8
);
  wire id_10, id_11;
  parameter id_12 = (-1);
endmodule
module module_1 #(
    parameter id_1 = 32'd52,
    parameter id_8 = 32'd8
) (
    input  tri1  id_0,
    input  uwire _id_1,
    output tri0  id_2
    , id_5#(
        .id_6(1), .id_7(-1), ._id_8(1), .id_9(1), .id_10(1)
    ),
    input  tri   id_3
);
  assign id_9 = -1 - -1;
  logic [7:0] id_11;
  assign id_6 = id_8#(
      .id_3 (1),
      .id_10("" && 1),
      .id_6 (-1'b0),
      .id_11(-1),
      .id_7 (1 & &1),
      .id_3 (!-1),
      .id_5 (1 + -1)
  );
  assign id_2 = -1;
  always id_7 = 1;
  wire [id_8 : 1] id_12, id_13;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
  int id_14;
  assign id_2 = id_6;
  logic id_15 = -1;
  for (id_16 = id_10; id_10 ? -1 : id_6 & -1; id_10 = (~id_11[-1 : id_1])) wire id_17, id_18;
  or primCall (id_2, id_3, id_10, id_7, id_5, id_6, id_12);
endmodule
