{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 02 08:45:18 2021 " "Info: Processing started: Thu Sep 02 08:45:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off porte_et -c porte_et --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off porte_et -c porte_et --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q~reg0latch " "Warning: Node \"Q~reg0latch\" is a latch" {  } { { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clk " "Info: No valid register-to-register data paths exist for clock \"Clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0_emulated D Clk 3.506 ns register " "Info: tsu for register \"Q~reg0_emulated\" (data pin = \"D\", clock pin = \"Clk\") is 3.506 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.866 ns + Longest pin register " "Info: + Longest pin to register delay is 5.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns D 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.792 ns) + CELL(0.150 ns) 5.782 ns Q~reg0data_lut 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(4.792 ns) + CELL(0.150 ns) = 5.782 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { D Q~reg0data_lut } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.866 ns Q~reg0_emulated 3 REG LCFF_X30_Y35_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.866 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.074 ns ( 18.31 % ) " "Info: Total cell delay = 1.074 ns ( 18.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.792 ns ( 81.69 % ) " "Info: Total interconnect delay = 4.792 ns ( 81.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.866 ns" { D Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.866 ns" { D {} D~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.324 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Clk 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.324 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N1 1 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 59.25 % ) " "Info: Total cell delay = 1.377 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 40.75 % ) " "Info: Total interconnect delay = 0.947 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clk {} Clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.866 ns" { D Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.866 ns" { D {} D~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clk {} Clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q Q~reg0_emulated 6.880 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\" through register \"Q~reg0_emulated\" is 6.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.324 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Clk 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.324 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N1 1 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 59.25 % ) " "Info: Total cell delay = 1.377 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 40.75 % ) " "Info: Total interconnect delay = 0.947 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clk {} Clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.306 ns + Longest register pin " "Info: + Longest register to pin delay is 4.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0_emulated 1 REG LCFF_X30_Y35_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.438 ns) 0.935 ns Q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.497 ns) + CELL(0.438 ns) = 0.935 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { Q~reg0_emulated Q~reg0head_lut } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(2.798 ns) 4.306 ns Q 3 PIN PIN_C11 0 " "Info: 3: + IC(0.573 ns) + CELL(2.798 ns) = 4.306 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { Q~reg0head_lut Q } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 75.15 % ) " "Info: Total cell delay = 3.236 ns ( 75.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 24.85 % ) " "Info: Total interconnect delay = 1.070 ns ( 24.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { Q~reg0_emulated Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.306 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q {} } { 0.000ns 0.497ns 0.573ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clk {} Clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.840ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { Q~reg0_emulated Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.306 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q {} } { 0.000ns 0.497ns 0.573ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Set Q 5.442 ns Longest " "Info: Longest tpd from source pin \"Set\" to destination pin \"Q\" is 5.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Set 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'Set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Set } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.420 ns) 2.071 ns Q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.672 ns) + CELL(0.420 ns) = 2.071 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { Set Q~reg0head_lut } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(2.798 ns) 5.442 ns Q 3 PIN PIN_C11 0 " "Info: 3: + IC(0.573 ns) + CELL(2.798 ns) = 5.442 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { Q~reg0head_lut Q } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 77.12 % ) " "Info: Total cell delay = 4.197 ns ( 77.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 22.88 % ) " "Info: Total interconnect delay = 1.245 ns ( 22.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.442 ns" { Set Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.442 ns" { Set {} Set~combout {} Q~reg0head_lut {} Q {} } { 0.000ns 0.000ns 0.672ns 0.573ns } { 0.000ns 0.979ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q~reg0_emulated D Clk -3.276 ns register " "Info: th for register \"Q~reg0_emulated\" (data pin = \"D\", clock pin = \"Clk\") is -3.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.324 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Clk 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.324 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N1 1 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 59.25 % ) " "Info: Total cell delay = 1.377 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 40.75 % ) " "Info: Total interconnect delay = 0.947 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clk {} Clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.840ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.866 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns D 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.792 ns) + CELL(0.150 ns) 5.782 ns Q~reg0data_lut 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(4.792 ns) + CELL(0.150 ns) = 5.782 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { D Q~reg0data_lut } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.866 ns Q~reg0_emulated 3 REG LCFF_X30_Y35_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.866 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "src/BasculeD.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/src/BasculeD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.074 ns ( 18.31 % ) " "Info: Total cell delay = 1.074 ns ( 18.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.792 ns ( 81.69 % ) " "Info: Total interconnect delay = 4.792 ns ( 81.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.866 ns" { D Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.866 ns" { D {} D~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { Clk {} Clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.840ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.866 ns" { D Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.866 ns" { D {} D~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 02 08:45:18 2021 " "Info: Processing ended: Thu Sep 02 08:45:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
