read -sv run_verilog_mid/adder_32b_9_97_b99c503d1fdcb1b83fdd9024b1c51acc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_b99c503d1fdcb1b83fdd9024b1c51acc_yosys.v
