Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Oct  2 11:59:41 2024
| Host         : twiddlebug running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mylsfr_timing_summary_routed.rpt -pb mylsfr_timing_summary_routed.pb -rpx mylsfr_timing_summary_routed.rpx -warn_on_violation
| Design       : mylsfr
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.054ns  (logic 2.526ns (62.302%)  route 1.528ns (37.698%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE                         0.000     0.000 r  b_reg/C
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  b_reg/Q
                         net (fo=1, routed)           1.528     1.797    b_OBUF
    AH25                 OBUF (Prop_obuf_I_O)         2.257     4.054 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     4.054    b
    AH25                                                              r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.779ns  (logic 0.759ns (27.308%)  route 2.020ns (72.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.020     2.713    rst_IBUF
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.066     2.779 r  a_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.779    p_0_in[5]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 0.746ns (26.967%)  route 2.020ns (73.033%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.020     2.713    rst_IBUF
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.053     2.766 r  a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.766    p_0_in[4]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.575ns  (logic 0.746ns (28.967%)  route 1.829ns (71.033%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.829     2.522    rst_IBUF
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.053     2.575 r  a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.575    p_0_in[15]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.437ns  (logic 0.756ns (31.016%)  route 1.681ns (68.984%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.681     2.374    rst_IBUF
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.063     2.437 r  a_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.437    p_0_in[13]
    SLICE_X47Y61         FDRE                                         r  a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.427ns  (logic 0.746ns (30.731%)  route 1.681ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.681     2.374    rst_IBUF
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.053     2.427 r  a_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.427    p_0_in[12]
    SLICE_X47Y61         FDRE                                         r  a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 0.758ns (32.479%)  route 1.576ns (67.521%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.576     2.268    rst_IBUF
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.333 r  a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.333    p_0_in[1]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 0.755ns (32.505%)  route 1.567ns (67.495%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.567     2.260    rst_IBUF
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.062     2.322 r  a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.322    p_0_in[3]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 0.746ns (32.130%)  route 1.576ns (67.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.576     2.268    rst_IBUF
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.053     2.321 r  a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.321    p_0_in[0]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 0.746ns (32.242%)  route 1.567ns (67.758%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AH24                 IBUF (Prop_ibuf_I_O)         0.693     0.693 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.567     2.260    rst_IBUF
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.053     2.313 r  a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.313    p_0_in[2]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  a_reg_reg[12]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg_reg[12]/Q
                         net (fo=1, routed)           0.081     0.181    a_reg_reg_n_0_[12]
    SLICE_X46Y61         LUT3 (Prop_lut3_I1_O)        0.030     0.211 r  a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.211    p_0_in[11]
    SLICE_X46Y61         FDRE                                         r  a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.155ns (64.119%)  route 0.087ns (35.881%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  a_reg_reg[3]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  a_reg_reg[3]/Q
                         net (fo=2, routed)           0.087     0.178    a_reg_reg_n_0_[3]
    SLICE_X47Y55         LUT6 (Prop_lut6_I1_O)        0.064     0.242 r  a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.242    p_0_in[15]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.100ns (34.817%)  route 0.187ns (65.183%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  a_reg_reg[0]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     0.287    a_reg_reg_n_0_[0]
    SLICE_X47Y62         FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.157ns (54.585%)  route 0.131ns (45.415%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  a_reg_reg[1]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  a_reg_reg[1]/Q
                         net (fo=1, routed)           0.131     0.222    a_reg_reg_n_0_[1]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.066     0.288 r  a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.288    p_0_in[0]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.157ns (54.585%)  route 0.131ns (45.415%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  a_reg_reg[13]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  a_reg_reg[13]/Q
                         net (fo=1, routed)           0.131     0.222    a_reg_reg_n_0_[13]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.066     0.288 r  a_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.288    p_0_in[12]
    SLICE_X47Y61         FDRE                                         r  a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.133ns (43.904%)  route 0.170ns (56.096%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  a_reg_reg[4]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg_reg[4]/Q
                         net (fo=1, routed)           0.170     0.270    a_reg_reg_n_0_[4]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.033     0.303 r  a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    p_0_in[3]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.131ns (41.949%)  route 0.181ns (58.051%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  a_reg_reg[14]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg_reg[14]/Q
                         net (fo=1, routed)           0.181     0.281    a_reg_reg_n_0_[14]
    SLICE_X47Y61         LUT3 (Prop_lut3_I1_O)        0.031     0.312 r  a_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.312    p_0_in[13]
    SLICE_X47Y61         FDRE                                         r  a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.131ns (40.622%)  route 0.191ns (59.378%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  a_reg_reg[2]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg_reg[2]/Q
                         net (fo=2, routed)           0.191     0.291    a_reg_reg_n_0_[2]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.031     0.322 r  a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    p_0_in[1]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.157ns (47.362%)  route 0.174ns (52.638%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE                         0.000     0.000 r  a_reg_reg[7]/C
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  a_reg_reg[7]/Q
                         net (fo=1, routed)           0.174     0.265    a_reg_reg_n_0_[7]
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.066     0.331 r  a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    p_0_in[6]
    SLICE_X47Y56         FDRE                                         r  a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.155ns (44.517%)  route 0.193ns (55.483%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  a_reg_reg[5]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  a_reg_reg[5]/Q
                         net (fo=2, routed)           0.193     0.284    a_reg_reg_n_0_[5]
    SLICE_X47Y55         LUT3 (Prop_lut3_I1_O)        0.064     0.348 r  a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    p_0_in[4]
    SLICE_X47Y55         FDRE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





