// Seed: 3803962978
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wire id_9,
    output wire id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wor id_15,
    output uwire id_16,
    input tri1 id_17,
    output tri id_18,
    output wor id_19,
    input tri1 id_20,
    output tri0 id_21,
    output uwire id_22
);
  tri1 id_24 = 1'd0 == (id_8);
  always @(id_17 or posedge id_20) begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2
);
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_21 = 0;
endmodule
