# 32-bit-MIPS-CPU
The five stages are instruction fetch, instruction decode, execution, data memory, and register writeback.

Visit Final Project.srcs/Sources-1 to see the main behavioral implementation.
