#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 25 08:36:32 2024
# Process ID: 8304
# Current directory: C:/B_Git/MCS/MC/MC_V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11564 C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1/Vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :21474 MB
# Total Virtual     :29854 MB
# Available Virtual :16635 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1648.926 ; gain = 485.996
update_compile_order -fileset sources_1
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
Reading block design file <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:SDC_Monitor_CAR:1.0 - SDC_Monitor_CAR_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <MC> from block design file <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1997.379 ; gain = 110.918
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2282.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2392.949 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3004.324 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3004.324 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 3004.324 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3004.324 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 3004.324 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 3004.324 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 3004.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3004.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3113.398 ; gain = 1006.996
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_SDC_Monitor_CAR_0_0/MC_SDC_Monitor_CAR_0_0.dcp' for cell 'MC_i/SDC_Monitor_CAR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp' for cell 'MC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.dcp' for cell 'MC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.dcp' for cell 'MC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp' for cell 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3143.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3319.082 ; gain = 179.676
current_design impl_1
create_dataflow_design
INFO: [Vivado_Tcl 4-1924] Creating dataflow design from design 'impl_1'. Use the current_design command to change the design from which dataflow design is created.
INFO: [Implflow 47-2768] Generation of Dataflow netlist complete, took 0 seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3373.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'MC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1' instantiated as 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'MC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd' instantiated as 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'MC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' instantiated as 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'MC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' instantiated as 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'MC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd' instantiated as 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'MC_axi_gpio_0_0_interrupt_control' instantiated as 'MC_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'ltlib_v1_0_2_all_typeA_slice_1' instantiated as 'u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbm_v3_0_2_bus_ctl' instantiated as 'dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbm_v3_0_2_ctl_reg__parameterized0' instantiated as 'dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbm_v3_0_2_ctl_reg__parameterized1' instantiated as 'dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbs_v1_0_4_reg_stat_18' instantiated as 'u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbs_v1_0_4_reg_stat_19' instantiated as 'u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbs_v1_0_4_reg_stat_5' instantiated as 'u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xsdbs_v1_0_4_reg_stat_6' instantiated as 'u_ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT'.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3398.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design impl_1
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: MC_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4016.199 ; gain = 416.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MC_wrapper' [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd:65]
INFO: [Synth 8-3491] module 'MC' declared at 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:581' bound to instance 'MC_i' of component 'MC' [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd:116]
INFO: [Synth 8-638] synthesizing module 'MC' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:635]
INFO: [Synth 8-3491] module 'MC_SDC_Monitor_CAR_0_0' declared at 'C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_SDC_Monitor_CAR_0_0_stub.vhdl:6' bound to instance 'SDC_Monitor_CAR_0' of component 'MC_SDC_Monitor_CAR_0_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:985]
INFO: [Synth 8-638] synthesizing module 'MC_SDC_Monitor_CAR_0_0' [C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_SDC_Monitor_CAR_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'MC_axi_gpio_0_0' declared at 'C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'MC_axi_gpio_0_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'MC_axi_gpio_0_0' [C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'MC_processing_system7_0_0' declared at 'C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'MC_processing_system7_0_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'MC_processing_system7_0_0' [C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_processing_system7_0_0_stub.vhdl:104]
INFO: [Synth 8-638] synthesizing module 'MC_ps7_0_axi_periph_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:393]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WUMUUK' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:79]
INFO: [Synth 8-3491] module 'MC_auto_pc_0' declared at 'C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'MC_auto_pc_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:260]
INFO: [Synth 8-638] synthesizing module 'MC_auto_pc_0' [C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WUMUUK' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'MC_ps7_0_axi_periph_0' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:393]
INFO: [Synth 8-3491] module 'MC_rst_ps7_0_100M_0' declared at 'C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_rst_ps7_0_100M_0_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'MC_rst_ps7_0_100M_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'MC_rst_ps7_0_100M_0' [C:/B_Git/MCS/MC/MC_V1/Vivado/.Xil/Vivado-8304-mikkelsPC/realtime/MC_rst_ps7_0_100M_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'MC_xlconstant_2_0' declared at 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_2_0/synth/MC_xlconstant_2_0.v:53' bound to instance 'xlconstant' of component 'MC_xlconstant_2_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:1203]
INFO: [Synth 8-6157] synthesizing module 'MC_xlconstant_2_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_2_0/synth/MC_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'MC_xlconstant_2_0' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_2_0/synth/MC_xlconstant_2_0.v:53]
INFO: [Synth 8-3491] module 'MC_xlconstant_0_0' declared at 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_0_0/synth/MC_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'MC_xlconstant_0_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:1207]
INFO: [Synth 8-6157] synthesizing module 'MC_xlconstant_0_0' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_0_0/synth/MC_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'MC_xlconstant_0_0' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_0_0/synth/MC_xlconstant_0_0.v:53]
INFO: [Synth 8-3491] module 'MC_xlconstant_1_1' declared at 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_1_1/synth/MC_xlconstant_1_1.v:53' bound to instance 'xlconstant_1' of component 'MC_xlconstant_1_1' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:1211]
INFO: [Synth 8-6157] synthesizing module 'MC_xlconstant_1_1' [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_1_1/synth/MC_xlconstant_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'MC_xlconstant_1_1' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xlconstant_1_1/synth/MC_xlconstant_1_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'MC' (0#1) [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd:635]
INFO: [Synth 8-256] done synthesizing module 'MC_wrapper' (0#1) [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd:65]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_WUMUUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_WUMUUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module MC_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module MC_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4130.215 ; gain = 530.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4148.145 ; gain = 548.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4148.145 ; gain = 548.480
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_SDC_Monitor_CAR_0_0/MC_SDC_Monitor_CAR_0_0.dcp' for cell 'MC_i/SDC_Monitor_CAR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp' for cell 'MC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.dcp' for cell 'MC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.dcp' for cell 'MC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp' for cell 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4162.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4247.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 4254.074 ; gain = 654.410
46 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 4254.074 ; gain = 660.426
current_design synth_1
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
