// Seed: 2249178523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  ;
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  uwire id_4
);
  parameter id_6 = 1;
  wire id_7;
  ;
  for (id_8 = id_4; id_8; id_8 = -1) begin : LABEL_0
    `define pp_9 0
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6
  );
  wire  id_10;
  logic id_11 = 1;
endmodule
