<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>Marco Angioli – Portfolio</title>
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="stylesheet" href="style.css" />

  <!-- Icons -->
  <link rel="stylesheet"
        href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
</head>

<body>
  <!-- Scroll progress bar -->
  <div class="scroll-progress" id="scrollProgress"></div>

  <div class="page">
    <!-- LEFT SIDEBAR -->
    <aside class="sidebar">
      <div class="profile">
        <img src="your-photo.jpeg" alt="Portrait of Marco Angioli" class="profile-photo" />
        <h1 class="profile-name">Marco Angioli</h1>
        <p class="profile-role">
          <span class="phd-badge"><i class="fa-solid fa-graduation-cap"></i> PhD Candidate</span>
          <span class="profile-subtitle">Electronic Engineering</span>
        </p>

        <button id="toggle-contacts" class="btn">
          Show contacts
        </button>

       <ul id="contacts" class="contacts hidden">
  <li><span>Rome, Italy</span></li>
  <li><a href="mailto:angioli.marco@gmail.com">angioli.marco@gmail.com</a></li>
  <li><span>+39 328 359 8617</span></li>
  <li>
    <a href="https://phd.uniroma1.it/web/MARCO-ANGIOLI_nP1773057_IT.aspx" target="_blank">
      PhD profile @ Sapienza
    </a>
  </li>
</ul>

<div class="sidebar-social">
  <!-- TODO: put your real links here -->
  <a href="https://github.com/" target="_blank" aria-label="GitHub">
    <i class="fa-brands fa-github"></i>
  </a>
  <a href="https://www.linkedin.com/" target="_blank" aria-label="LinkedIn">
    <i class="fa-brands fa-linkedin-in"></i>
  </a>
  <a href="mailto:angioli.marco@gmail.com" aria-label="Email">
    <i class="fa-solid fa-envelope"></i>
  </a>
</div>


      <nav class="sidebar-nav">
        <a href="#about">About</a>
        <a href="#resume">Resume</a>
        <a href="#science">Science</a>
        <a href="#projects">Projects</a>
        <a href="#contact">Contact</a>
      </nav>
    </aside>

    <!-- MAIN CONTENT -->
    <main class="main">
      <!-- ABOUT -->
      <section id="about" class="section visible">
        <h2><i class="fa-solid fa-user"></i>About me</h2>
        <p>
          I am <strong>Marco Angioli</strong>, a PhD candidate in
          <em>Technologies of Information and Communication (ICT)</em> – Electronic Engineering
          curriculum – at <strong>Sapienza University of Rome</strong>. My research lies at the
          intersection of <strong>digital hardware design for artificial intelligence</strong>,
          <strong>hyperdimensional computing / vector symbolic architectures</strong>, and
          <strong>embedded AI</strong> for resource-constrained edge and IoT devices.
        </p>
        <p>
          I work on <strong>hardware–software co-design</strong> for efficient learning systems:
          from <strong>contextual bandit algorithms</strong> running on embedded RISC-V processors
          to <strong>variable-latency arithmetic units</strong> and <strong>dedicated accelerators
          for Hyperdimensional Computing</strong>, with a focus on performance, energy efficiency,
          and reliability in realistic workloads.
        </p>

        <h3>Currently</h3>
        <div class="cards">
          <article class="card">
            <h4>PhD Candidate in Electronic Engineering</h4>
            <p>
              <strong>Sapienza University of Rome</strong> (Nov 2022 – present).<br />
              PhD in ICT – Electronic Engineering curriculum. Research topics:
              digital hardware design for AI, hyperdimensional computing, embedded AI,
              and hardware accelerators for learning at the edge.
            </p>
          </article>

          <article class="card">
            <h4>Visiting Researcher</h4>
            <p>
              <strong>AASS Research Centre, Örebro University (Sweden)</strong> (Mar 2025 – Jul 2025).<br />
              Collaboration with Prof. Denis Kleyko on hardware accelerators for
              hyperdimensional computing (HDC), focusing on flexible and efficient
              hardware architectures for high-dimensional learning models.
            </p>
          </article>

          <article class="card">
            <h4>University Tutor</h4>
            <p>
              <strong>Course: “Digital System Programming”</strong>, MSc in Electronic Engineering,
              Sapienza University of Rome (Jan 2022 – Dec 2024).<br />
              Support for teaching activities and projects involving digital systems,
              FPGA-based design, and hardware acceleration.
            </p>
          </article>
        </div>

        <h3>Fascinated by</h3>
        <div class="cards">
          <article class="card">
            <h4>Hyperdimensional Computing</h4>
            <p>
              Brain-inspired computing with high-dimensional representations for efficient,
              robust learning on embedded and edge devices.
            </p>
          </article>
          <article class="card">
            <h4>Hardware Accelerators</h4>
            <p>
              Design of flexible, low-power accelerators and RISC-V extensions for AI,
              with a focus on vector units and arithmetic units.
            </p>
          </article>
          <article class="card">
            <h4>Embedded &amp; Edge AI</h4>
            <p>
              Deploying learning algorithms, contextual bandits, and online decision-making
              on constrained systems with tight energy and real-time requirements.
            </p>
          </article>
          <article class="card">
            <h4>Fault Tolerance &amp; Reliability</h4>
            <p>
              Architectures and techniques that keep AI-capable systems reliable under
              faults, variability, and harsh deployment conditions.
            </p>
          </article>
        </div>
      </section>

      <!-- RESUME -->
      <section id="resume" class="section visible">
        <h2><i class="fa-solid fa-file-text"></i>Resume</h2>

        <p>
          <a href="CV.pdf" target="_blank" class="btn">
            Download full CV (PDF)
          </a>
        </p>

        <h3><i class="fa-solid fa-graduation-cap section-icon"></i> Education</h3>
<ul class="edu-list">
  <li class="edu-item">
    <div class="edu-header">
      <div>
        <div class="edu-degree">PhD in Technologies of Information and Communication (ICT)</div>
        <div class="edu-inst">Sapienza University of Rome – Electronic Engineering curriculum</div>
      </div>
      <div class="edu-meta">
        <span class="edu-date">Nov 2022 – present</span>
        <span class="edu-location"><i class="fa-solid fa-location-dot"></i> Rome, Italy</span>
      </div>
    </div>
    <p class="edu-note">
      Research areas: digital hardware design for AI, hyperdimensional computing,
      embedded AI, hardware accelerators for learning systems.
    </p>
  </li>

  <li class="edu-item">
    <div class="edu-header">
      <div>
        <div class="edu-degree">MSc in Electronic Engineering</div>
        <div class="edu-inst">Sapienza University of Rome</div>
      </div>
      <div class="edu-meta">
        <span class="edu-date">Sep 2019 – Jul 2022</span>
        <span class="edu-location"><i class="fa-solid fa-clipboard-check"></i> 110/110L</span>
      </div>
    </div>
    <p class="edu-note">
      Thesis: <em>“Analisi ed implementazione di algoritmi Contextual Bandits
      su processori RISC-V dotati di accelerazione vettoriale riconfigurabile”</em>.
    </p>
  </li>

  <li class="edu-item">
    <div class="edu-header">
      <div>
        <div class="edu-degree">BSc in Electronic Engineering</div>
        <div class="edu-inst">Sapienza University of Rome</div>
      </div>
      <div class="edu-meta">
        <span class="edu-date">Sep 2016 – Dec 2019</span>
        <span class="edu-location"><i class="fa-solid fa-clipboard-check"></i> 100/110</span>
      </div>
    </div>
    <p class="edu-note">
      Thesis: <em>“Stato dell'arte nella computazione neuromorfica
      (neuromorphic computing)”</em>.
    </p>
  </li>
</ul>


        <h3><i class="fa-solid fa-briefcase section-icon"></i>Experience</h3>
        <div class="timeline">
          <article class="timeline-item">
            <h4>Visiting Researcher</h4>
            <p class="timeline-period">
              AASS Research Centre, Örebro University – Örebro, Sweden (Mar 2025 – Jul 2025)
            </p>
            <ul>
              <li>
                Research on hardware accelerators for Hyperdimensional Computing (HDC),
                exploring flexible architectures and integration with embedded systems.
              </li>
              <li>
                Collaboration with Prof. Denis Kleyko and the AASS team on brain-inspired
                computing for efficient edge AI.
              </li>
            </ul>
          </article>

          <article class="timeline-item">
            <h4>University Tutor – “Digital System Programming”</h4>
            <p class="timeline-period">
              Sapienza University of Rome – Rome, Italy (Jan 2022 – Dec 2024)
            </p>
            <ul>
              <li>
                Tutor for the MSc course on digital systems, FPGA design, and embedded
                hardware acceleration.
              </li>
            </ul>
          </article>
        </div>

        <h3><i class="fa-solid fa-tools section-icon"></i>Technical Skills</h3>
        <div class="cards">
          <article class="card">
            <h4>Programming</h4>
            <p>C, C++, Python, Bash, VHDL, SystemVerilog.</p>
          </article>
          <article class="card">
            <h4>Tools &amp; Software</h4>
            <p>
              ModelSim, Vivado, Synopsys Fusion Compiler, Synopsys Verdi, STM32CubeMX,
              Anaconda, MATLAB &amp; Simulink, AutoCAD, Overleaf, Inkscape, Office, draw.io.
            </p>
          </article>
          <article class="card">
            <h4>Research &amp; Design</h4>
            <p>
              Brain-inspired algorithms, ASIC and FPGA design, arithmetic units,
              low-power design, hardware accelerators, algorithmic optimization for AI on the edge,
              communication protocols, machine learning and deep learning, data processing,
              reinforcement learning, embedded Linux (PetaLinux, Buildroot, Yocto),
              SoC (FPGA), DDR3/DDR4/LPDDR4 interfaces.
            </p>
          </article>
          <article class="card">
            <h4>Languages</h4>
            <p>
              Italian (native).<br />
              English: Listening B2, Reading C1, Writing C1, Speaking B2.<br />
              French: basic (A1–A2).
            </p>
          </article>
        </div>

        <h3><i class="fa-solid fa-book section-icon"></i>Publications (selected)</h3>
        <ol class="list">
          <li>
            <strong>Efficient implementation of LinearUCB through algorithmic improvements and vector computing acceleration for embedded learning systems</strong> (2025).<br />
            M. Angioli, M. Barbirotta, A. Cheikh, A. Mastrandrea, F. Menichelli, M. Olivieri.<br />
            <em>ACM Transactions on Embedded Computing Systems (TECS)</em>.
          </li>
          <li>
            <strong>Efficient Hyperdimensional Computing with Modular Composite Representations</strong> (2025, submitted).<br />
            M. Angioli, C. J. Kymn, A. Rosato, A. Loutfi, M. Olivieri, D. Kleyko.<br />
            Submitted to <em>IEEE Transactions on Emerging Topics in Computational Intelligence</em>.
          </li>
          <li>
            <strong>HD-CB_BIN: A Lightweight Approach for Contextual Bandit Learning in Real-Time Applications</strong> (2025).<br />
            M. Angioli et al.<br />
            <em>IEEE International Joint Conference on Neural Networks (IJCNN)</em>.
          </li>
          <li>
            <strong>HD-CB: The First Exploration of Hyperdimensional Computing for Contextual Bandits Problems</strong> (2025, preprint).<br />
            M. Angioli et al., <em>arXiv preprint</em>.
          </li>
          <li>
            <strong>Configurable Hardware Acceleration for Hyperdimensional Computing Extension on RISC-V</strong> (2025, preprint).<br />
            R. Martino, M. Angioli et al., <em>TechRxiv preprint</em>.
          </li>
          <li>
            <strong>AeneasHDC: An Automatic Framework for Deploying Hyperdimensional Computing Models on FPGAs</strong> (2024).<br />
            M. Angioli et al.<br />
            <em>IEEE World Congress on Computational Intelligence (WCCI)</em>.
          </li>
          <li>
            <strong>Design, Implementation and Evaluation of a New Variable Latency Integer Division Scheme</strong> (2024).<br />
            M. Angioli et al.<br />
            <em>IEEE Transactions on Computers</em>.
          </li>
          <li>
            <strong>Exploring Variable Latency Dividers in Vector Hardware Accelerators</strong> (2024).<br />
            M. Angioli et al.<br />
            <em>PRIME 2024 – PhD Research in Microelectronics and Electronics</em>.
          </li>
          <li>
            <strong>Fault-Tolerant Hardware Acceleration for High-Performance Edge-Computing Nodes</strong> (2023).<br />
            M. Barbirotta, A. Cheikh, A. Mastrandrea, F. Menichelli, M. Angioli, S. Jamili, M. Olivieri.<br />
            <em>Electronics</em>.
          </li>
          <li>
            <strong>Automatic Hardware Accelerators Reconfiguration through LinearUCB Algorithms on a RISC-V Processor</strong> (2023).<br />
            M. Angioli et al.<br />
            <em>PRIME 2023 – PhD Research in Microelectronics and Electronics</em>.
          </li>
          <li>
            <strong>Contextual Bandits Algorithms for Reconfigurable Hardware Accelerators</strong> (2022).<br />
            M. Angioli et al.<br />
            <em>ApplePies 2022</em>, Springer proceedings.
          </li>
          <li>
            <strong>Implementation of Dynamic Acceleration Unit Exchange on a RISC-V Soft-Processor</strong> (2022).<br />
            S. Jamili et al. (including M. Angioli).<br />
            <em>ApplePies 2022</em>, Springer proceedings.
          </li>
        </ol>

        <h3>Conferences &amp; Schools</h3>
        <ol class="list">
          <li><strong>IEEE IJCNN 2025 – International Joint Conference on Neural Networks</strong>, Rome, Italy (2025).</li>
          <li><strong>IEEE WCCI 2024 – World Congress on Computational Intelligence</strong>, Yokohama, Japan (2024).</li>
          <li><strong>PRIME 2024 – PhD Research in Microelectronics and Electronics</strong>, Larnaca, Cyprus (2024).</li>
          <li><strong>ACM Summer School 2023</strong>, Barcelona, Spain (2023).</li>
          <li><strong>PRIME 2023 – PhD Research in Microelectronics and Electronics</strong>, Valencia, Spain (2023).</li>
          <li>
            <strong>ApplePies 2022 – Applications in Electronics Pervading Industry, Environment and Society</strong>,
            Genoa, Italy (2022).
          </li>
        </ol>
      </section>

      <!-- SCIENCE -->
      <section id="science" class="section visible">
        <h2><i class="fa-solid fa-flask"></i>Science</h2>

        <div class="filters">
          <button class="filter-btn active" data-filter="all">All</button>
          <button class="filter-btn" data-filter="publication">Publication</button>
          <button class="filter-btn" data-filter="poster">Poster</button>
          <button class="filter-btn" data-filter="report">Report</button>
        </div>

        <div class="cards" id="science-list">
          <article class="card science-item" data-category="publication">
            <h4>Efficient LinearUCB for Embedded Learning Systems</h4>
            <p>
              <em>ACM Transactions on Embedded Computing Systems, 2025.</em><br />
              Algorithmic and hardware techniques (Sherman–Morrison–Woodbury and vector acceleration)
              to implement LinearUCB contextual bandits efficiently on embedded devices.<br />
              <a href="https://dl.acm.org/doi/pdf/10.1145/3736226" target="_blank">Read the paper</a>
            </p>
          </article>

          <article class="card science-item" data-category="publication">
            <h4>Efficient Hyperdimensional Computing with Modular Composite Representations</h4>
            <p>
              <em>Submitted to IEEE Transactions on Emerging Topics in Computational Intelligence.</em><br />
              Revisits MCR as a high-dimensional model with improved information capacity and hardware
              efficiency, including the first dedicated accelerator and extensive evaluation.
            </p>
          </article>

          <article class="card science-item" data-category="publication">
            <h4>HD-CB &amp; HD-CB_BIN for Contextual Bandits</h4>
            <p>
              <em>Preprint + IJCNN 2025.</em><br />
              Introduces Hyperdimensional Contextual Bandits and a lightweight binary variant (HD-CB_BIN),
              showing competitive or superior performance vs LinUCB with large speedups and reduced
              complexity on embedded platforms.
            </p>
          </article>

          <article class="card science-item" data-category="publication">
            <h4>AeneasHDC: Automatic Framework for HDC on FPGAs</h4>
            <p>
              <em>IEEE WCCI 2024.</em><br />
              Open-source framework to deploy HDC models in software and hardware, enabling design-space
              exploration across accuracy, memory, execution time, power, and area.
            </p>
          </article>

          <article class="card science-item" data-category="publication">
            <h4>Variable Latency Division Schemes</h4>
            <p>
              <em>IEEE Transactions on Computers + PRIME 2024.</em><br />
              New data-dependent variable latency integer division algorithm and its integration in a
              RISC-V vector accelerator, improving performance and energy with modest hardware overhead.
            </p>
          </article>

          <article class="card science-item" data-category="publication">
            <h4>Fault-Tolerant Hardware Acceleration for Edge Computing</h4>
            <p>
              <em>Electronics, 2023.</em><br />
              Combines fault-tolerant RISC-V cores with configurable vector accelerators, studying the
              trade-offs between performance, hardware utilization, and vulnerability under faults.
            </p>
          </article>
        </div>
      </section>

      <!-- PROJECTS -->
      <section id="projects" class="section visible">
        <h2><i class="fa-solid fa-code"></i>Projects</h2>

        <ul class="project-list">
          <li>
            <strong>Design of an 8-bit FMA (Fused Multiply-Add) Unit in VHDL</strong> – MSc project.<br />
            Design and optimization of an 8-bit FMA unit using VHDL, synthesis on Xilinx devices with Vivado,
            and evaluation of performance and hardware resources.
          </li>
          <li>
            <strong>Motion Detection on Zybo Z7-20 with Hardware Acceleration</strong> – MSc project.<br />
            Implementation of a high-performance motion detection pipeline on the Zybo Z7-20 board using an
            external Pcam 5C camera and hardware-accelerated kernels.
          </li>
          <li>
            <strong>Predictive Maintenance with Recurrent Neural Networks</strong> – MSc project.<br />
            RNNs (LSTM, Bi-LSTM, GRU) in Python to predict failures in aircraft turbines from sensor time series,
            as part of a Machine Learning for Signal Processing course.
          </li>
          <li>
            <strong>Predictive Maintenance on Train Motors</strong> – MSc project.<br />
            SVM with RBF kernel and genetic optimization to detect potential failures in train compressors based
            on pressure samples.
          </li>
          <li>
            <strong>Rotation Degree Estimation with CNNs</strong> – MSc project.<br />
            Convolutional neural network to regress the rotation angle of handwritten digits in the MNIST dataset,
            exploring robustness to geometric transformations.
          </li>
        </ul>
      </section>

      <!-- CONTACT -->
      <section id="contact" class="section visible">
        <h2><i class="fa-solid fa-envelope"></i>Contact</h2>
        <p>
          I am based in <strong>Rome, Italy</strong>. The best way to reach me is via email:<br />
          <a href="mailto:angioli.marco@gmail.com">angioli.marco@gmail.com</a>
        </p>
        <p>
          For academic matters, you can also refer to my
          <a href="https://phd.uniroma1.it/web/MARCO-ANGIOLI_nP1773057_IT.aspx" target="_blank">
            PhD profile at Sapienza University of Rome
          </a>.
        </p>

        <!-- Static demo form -->
        <form class="contact-form">
          <div class="form-row">
            <label for="name">Name</label>
            <input id="name" type="text" placeholder="Your name" required />
          </div>

          <div class="form-row">
            <label for="email">Email</label>
            <input id="email" type="email" placeholder="Your email" required />
          </div>

          <div class="form-row">
            <label for="message">Message</label>
            <textarea id="message" rows="4" placeholder="Your message"></textarea>
          </div>

          <button type="submit" class="btn" disabled>
            Send (demo only)
          </button>
          <p class="form-note">
            This form is static. To actually receive messages, connect it to a service
            such as Formspree, Netlify Forms, etc.
          </p>
        </form>
      </section>
    </main>
  </div>

  <script src="script.js"></script>
  <button id="backToTop" class="back-to-top" aria-label="Back to top">↑</button>
</body>

</html>
