+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                        ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; fir_inst|fir_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                 ; 109   ; 4              ; 4            ; 4              ; 107    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 219   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf                                                                                                                                                                                                                                                                                               ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf                                                                                                                                                                                                                                                                                               ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 107   ; 0              ; 68           ; 0                ; 68                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                               ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 75    ; 0              ; 70           ; 0                ; 70                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 182   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf                                                                                                                                                                                                                                                                                                 ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf                                                                                                                                                                                                                                                                                                 ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 216   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf                                                                                                                                                                                                                                                                                                ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 107   ; 0              ; 107          ; 0                ; 107               ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 216   ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf                                                                                                                                                                                                                                                                                                ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 107   ; 0              ; 107          ; 0                ; 107               ;
; fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                            ; 179   ; 0              ; 0            ; 0              ; 142    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                         ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                         ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thefir_B0_runOnce_merge                                                                                                                                                                                                                                                             ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0_reg                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0|thei_llvm_fpga_pop_token_i1_wt_limpop_fir1|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0|thei_llvm_fpga_pop_token_i1_wt_limpop_fir1                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0                                                                                                                                                                                                        ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1_reg                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|fifo|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|fifo                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1                                                                                                                                                         ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thefir_B0_runOnce_merge_reg                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thefir_B0_runOnce_branch                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B2_x|sim_tracker_inst                                                                                                                                                                                                                                                                             ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B2_x                                                                                                                                                                                                                                                                                              ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                       ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B1_start_x                                                                                                                                                                                                                                                                                        ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add3_fir0|thei_llvm_fpga_ffwd_dest_i32_add3_fir1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add3_fir0|thei_llvm_fpga_ffwd_dest_i32_add3_fir1                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add3_fir0                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                      ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1|theiowr                                                                                                                                                                                                                ; 104   ; 3              ; 63           ; 3              ; 36     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1                                                                                                                                                                                                                        ; 37    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir2_reg                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|fifo|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|fifo                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1                                                                                                                                                                   ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2                                                                                                                                                                                                                   ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region                                                                                                                                                                                                                                                                   ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thefir_B3_branch                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thefir_B3_merge                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                       ; 135   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                   ; 136   ; 2              ; 0            ; 2              ; 136    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord                                                                                                                                                                                             ; 169   ; 37             ; 0            ; 37             ; 132    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x                                                                                                                                                                                                     ; 134   ; 0              ; 1            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir1                                                                                                                                           ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6                                                                                                                                                                                                 ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1                                                                                                                                           ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7                                                                                                                                                                                                 ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1                                                                                                                                                                                                      ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1|acl_reset_handler_inst                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1                                                             ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_fir2|thei_llvm_fpga_push_i1_notexitcond7_fir1|acl_reset_handler_inst                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_fir2|thei_llvm_fpga_push_i1_notexitcond7_fir1                                               ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_fir2                                                                                        ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thepassthru                                                                            ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thei_llvm_fpga_pipeline_keep_going6_fir1|asr|acl_reset_handler_inst                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thei_llvm_fpga_pipeline_keep_going6_fir1|asr                                           ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thei_llvm_fpga_pipeline_keep_going6_fir1                                               ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1                                                                                        ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x                                                                                                                                                                                               ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thefir_B1_start_merge_reg                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region                                                                                                                                                                                                                                                       ; 136   ; 0              ; 0            ; 0              ; 136    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thefir_B1_start_branch                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thefir_B1_start_merge                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start                                                                                                                                                                                                                                                                                       ; 137   ; 0              ; 0            ; 0              ; 136    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_sr                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0|thelimiter                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0                                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                  ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                     ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read                                                                                                                                                                          ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|u_permute_address                                                                                                                                                                       ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1                                                                                                                                                                                         ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thereaddata_reg_unnamed_fir7_fir0                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3                                                                                                                                                                                                                              ; 105   ; 0              ; 32           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1                                                                    ; 263   ; 125            ; 0            ; 125            ; 260    ; 125             ; 125           ; 125             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x                                                                                                                                  ; 138   ; 0              ; 0            ; 0              ; 137    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1|acl_reset_handler_inst ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1                        ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14                                                                                 ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|acl_reset_handler_inst     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1                            ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18                                                                                   ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_019_pop8_fir12|thei_llvm_fpga_pop_i32_i_019_pop8_fir1|acl_reset_handler_inst                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_019_pop8_fir12|thei_llvm_fpga_pop_i32_i_019_pop8_fir1                                                            ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_019_pop8_fir12                                                                                                   ; 71    ; 2              ; 0            ; 2              ; 33     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1|staging_reg|acl_reset_handler_inst                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1|staging_reg                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1|acl_reset_handler_inst                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21                                                                                                 ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_masked_fir32_delay                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_fir2|thei_llvm_fpga_pop_i4_cleanups_pop10_fir1|acl_reset_handler_inst                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_fir2|thei_llvm_fpga_pop_i4_cleanups_pop10_fir1                                                       ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_fir2                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1|fifo|acl_reset_handler_inst                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1|fifo                                             ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1|acl_reset_handler_inst                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1                                                  ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29                                                                                              ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thepassthru                                                                                       ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|staging_reg|acl_reset_handler_inst                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|staging_reg                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|acl_reset_handler_inst                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push                                                      ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop2|acl_reset_handler_inst                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop2                                                      ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop1|acl_reset_handler_inst                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop1                                                      ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|acl_reset_handler_inst                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1                                                           ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|staging_reg|acl_reset_handler_inst               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|staging_reg                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_reset_handler_inst                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1                                                  ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11                                                                                              ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_fir7|thei_llvm_fpga_pop_i4_initerations_pop9_fir1|acl_reset_handler_inst                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_fir7|thei_llvm_fpga_pop_i4_initerations_pop9_fir1                                                 ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_fir7                                                                                              ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1|fifo|acl_reset_handler_inst                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1|fifo                                        ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1|acl_reset_handler_inst                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1                                             ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9                                                                                            ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|staging_reg|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|staging_reg                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo|fifo|acl_reset_handler_inst                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo|fifo                                           ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo|acl_reset_handler_inst                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo                                                ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|acl_reset_handler_inst                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|acl_reset_handler_inst                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1                                                          ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1|acl_reset_handler_inst                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1                                        ; 39    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22                                                                                         ; 34    ; 11             ; 0            ; 11             ; 12     ; 11              ; 11            ; 11              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|fifo|acl_reset_handler_inst        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|fifo                               ; 20    ; 2              ; 0            ; 2              ; 20     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|acl_reset_handler_inst             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1                                    ; 23    ; 6              ; 0            ; 6              ; 35     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31                                                                                       ; 17    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x                                                                                                                                           ; 135   ; 0              ; 1            ; 0              ; 137    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x                                                                                                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 137    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thefir_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                  ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                     ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read                                                                                                                                                                          ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|u_permute_address                                                                                                                                                                       ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1                                                                                                                                                                                         ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thereaddata_reg_unnamed_fir8_fir1                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4                                                                                                                                                                                                                              ; 105   ; 0              ; 32           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                             ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                         ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1|acl_reset_handler_inst                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1                                                                          ; 15    ; 7              ; 0            ; 7              ; 12     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6|thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1                                             ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6                                                                                              ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_delay                                                                                                                      ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im8_cma_delay                                                                                                                      ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_delay                                                                                                                      ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1|acl_reset_handler_inst                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3                                                                                                      ; 71    ; 32             ; 0            ; 32             ; 33     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1|fifo|acl_reset_handler_inst                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1|fifo                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_reset_handler_inst                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x                                                                                                                                               ; 72    ; 0              ; 1            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x                                                                                                                                                                                                            ; 74    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                         ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                ; 21    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                            ; 21    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                           ; 7     ; 2              ; 0            ; 2              ; 10     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                      ; 7     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                    ; 7     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region                                                                                                                                                                                                                                                                   ; 205   ; 0              ; 0            ; 0              ; 182    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thefir_B2_merge                                                                                                                                                                                                                                                                             ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thefir_B2_branch                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2                                                                                                                                                                                                                                                                                             ; 208   ; 0              ; 0            ; 0              ; 185    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_sr                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo                                                                                                                                                                                                    ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo                                                                                                                                                                                                  ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function                                                                                                                                                                                                                                                                                                          ; 461   ; 1              ; 257          ; 1              ; 179    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst|fir_internal                                                                                                                                                                                                                                                                                                                          ; 202   ; 0              ; 0            ; 0              ; 178    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst|fir_internal_inst                                                                                                                                                                                                                                                                                                                                       ; 164   ; 0              ; 0            ; 0              ; 104    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; fir_inst                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
