# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name in_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_0 \
    op interface \
    ports { in_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name in_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_1 \
    op interface \
    ports { in_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name in_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_2 \
    op interface \
    ports { in_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name in_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_3 \
    op interface \
    ports { in_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name in_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_4 \
    op interface \
    ports { in_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name in_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_5 \
    op interface \
    ports { in_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name in_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_6 \
    op interface \
    ports { in_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name in_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_7 \
    op interface \
    ports { in_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name in_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_8 \
    op interface \
    ports { in_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name in_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_9 \
    op interface \
    ports { in_9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name in_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_10 \
    op interface \
    ports { in_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name in_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_11 \
    op interface \
    ports { in_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name in_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_12 \
    op interface \
    ports { in_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name in_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_13 \
    op interface \
    ports { in_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name in_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_14 \
    op interface \
    ports { in_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name in_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_15 \
    op interface \
    ports { in_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name out_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_0 \
    op interface \
    ports { out_0 { O 8 vector } out_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name out_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_1 \
    op interface \
    ports { out_1 { O 8 vector } out_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name out_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_2 \
    op interface \
    ports { out_2 { O 8 vector } out_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name out_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_3 \
    op interface \
    ports { out_3 { O 8 vector } out_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name out_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_4 \
    op interface \
    ports { out_4 { O 8 vector } out_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name out_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_5 \
    op interface \
    ports { out_5 { O 8 vector } out_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name out_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_6 \
    op interface \
    ports { out_6 { O 8 vector } out_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name out_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_7 \
    op interface \
    ports { out_7 { O 8 vector } out_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name out_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_8 \
    op interface \
    ports { out_8 { O 8 vector } out_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name out_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_9 \
    op interface \
    ports { out_9 { O 8 vector } out_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name out_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_10 \
    op interface \
    ports { out_10 { O 8 vector } out_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name out_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_11 \
    op interface \
    ports { out_11 { O 8 vector } out_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name out_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_12 \
    op interface \
    ports { out_12 { O 8 vector } out_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name out_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_13 \
    op interface \
    ports { out_13 { O 8 vector } out_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name out_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_14 \
    op interface \
    ports { out_14 { O 8 vector } out_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name out_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_15 \
    op interface \
    ports { out_15 { O 8 vector } out_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


