EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
PROJECT,"FPGA_MAIN_MODULE"
REVISION,"FPGA_MAIN_MODULE"
PROJECT_FILE,"J:/Dropbox/Doctorado/FPGA/FPGA_MAIN_MODULE/FPGA_MAIN_MODULE.qpf"
TIME,"Sun Aug 20 23:07:52 2017"
TIME_SECONDS,"1503263272"
FAMILY,"Cyclone II"
DEVICE,"EP2C5"
PACKAGE,"TQFP"
PART,"EP2C5T144C8"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"10.00"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"4.30"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,3.30,2,3.30,3,3.30,4,3.30,
RAIL_VOLTAGES,,VCCINT,1.200,


BLOCK,I/O,count,15,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"INPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,12,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"INPUT_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,5,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,10,avg_toggle_rate,"15625000.000000",avg_toggle_rate_ratio,"0.312500",avg_fanout,"0.000000",fmax,"50",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,10,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"OUTPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,6,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"OUTPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,10,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"INPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,6,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"OUTPUT_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,8,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"50",io_mode,"OUTPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,Combinational cell,count,2801,avg_toggle_rate,"4290693.882692",avg_toggle_rate_ratio,"0.085814",avg_fanout,"1.859336",fmax,"50"
BLOCK,Register cell,count,2026,avg_toggle_rate,"6051204.940770",avg_toggle_rate_ratio,"0.121024",avg_fanout,"2.290227",fmax,"50"
BLOCK,Clock control block,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"2026.000000",fmax,"50",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"2026",num_lc_comb_fanout,"0",num_lc_ff_fanout,"2026",sum_lc_ff_clkena_static_prob,"1708.8",avg_lc_ff_clk_ena_static_prob,"0.843435",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
