// Seed: 3724397250
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5,
    output wand id_6,
    output wor id_7,
    input wor id_8,
    output supply0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    input tri1 id_15,
    input tri1 id_16
    , id_23,
    input supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wand id_21
);
  assign id_9 = 1 == id_8;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    input wand id_4,
    output tri id_5,
    output wand id_6,
    input wand id_7
);
  wire id_9;
  module_0(
      id_3,
      id_5,
      id_1,
      id_3,
      id_3,
      id_5,
      id_6,
      id_6,
      id_3,
      id_0,
      id_4,
      id_0,
      id_7,
      id_1,
      id_3,
      id_1,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_2
  );
endmodule
