==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.129 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.93 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.01 seconds; current allocated memory: 94.314 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'col' (matmul.cpp:6:10) in function 'hwmm_layer1' completely with a factor of 32 (matmul.cpp:6:10)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [32], float (*) [32])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [10], int&)' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.81 seconds; current allocated memory: 97.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 101.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 99.949 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:63) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:27) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:47) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:27) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:47) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:27) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:47) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (matmul.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (matmul.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (matmul.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer1_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 122.465 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:112:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:113:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:114:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:66:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:81:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:53:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (matmul.cpp:14:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 131.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 134.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 138.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 167, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 87, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln97_1', matmul.cpp:97) and 'fcmp' operation ('tmp_6', matmul.cpp:97).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 140.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 144.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 153.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 10660 from HDL expression: (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.41 seconds; current allocated memory: 174.082 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
