<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>SRAM_MMR</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">SRAM_MMR</a>
</h2>
<P>Instance: SRAM_MMR<BR>
Component: SRAM_MMR<BR>
Base address: 0x40035000</P>
<BR>
<P>General Purpose RAM</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="SRAM_MMR"></A><A href="CPU_MMAP.html"> TOP</A>:<B>SRAM_MMR</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PER_CTL" title="Parity Error Control ">PER_CTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x4003 5000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PER_CHK" title="Parity Error Check">PER_CHK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x4003 5004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PER_DBG" title="Parity Error Debug">PER_DBG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0x4003 5008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEM_CTL" title="Memory Control">MEM_CTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 000C</P>
</TD>
<TD class="cellCol5">
  <P>0x4003 500C</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:SRAM_MMR Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="PER_CTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SRAM_MMR</A>:PER_CTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4003 5000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4003 5000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Parity Error Control <BR>
Parity error check controls</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_CTL_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_CTL_PER_DISABLE">8</a>
</TD>
<TD class="cellBitfieldCol2">PER_DISABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity Status Disable<BR>
<BR>
0: A parity error will update <A class="xref" href="#PER_CHK_PER_ADDR">PER_CHK.PER_ADDR</A> field<BR>
1: Parity error does not update <A class="xref" href="#PER_CHK_PER_ADDR">PER_CHK.PER_ADDR</A> field</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_CTL_RESERVED1">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4"></TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_CTL_PER_DEBUG_ENABLE">0</a>
</TD>
<TD class="cellBitfieldCol2">PER_DEBUG_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity Error Debug Enable<BR>
<BR>
0: Normal operation<BR>
1: An address offset can be written to <A class="xref" href="#PER_DBG_PER_DEBUG_ADDR">PER_DBG.PER_DEBUG_ADDR</A> and parity errors will be generated on reads from within this offset</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PER_CHK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SRAM_MMR</A>:PER_CHK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4003 5004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4003 5004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Parity Error Check<BR>
Parity error check results</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_CHK_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_CHK_PER_ADDR">23:0</a>
</TD>
<TD class="cellBitfieldCol2">PER_ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Parity Error Address Offset<BR>
Returns the last address offset which resulted in a parity error during an SRAM read. The address offset returned is always the word-aligned address that contains the location with the parity error. For parity faults on non word-aligned accesses, <A class="xref" href="CPU_SCS.html#BFAR_ADDRESS">CPU_SCS:BFAR.ADDRESS</A> will hold the address of the location that resulted in parity error.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PER_DBG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SRAM_MMR</A>:PER_DBG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4003 5008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4003 5008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Parity Error Debug<BR>
Parity error check debug address setting</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_DBG_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PER_DBG_PER_DEBUG_ADDR">23:0</a>
</TD>
<TD class="cellBitfieldCol2">PER_DEBUG_ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug Parity Error Address Offset<BR>
When <A class="xref" href="#PER_CTL_PER_DEBUG">PER_CTL.PER_DEBUG</A> is 1, this field is used to set a parity debug address offset. The address offset must be a word-aligned address. Writes within this address offset will force incorrect parity bits to be stored together with the data written. The following reads within this same address offset will thus result in parity errors to be generated.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEM_CTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SRAM_MMR</A>:MEM_CTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4003 500C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4003 500C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Control<BR>
Controls memory initialization</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEM_CTL_RESERVED24">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEM_CTL_MEM_BUSY">1</a>
</TD>
<TD class="cellBitfieldCol2">MEM_BUSY</TD>
<TD class="cellBitfieldCol3" colspan="3">Memory Busy status<BR>
<BR>
0: Memory accepts transfers<BR>
1: Memory controller is busy during initialization. Read and write transfers are not performed.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEM_CTL_MEM_CLR_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">MEM_CLR_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Memory Contents Initialization enable<BR>
<BR>
Writing 1 to MEM_CLR_EN will start memory initialization. The contents of all byte locations will be initialized to 0x00. MEM_BUSY will be 1 until memory initialization has completed.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
