{"vcs1":{"timestamp_begin":1767814301.735312815, "rt":26.58, "ut":19.64, "st":3.66}}
{"vcselab":{"timestamp_begin":1767814328.366230293, "rt":2.08, "ut":0.67, "st":0.10}}
{"link":{"timestamp_begin":1767814330.519206062, "rt":2.66, "ut":0.28, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1767814301.191622619}
{"VCS_COMP_START_TIME": 1767814301.191622619}
{"VCS_COMP_END_TIME": 1767814336.936003802}
{"VCS_USER_OPTIONS": "-j 32 -full64 -R -debug_access+all -debug_region+cell+encrypt +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/newMAC/newMAC.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/traditionalMac/traditionalMac.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 94312}}
{"stitch_vcselab": {"peak_mem": 95520}}
