Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 88ed529389524b3a9d2723cb05b0afaa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_tb_behav xil_defaultlib.Lab1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Vivado_Project/Digital_Logic_Labs/Digital_Logic_Labs.srcs/sources_1/new/counter.v" Line 2. Module counter(threshold=120) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado_Project/Digital_Logic_Labs/Digital_Logic_Labs.srcs/sources_1/new/ReLU.v" Line 2. Module ReLU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(threshold=120)
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Lab1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_tb_behav
