{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097651060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097651060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing started: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097651060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1461097651060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1461097651060 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1461097651138 ""}
{ "Info" "0" "" "Project  = ledcubelab" {  } {  } 0 0 "Project  = ledcubelab" 0 0 "Fitter" 0 0 1461097651138 ""}
{ "Info" "0" "" "Revision = ledcubelab" {  } {  } 0 0 "Revision = ledcubelab" 0 0 "Fitter" 0 0 1461097651138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:38 2016 " "Processing started: Tue Apr 19 16:27:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461097659094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461097659110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:39 2016 " "Processing ended: Tue Apr 19 16:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461097659453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:38 2016 " "Processing started: Tue Apr 19 16:27:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461097659094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461097659110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:39 2016 " "Processing ended: Tue Apr 19 16:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461097659453 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1461097660108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:40 2016 " "Processing started: Tue Apr 19 16:27:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ledcubelab -c ledcubelab " "Command: quartus_sta ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1461097660607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097660732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out " "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.503 " "Worst-case setup slack is -5.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out  " "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005       -63.577 clock  " "   -3.005       -63.577 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.695 " "Worst-case hold slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695        -2.695 clock  " "   -2.695        -2.695 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -37.069 clock  " "   -1.631       -37.069 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out  " "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660904 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1461097660904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.447 " "Worst-case setup slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out  " "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700        -9.347 clock  " "   -0.700        -9.347 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -1.724 clock  " "   -1.724        -1.724 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 clock  " "   -1.380       -30.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out  " "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:41 2016 " "Processing ended: Tue Apr 19 16:27:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:38 2016 " "Processing started: Tue Apr 19 16:27:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461097659094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461097659110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:39 2016 " "Processing ended: Tue Apr 19 16:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461097659453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:40 2016 " "Processing started: Tue Apr 19 16:27:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ledcubelab -c ledcubelab " "Command: quartus_sta ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1461097660607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097660732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out " "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.503 " "Worst-case setup slack is -5.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out  " "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005       -63.577 clock  " "   -3.005       -63.577 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.695 " "Worst-case hold slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695        -2.695 clock  " "   -2.695        -2.695 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -37.069 clock  " "   -1.631       -37.069 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out  " "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660904 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1461097660904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.447 " "Worst-case setup slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out  " "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700        -9.347 clock  " "   -0.700        -9.347 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -1.724 clock  " "   -1.724        -1.724 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 clock  " "   -1.380       -30.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out  " "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:41 2016 " "Processing ended: Tue Apr 19 16:27:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097662028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:41 2016 " "Processing started: Tue Apr 19 16:27:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:38 2016 " "Processing started: Tue Apr 19 16:27:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461097659094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461097659110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:39 2016 " "Processing ended: Tue Apr 19 16:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461097659453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:40 2016 " "Processing started: Tue Apr 19 16:27:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ledcubelab -c ledcubelab " "Command: quartus_sta ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1461097660607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097660732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out " "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.503 " "Worst-case setup slack is -5.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out  " "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005       -63.577 clock  " "   -3.005       -63.577 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.695 " "Worst-case hold slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695        -2.695 clock  " "   -2.695        -2.695 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -37.069 clock  " "   -1.631       -37.069 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out  " "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660904 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1461097660904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.447 " "Worst-case setup slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out  " "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700        -9.347 clock  " "   -0.700        -9.347 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -1.724 clock  " "   -1.724        -1.724 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 clock  " "   -1.380       -30.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out  " "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:41 2016 " "Processing ended: Tue Apr 19 16:27:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ledcubelab.vo\", \"ledcubelab_fast.vo ledcubelab_v.sdo ledcubelab_v_fast.sdo C:/Users/pt286/Desktop/LedCubeLab/simulation/modelsim/ simulation " "Generated files \"ledcubelab.vo\", \"ledcubelab_fast.vo\", \"ledcubelab_v.sdo\" and \"ledcubelab_v_fast.sdo\" in directory \"C:/Users/pt286/Desktop/LedCubeLab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1461097662434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097662465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:42 2016 " "Processing ended: Tue Apr 19 16:27:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:27 2016 " "Processing started: Tue Apr 19 16:27:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097648003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097648299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledcubelab.v(188) " "Verilog HDL information at ledcubelab.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcubelab.v 1 1 " "Found 1 design units, including 1 entities, in source file ledcubelab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledcubelab " "Found entity 1: ledcubelab" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461097648330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reverse_n ledcubelab.v(181) " "Verilog HDL Implicit Net warning at ledcubelab.v(181): created implicit net for \"reverse_n\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097648346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcubelab " "Elaborating entity \"ledcubelab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461097648377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9..1\] ledcubelab.v(46) " "Output port \"ledr\[9..1\]\" at ledcubelab.v(46) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7..5\] ledcubelab.v(47) " "Output port \"ledg\[7..5\]\" at ledcubelab.v(47) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_pin_28_unused1 ledcubelab.v(45) " "Output port \"GPIO0_pin_28_unused1\" at ledcubelab.v(45) has no driver" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461097648377 "|ledcubelab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_instance\"" {  } { { "ledcubelab.v" "clock_divider_instance" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461097648424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(38) " "Verilog HDL assignment warning at clock_divider.v(38): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461097648424 "|ledcubelab|clock_divider:clock_divider_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461097649126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_pin_28_unused1 GND " "Pin \"GPIO0_pin_28_unused1\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|GPIO0_pin_28_unused1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461097649329 "|ledcubelab|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461097649329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461097649843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461097649875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461097649953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461097649999 "|ledcubelab|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461097649999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461097649999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461097649999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:30 2016 " "Processing ended: Tue Apr 19 16:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097650015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledcubelab EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ledcubelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461097651216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461097651247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461097653338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461097653353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461097653650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461097653650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461097653821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_instance\|clk_out  " "Automatically promoted node clock_divider:clock_divider_instance\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_instance\|clk_out~0 " "Destination node clock_divider:clock_divider_instance\|clk_out~0" {  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[0\] " "Destination node ledr\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "ledcubelab.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/ledcubelab.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461097653837 ""}  } { { "clock_divider.v" "" { Text "C:/Users/pt286/Desktop/LedCubeLab/clock_divider.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_instance|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461097653837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461097653899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461097653915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461097653915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097653931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461097654679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097654804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461097654820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097655506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461097655569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pt286/Desktop/LedCubeLab/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461097656255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461097656255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461097656645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461097656645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_2_vert_pwr_1 0 " "Pin \"GPIO0_pin_2_vert_pwr_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_4_vert_pwr_2 0 " "Pin \"GPIO0_pin_4_vert_pwr_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_6_vert_pwr_3 0 " "Pin \"GPIO0_pin_6_vert_pwr_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_8_R1_Bot 0 " "Pin \"GPIO0_pin_8_R1_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_10_R2_Bot 0 " "Pin \"GPIO0_pin_10_R2_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_14_R3_Bot 0 " "Pin \"GPIO0_pin_14_R3_Bot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_16_R1_Mid 0 " "Pin \"GPIO0_pin_16_R1_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_18_R2_Mid 0 " "Pin \"GPIO0_pin_18_R2_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_20_R3_Mid 0 " "Pin \"GPIO0_pin_20_R3_Mid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_22_R1_Top 0 " "Pin \"GPIO0_pin_22_R1_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_24_R2_Top 0 " "Pin \"GPIO0_pin_24_R2_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_26_R3_Top 0 " "Pin \"GPIO0_pin_26_R3_Top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO0_pin_28_unused1 0 " "Pin \"GPIO0_pin_28_unused1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1461097656676 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1461097656676 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656801 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461097656817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461097656941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461097657129 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1461097657191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg " "Generated suppressed messages file C:/Users/pt286/Desktop/LedCubeLab/output_files/ledcubelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461097657253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:37 2016 " "Processing ended: Tue Apr 19 16:27:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097657394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461097657394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:38 2016 " "Processing started: Tue Apr 19 16:27:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097658377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461097658377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461097659094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461097659110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:39 2016 " "Processing ended: Tue Apr 19 16:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097659453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461097659453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:40 2016 " "Processing started: Tue Apr 19 16:27:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ledcubelab -c ledcubelab " "Command: quartus_sta ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097660545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1461097660607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461097660732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461097660763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledcubelab.sdc " "Synopsys Design Constraints File file not found: 'ledcubelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out " "create_clock -period 1.000 -name clock_divider:clock_divider_instance\|clk_out clock_divider:clock_divider_instance\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660841 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1461097660841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.503 " "Worst-case setup slack is -5.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out  " "   -5.503      -264.763 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005       -63.577 clock  " "   -3.005       -63.577 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.695 " "Worst-case hold slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695        -2.695 clock  " "   -2.695        -2.695 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.445         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -37.069 clock  " "   -1.631       -37.069 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out  " "   -0.611       -90.428 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660873 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660904 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1461097660904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.447 " "Worst-case setup slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out  " "   -1.447       -59.579 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700        -9.347 clock  " "   -0.700        -9.347 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -1.724 clock  " "   -1.724        -1.724 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out  " "    0.215         0.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 clock  " "   -1.380       -30.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out  " "   -0.500       -74.000 clock_divider:clock_divider_instance\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461097660951 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1461097660983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461097661014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:41 2016 " "Processing ended: Tue Apr 19 16:27:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097661076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097662028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 16:27:41 2016 " "Processing started: Tue Apr 19 16:27:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ledcubelab -c ledcubelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097662028 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ledcubelab.vo\", \"ledcubelab_fast.vo ledcubelab_v.sdo ledcubelab_v_fast.sdo C:/Users/pt286/Desktop/LedCubeLab/simulation/modelsim/ simulation " "Generated files \"ledcubelab.vo\", \"ledcubelab_fast.vo\", \"ledcubelab_v.sdo\" and \"ledcubelab_v_fast.sdo\" in directory \"C:/Users/pt286/Desktop/LedCubeLab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1461097662434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097662465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 16:27:42 2016 " "Processing ended: Tue Apr 19 16:27:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097662465 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097663120 ""}
