****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Mon Jun 15 23:36:52 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: func
  Clock: wclk

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  wptr_full/wbin_reg_9_/CLK                    0.54                       rp-+       slow
  fifomem/genblk1_6__U/CE1                     0.48     0.00      0.06    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: rclk

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  rptr_empty/rbin_reg_8_/CLK                   0.56                       rp-+       slow
  fifomem/genblk1_6__U/CE2                     0.51     0.00      0.05    rp-+       slow

------------------------------------------------------------------------------------------
1
