

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51912|    93212|  0.262 ms|  0.470 ms|  51913|  93213|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    21000|    51700|  210 ~ 517|          -|          -|   100|        no|
        |- VITIS_LOOP_15_1  |    10901|    21501|  109 ~ 215|          -|          -|   100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 13 
10 --> 11 12 
11 --> 12 
12 --> 8 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 17 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%addr_in = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 18 'alloca' 'addr_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 19 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%addr_out = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 20 'alloca' 'addr_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 21 'alloca' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gold = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 22 'alloca' 'gold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 23 'alloca' 'in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mean = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 24 'alloca' 'mean' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i14 %addr_in, i14 %addr_out, i1 %in, i32 %data, i32 %gold, i1 %mean, i1 %w"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 0, i7 %i_1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 26 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:12]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i14 %addr_in, i14 %addr_out, i1 %in, i32 %data, i32 %gold, i1 %mean, i1 %w"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 31 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 32 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln16 = add i14 %phi_mul_load, i14 100" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 34 'add' 'add_ln16' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i, i7 100" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 35 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln16_1 = add i7 %i, i7 1" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 36 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.i.split, void %VITIS_LOOP_16_2.i.preheader" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i, i7 99" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:24->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln16)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul1 = alloca i32 1"   --->   Operation 39 'alloca' 'phi_mul1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 40 'alloca' 'i_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 0, i7 %i_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 41 'store' 'store_ln13' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul1"   --->   Operation 42 'store' 'store_ln0' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2.i" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 43 'br' 'br_ln15' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 44 [2/2] (1.81ns)   --->   "%call_ln16 = call void @main_Pipeline_VITIS_LOOP_14_1, i14 %phi_mul_load, i1 %in, i1 %w, i14 %addr_in, i32 %data" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 44 'call' 'call_ln16' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 46 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln16 = call void @main_Pipeline_VITIS_LOOP_14_1, i14 %phi_mul_load, i1 %in, i1 %w, i14 %addr_in, i32 %data" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 47 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.i, void %for.body.i.i.preheader" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:24->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_11, i1 %mean, i14 %addr_out, i32 %data"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_11, i1 %mean, i14 %addr_out, i32 %data"   --->   Operation 50 'call' 'call_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 %add_ln16_1, i7 %i_1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 52 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln16 = store i14 %add_ln16, i14 %phi_mul" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 53 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 54 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.87>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 55 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.87ns)   --->   "%icmp_ln15 = icmp_eq  i7 %i_3, i7 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 56 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 1.87>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul1_load = load i14 %phi_mul1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 57 'load' 'phi_mul1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %phi_mul1_load, i14 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 58 'add' 'add_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln15_1 = add i7 %i_3, i7 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 59 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_16_2.i.split, void %for.inc34.preheader" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 60 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [2/2] (1.81ns)   --->   "%call_ln15 = call void @main_Pipeline_VITIS_LOOP_16_2, i14 %phi_mul1_load, i1 %in, i1 %w, i32 %gold" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 61 'call' 'call_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 62 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_3, i7 99" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:22->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 62 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln15)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_32_2, i32 %data, i32 %gold, i14 %count_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 65 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln15 = call void @main_Pipeline_VITIS_LOOP_16_2, i14 %phi_mul1_load, i1 %in, i1 %w, i32 %gold" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 66 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc29.i, void %for.body13.i.preheader" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:22->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 67 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_23_3, i1 %mean, i32 %gold"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 1.58>
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_23_3, i1 %mean, i32 %gold"   --->   Operation 69 'call' 'call_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29.i"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln15_1, i7 %i_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 71 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln15 = store i14 %add_ln15, i14 %phi_mul1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 72 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2.i" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 73 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_32_2, i32 %data, i32 %gold, i14 %count_loc"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 1.81>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%count_loc_load = load i14 %count_loc"   --->   Operation 75 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.81ns)   --->   "%icmp_ln35 = icmp_ne  i14 %count_loc_load, i14 10000" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:35]   --->   Operation 76 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %icmp_ln35" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:40]   --->   Operation 77 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i32 %zext_ln40" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:40]   --->   Operation 78 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [2]  (0.000 ns)
	'store' operation 0 bit ('store_ln10', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) of constant 0 on local variable 'i', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 [14]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.458ns
The critical path consists of the following:
	'load' operation 7 bit ('i', benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) on local variable 'i', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln16', benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [21]  (1.870 ns)
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29) of constant 0 on local variable 'i', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29 [40]  (1.588 ns)

 <State 4>: 1.812ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln16', benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) to 'main_Pipeline_VITIS_LOOP_14_1' [27]  (1.812 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) of variable 'add_ln16_1', benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 on local variable 'i', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 [34]  (1.588 ns)

 <State 8>: 1.870ns
The critical path consists of the following:
	'load' operation 7 bit ('i', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29) on local variable 'i', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29) [47]  (1.870 ns)

 <State 9>: 1.870ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln22', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:22->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29) [54]  (1.870 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29) of variable 'add_ln15_1', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29 on local variable 'i', benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29 [60]  (1.588 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 1.812ns
The critical path consists of the following:
	'load' operation 14 bit ('count_loc_load') on local variable 'count_loc' [65]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:35) [66]  (1.812 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
