{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685647006929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685647006930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  1 22:16:46 2023 " "Processing started: Thu Jun  1 22:16:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685647006930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647006930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_filter -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_filter -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647006930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685647007338 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1685647007338 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "12 8 " "Parallel compilation is enabled for 12 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1685647007338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/startup_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/startup_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 startup_timer-RTL " "Found design unit 1: startup_timer-RTL" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012449 ""} { "Info" "ISGN_ENTITY_NAME" "1 startup_timer " "Found entity 1: startup_timer" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_34_56mhz/pll_34_56mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/ip/pll_34_56mhz/pll_34_56mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_34_56MHz-rtl " "Found design unit 1: pll_34_56MHz-rtl" {  } { { "../ip/pll_34_56MHz/pll_34_56MHz.vhd" "" { Text "C:/course_work/ip/pll_34_56MHz/pll_34_56MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012450 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_34_56MHz " "Found entity 1: pll_34_56MHz" {  } { { "../ip/pll_34_56MHz/pll_34_56MHz.vhd" "" { Text "C:/course_work/ip/pll_34_56MHz/pll_34_56MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_34_56mhz/pll_34_56mhz/pll_34_56mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /course_work/ip/pll_34_56mhz/pll_34_56mhz/pll_34_56mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_34_56MHz_0002 " "Found entity 1: pll_34_56MHz_0002" {  } { { "../ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v" "" { Text "C:/course_work/ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/clock_divider_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/clock_divider_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_pulse-RTL " "Found design unit 1: clock_divider_pulse-RTL" {  } { { "../src/clock_divider_pulse.vhd" "" { Text "C:/course_work/src/clock_divider_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012452 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_pulse " "Found entity 1: clock_divider_pulse" {  } { { "../src/clock_divider_pulse.vhd" "" { Text "C:/course_work/src/clock_divider_pulse.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo_register-RTL " "Found design unit 1: sipo_register-RTL" {  } { { "../libs/rtu/components/sipo_register/src/sipo_register.vhd" "" { Text "C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012453 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo_register " "Found entity 1: sipo_register" {  } { { "../libs/rtu/components/sipo_register/src/sipo_register.vhd" "" { Text "C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/components/piso_register/src/piso_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/rtu/components/piso_register/src/piso_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piso_register-RTL " "Found design unit 1: piso_register-RTL" {  } { { "../libs/rtu/components/piso_register/src/piso_register.vhd" "" { Text "C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012455 ""} { "Info" "ISGN_ENTITY_NAME" "1 piso_register " "Found entity 1: piso_register" {  } { { "../libs/rtu/components/piso_register/src/piso_register.vhd" "" { Text "C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/sound_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/sound_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_master-RTL " "Found design unit 1: sound_master-RTL" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012456 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_master " "Found entity 1: sound_master" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/ssm2603_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/ssm2603_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssm2603_controller-RTL " "Found design unit 1: ssm2603_controller-RTL" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012457 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssm2603_controller " "Found entity 1: ssm2603_controller" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/components/serializer/src/serializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/serializer/src/serializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serializer-RTL " "Found design unit 1: serializer-RTL" {  } { { "../libs/edi/components/serializer/src/serializer.vhd" "" { Text "C:/course_work/libs/edi/components/serializer/src/serializer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012458 ""} { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "../libs/edi/components/serializer/src/serializer.vhd" "" { Text "C:/course_work/libs/edi/components/serializer/src/serializer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/components/deserializer/src/deserializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/deserializer/src/deserializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deserializer-RTL " "Found design unit 1: deserializer-RTL" {  } { { "../libs/edi/components/deserializer/src/deserializer.vhd" "" { Text "C:/course_work/libs/edi/components/deserializer/src/deserializer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012459 ""} { "Info" "ISGN_ENTITY_NAME" "1 deserializer " "Found entity 1: deserializer" {  } { { "../libs/edi/components/deserializer/src/deserializer.vhd" "" { Text "C:/course_work/libs/edi/components/deserializer/src/deserializer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-RTL " "Found design unit 1: i2c_master-RTL" {  } { { "../libs/edi/components/i2c_master/src/i2c_master.vhd" "" { Text "C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012460 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../libs/edi/components/i2c_master/src/i2c_master.vhd" "" { Text "C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/pkg/procedures.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/procedures.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedures " "Found design unit 1: procedures" {  } { { "../libs/rtu/pkg/procedures.vhd" "" { Text "C:/course_work/libs/rtu/pkg/procedures.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedures-body " "Found design unit 2: procedures-body" {  } { { "../libs/rtu/pkg/procedures.vhd" "" { Text "C:/course_work/libs/rtu/pkg/procedures.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/pkg/functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions " "Found design unit 1: functions" {  } { { "../libs/rtu/pkg/functions.vhd" "" { Text "C:/course_work/libs/rtu/pkg/functions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012463 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "../libs/rtu/pkg/functions.vhd" "" { Text "C:/course_work/libs/rtu/pkg/functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/pkg/data_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types " "Found design unit 1: data_types" {  } { { "../libs/rtu/pkg/data_types.vhd" "" { Text "C:/course_work/libs/rtu/pkg/data_types.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012464 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "../libs/rtu/pkg/data_types.vhd" "" { Text "C:/course_work/libs/rtu/pkg/data_types.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/pkg/functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/edi/pkg/functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions (edi) " "Found design unit 1: functions (edi)" {  } { { "../libs/edi/pkg/functions.vhd" "" { Text "C:/course_work/libs/edi/pkg/functions.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "../libs/edi/pkg/functions.vhd" "" { Text "C:/course_work/libs/edi/pkg/functions.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/pkg/data_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/edi/pkg/data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types (edi) " "Found design unit 1: data_types (edi)" {  } { { "../libs/edi/pkg/data_types.vhd" "" { Text "C:/course_work/libs/edi/pkg/data_types.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "../libs/edi/pkg/data_types.vhd" "" { Text "C:/course_work/libs/edi/pkg/data_types.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-RTL " "Found design unit 1: main-RTL" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012467 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/clock_divider_duty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/clock_divider_duty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_duty-RTL " "Found design unit 1: clock_divider_duty-RTL" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012468 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_duty " "Found entity 1: clock_divider_duty" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_12mhz/pll_12mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/ip/pll_12mhz/pll_12mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_12MHz-rtl " "Found design unit 1: pll_12MHz-rtl" {  } { { "../ip/pll_12MHz/pll_12MHz.vhd" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012469 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_12MHz " "Found entity 1: pll_12MHz" {  } { { "../ip/pll_12MHz/pll_12MHz.vhd" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_12mhz/pll_12mhz/pll_12mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /course_work/ip/pll_12mhz/pll_12mhz/pll_12mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_12MHz_0002 " "Found entity 1: pll_12MHz_0002" {  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_61_44mhz/pll_61_44mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/ip/pll_61_44mhz/pll_61_44mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_61_44MHz-rtl " "Found design unit 1: pll_61_44MHz-rtl" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz.vhd" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012472 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_61_44MHz " "Found entity 1: pll_61_44MHz" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz.vhd" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_61_44mhz/pll_61_44mhz/pll_61_44mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /course_work/ip/pll_61_44mhz/pll_61_44mhz/pll_61_44mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_61_44MHz_0002 " "Found entity 1: pll_61_44MHz_0002" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647012473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647012473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685647012505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snd_test_bit main.vhd(47) " "Verilog HDL or VHDL warning at main.vhd(47): object \"snd_test_bit\" assigned a value but never read" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685647012506 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_duty clock_divider_duty:CLK_DIVIDER_DUTY " "Elaborating entity \"clock_divider_duty\" for hierarchy \"clock_divider_duty:CLK_DIVIDER_DUTY\"" {  } { { "../src/main.vhd" "CLK_DIVIDER_DUTY" { Text "C:/course_work/src/main.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst clock_divider_duty.vhd(28) " "VHDL Process Statement warning at clock_divider_duty.vhd(28): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012512 "|main|clock_divider_duty:CLK_DIVIDER_DUTY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg clock_divider_duty.vhd(34) " "VHDL Process Statement warning at clock_divider_duty.vhd(34): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012512 "|main|clock_divider_duty:CLK_DIVIDER_DUTY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_12MHz pll_12MHz:CLK_PLL_SSM " "Elaborating entity \"pll_12MHz\" for hierarchy \"pll_12MHz:CLK_PLL_SSM\"" {  } { { "../src/main.vhd" "CLK_PLL_SSM" { Text "C:/course_work/src/main.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_12MHz_0002 pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst " "Elaborating entity \"pll_12MHz_0002\" for hierarchy \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\"" {  } { { "../ip/pll_12MHz/pll_12MHz.vhd" "pll_12mhz_inst" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "altera_pll_i" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012535 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685647012536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012537 ""}  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685647012537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_61_44MHz pll_61_44MHz:CLK_PLL_SOUND_IO " "Elaborating entity \"pll_61_44MHz\" for hierarchy \"pll_61_44MHz:CLK_PLL_SOUND_IO\"" {  } { { "../src/main.vhd" "CLK_PLL_SOUND_IO" { Text "C:/course_work/src/main.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_61_44MHz_0002 pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst " "Elaborating entity \"pll_61_44MHz_0002\" for hierarchy \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\"" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz.vhd" "pll_61_44mhz_inst" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "altera_pll_i" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012541 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685647012543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 61.440000 MHz " "Parameter \"output_clock_frequency0\" = \"61.440000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685647012543 ""}  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685647012543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssm2603_controller ssm2603_controller:SSM2603_CONTROLLER " "Elaborating entity \"ssm2603_controller\" for hierarchy \"ssm2603_controller:SSM2603_CONTROLLER\"" {  } { { "../src/main.vhd" "SSM2603_CONTROLLER" { Text "C:/course_work/src/main.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012545 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ssm2603_controller.vhd(95) " "VHDL Process Statement warning at ssm2603_controller.vhd(95): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012545 "|main|ssm2603_controller:SSM2603_CONTROLLER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_reg ssm2603_controller.vhd(103) " "VHDL Process Statement warning at ssm2603_controller.vhd(103): signal \"state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012545 "|main|ssm2603_controller:SSM2603_CONTROLLER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg ssm2603_controller.vhd(104) " "VHDL Process Statement warning at ssm2603_controller.vhd(104): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012545 "|main|ssm2603_controller:SSM2603_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER " "Elaborating entity \"i2c_master\" for hierarchy \"ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER\"" {  } { { "../src/ssm2603_controller.vhd" "I2C_MASTER" { Text "C:/course_work/src/ssm2603_controller.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER\|serializer:SERIALIZER_SADDR " "Elaborating entity \"serializer\" for hierarchy \"ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER\|serializer:SERIALIZER_SADDR\"" {  } { { "../libs/edi/components/i2c_master/src/i2c_master.vhd" "SERIALIZER_SADDR" { Text "C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_master sound_master:SOUND_IO " "Elaborating entity \"sound_master\" for hierarchy \"sound_master:SOUND_IO\"" {  } { { "../src/main.vhd" "SOUND_IO" { Text "C:/course_work/src/main.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst sound_master.vhd(89) " "VHDL Process Statement warning at sound_master.vhd(89): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012552 "|main|sound_master:SOUND_IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_register sound_master:SOUND_IO\|piso_register:PISO " "Elaborating entity \"piso_register\" for hierarchy \"sound_master:SOUND_IO\|piso_register:PISO\"" {  } { { "../src/sound_master.vhd" "PISO" { Text "C:/course_work/src/sound_master.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst piso_register.vhd(28) " "VHDL Process Statement warning at piso_register.vhd(28): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../libs/rtu/components/piso_register/src/piso_register.vhd" "" { Text "C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012557 "|main|sound_master:SOUND_IO|piso_register:PISO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo_register sound_master:SOUND_IO\|sipo_register:SIPO " "Elaborating entity \"sipo_register\" for hierarchy \"sound_master:SOUND_IO\|sipo_register:SIPO\"" {  } { { "../src/sound_master.vhd" "SIPO" { Text "C:/course_work/src/sound_master.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012563 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst sipo_register.vhd(27) " "VHDL Process Statement warning at sipo_register.vhd(27): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../libs/rtu/components/sipo_register/src/sipo_register.vhd" "" { Text "C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012563 "|main|sound_master:SOUND_IO|sipo_register:SIPO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_pulse sound_master:SOUND_IO\|clock_divider_pulse:CLK_DIV_PULSE " "Elaborating entity \"clock_divider_pulse\" for hierarchy \"sound_master:SOUND_IO\|clock_divider_pulse:CLK_DIV_PULSE\"" {  } { { "../src/sound_master.vhd" "CLK_DIV_PULSE" { Text "C:/course_work/src/sound_master.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012568 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst clock_divider_pulse.vhd(27) " "VHDL Process Statement warning at clock_divider_pulse.vhd(27): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_pulse.vhd" "" { Text "C:/course_work/src/clock_divider_pulse.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012568 "|main|sound_master:SOUND_IO|clock_divider_pulse:CLK_DIV_PULSE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg clock_divider_pulse.vhd(33) " "VHDL Process Statement warning at clock_divider_pulse.vhd(33): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_pulse.vhd" "" { Text "C:/course_work/src/clock_divider_pulse.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012568 "|main|sound_master:SOUND_IO|clock_divider_pulse:CLK_DIV_PULSE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startup_timer startup_timer:STARTUP_TIMER " "Elaborating entity \"startup_timer\" for hierarchy \"startup_timer:STARTUP_TIMER\"" {  } { { "../src/main.vhd" "STARTUP_TIMER" { Text "C:/course_work/src/main.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012573 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst startup_timer.vhd(30) " "VHDL Process Statement warning at startup_timer.vhd(30): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg startup_timer.vhd(38) " "VHDL Process Statement warning at startup_timer.vhd(38): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_reg startup_timer.vhd(39) " "VHDL Process Statement warning at startup_timer.vhd(39): signal \"state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_reg startup_timer.vhd(47) " "VHDL Process Statement warning at startup_timer.vhd(47): signal \"state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg startup_timer.vhd(48) " "VHDL Process Statement warning at startup_timer.vhd(48): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_reg startup_timer.vhd(50) " "VHDL Process Statement warning at startup_timer.vhd(50): signal \"state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_start startup_timer.vhd(52) " "VHDL Process Statement warning at startup_timer.vhd(52): signal \"i_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg startup_timer.vhd(56) " "VHDL Process Statement warning at startup_timer.vhd(56): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg startup_timer.vhd(61) " "VHDL Process Statement warning at startup_timer.vhd(61): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012574 "|main|startup_timer:STARTUP_TIMER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_duty clock_divider_duty:SOUND_TEST " "Elaborating entity \"clock_divider_duty\" for hierarchy \"clock_divider_duty:SOUND_TEST\"" {  } { { "../src/main.vhd" "SOUND_TEST" { Text "C:/course_work/src/main.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647012580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst clock_divider_duty.vhd(28) " "VHDL Process Statement warning at clock_divider_duty.vhd(28): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012580 "|main|clock_divider_duty:SOUND_TEST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg clock_divider_duty.vhd(34) " "VHDL Process Statement warning at clock_divider_duty.vhd(34): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685647012580 "|main|clock_divider_duty:SOUND_TEST"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_muo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_muo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_muo " "Found entity 1: sld_ela_trigger_muo" {  } { { "db/sld_ela_trigger_muo.tdf" "" { Text "C:/course_work/prj/db/sld_ela_trigger_muo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647013137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647013137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_fir_filter_auto_signaltap_0_1_5041 " "Found entity 1: sld_reserved_fir_filter_auto_signaltap_0_1_5041" {  } { { "db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v" "" { Text "C:/course_work/prj/db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647013293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647013293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2i84 " "Found entity 1: altsyncram_2i84" {  } { { "db/altsyncram_2i84.tdf" "" { Text "C:/course_work/prj/db/altsyncram_2i84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "C:/course_work/prj/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/course_work/prj/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/course_work/prj/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/course_work/prj/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "C:/course_work/prj/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/course_work/prj/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/course_work/prj/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/course_work/prj/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/course_work/prj/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647014780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647014780 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647015088 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685647015173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.01.22:16:57 Progress: Loading sldb2886bd5/alt_sld_fab_wrapper_hw.tcl " "2023.06.01.22:16:57 Progress: Loading sldb2886bd5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647017050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647018168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647018235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647019055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647019130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647019191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647019268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647019271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647019271 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685647019939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2886bd5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb2886bd5/alt_sld_fab.v" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647020089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647020143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647020151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647020192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020251 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647020251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685647020295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647020295 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ssm2603_controller:SSM2603_CONTROLLER\|io_scl~synth " "Node \"ssm2603_controller:SSM2603_CONTROLLER\|io_scl~synth\"" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685647021410 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685647021410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647021462 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sound_master:SOUND_IO\|lrc_reg Low " "Register sound_master:SOUND_IO\|lrc_reg will power up to Low" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 94 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685647021539 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1685647021539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685647021578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_34_56MHz 13 " "Ignored 13 assignments for entity \"pll_34_56MHz\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1685647021589 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_34_56MHz_0002 317 " "Ignored 317 assignments for entity \"pll_34_56MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1685647021589 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 191 193 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 191 of its 193 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1685647022543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685647022575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685647022575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2057 " "Implemented 2057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685647022771 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685647022771 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685647022771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1958 " "Implemented 1958 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685647022771 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685647022771 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685647022771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685647022771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685647022790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  1 22:17:02 2023 " "Processing ended: Thu Jun  1 22:17:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685647022790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685647022790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685647022790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647022790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 31 s " "Quartus Prime Flow was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685647023486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685647023880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685647023881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  1 22:17:03 2023 " "Processing started: Thu Jun  1 22:17:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685647023881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685647023881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fir_filter -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fir_filter -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685647023881 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685647023951 ""}
{ "Info" "0" "" "Project  = fir_filter" {  } {  } 0 0 "Project  = fir_filter" 0 0 "Fitter" 0 0 1685647023951 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1685647023951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685647024053 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1685647024054 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "12 8 " "Parallel compilation is enabled for 12 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1685647024054 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685647024068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685647024094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685647024094 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1685647024162 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1685647024180 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685647024413 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685647024429 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685647024615 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685647024665 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685647031756 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G4 " "pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685647031880 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 67 global CLKCTRL_G6 " "pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 67 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685647031880 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685647031880 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk_50MHz~inputCLKENA0 841 global CLKCTRL_G5 " "i_clk_50MHz~inputCLKENA0 with 841 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685647031880 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_rst~inputCLKENA0 149 global CLKCTRL_G7 " "i_rst~inputCLKENA0 with 149 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1685647031880 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685647031880 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685647031880 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver i_rst~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver i_rst~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_rst PIN_AA14 " "Refclk input I/O pad i_rst is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1685647031880 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1685647031880 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1685647031880 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685647031880 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685647032596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685647032596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685647032596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685647032596 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685647032596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685647032603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk_50MHz " "Node: i_clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sound_master:SOUND_IO\|piso_register:PISO\|data_reg\[31\] i_clk_50MHz " "Register sound_master:SOUND_IO\|piso_register:PISO\|data_reg\[31\] is being clocked by i_clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685647032608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685647032608 "|main|i_clk_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider_duty:CLK_DIVIDER_DUTY\|ctr_reg\[1\] " "Node: clock_divider_duty:CLK_DIVIDER_DUTY\|ctr_reg\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ssm2603_controller:SSM2603_CONTROLLER\|state_reg.s_done clock_divider_duty:CLK_DIVIDER_DUTY\|ctr_reg\[1\] " "Register ssm2603_controller:SSM2603_CONTROLLER\|state_reg.s_done is being clocked by clock_divider_duty:CLK_DIVIDER_DUTY\|ctr_reg\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685647032608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685647032608 "|main|clock_divider_duty:CLK_DIVIDER_DUTY|ctr_reg[1]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685647032624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685647032625 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLK_PLL_SSM\|pll_12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLK_PLL_SSM\|pll_12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685647032626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLK_PLL_SOUND_IO\|pll_61_44mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: CLK_PLL_SOUND_IO\|pll_61_44mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685647032626 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1685647032626 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685647032626 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685647032627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685647032627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685647032627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685647032627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685647032670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685647032673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685647032681 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685647032685 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685647032685 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685647032687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685647032811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685647032814 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685647032814 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685647032905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685647035913 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685647036191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685647040797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685647045570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685647047876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685647047876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685647048971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/course_work/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685647053041 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685647053041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685647055353 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685647055353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685647055356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.15 " "Total time spent on timing analysis during the Fitter is 2.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685647057474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685647057528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685647058059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685647058060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685647058556 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685647063538 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685647063789 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_scl a permanently enabled " "Pin io_scl has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_scl } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_scl" } } } } { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/course_work/prj/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685647063799 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685647063799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/course_work/prj/output_files/main.fit.smsg " "Generated suppressed messages file C:/course_work/prj/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685647063945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7438 " "Peak virtual memory: 7438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685647064769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  1 22:17:44 2023 " "Processing ended: Thu Jun  1 22:17:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685647064769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685647064769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685647064769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685647064769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 47 s " "Quartus Prime Flow was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685647065437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685647065665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685647065665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  1 22:17:45 2023 " "Processing started: Thu Jun  1 22:17:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685647065665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685647065665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fir_filter -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fir_filter -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685647065665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685647066252 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685647071061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685647071443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  1 22:17:51 2023 " "Processing ended: Thu Jun  1 22:17:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685647071443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685647071443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685647071443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685647071443 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 48 s " "Quartus Prime Flow was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685647072118 ""}
