<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1755781165">
  <File Type="REPORTS-TCL" Name="clk_divider_1hz_reports.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="clk_divider_1hz_power_summary_routed.pb"/>
  <File Type="BITSTR-MMI" Name="clk_divider_1hz.mmi"/>
  <File Type="OPT-DRC" Name="clk_divider_1hz_drc_opted.rpt"/>
  <File Type="BG-DRC" Name="clk_divider_1hz.drc"/>
  <File Type="ROUTE-STATUS-PB" Name="clk_divider_1hz_route_status.pb"/>
  <File Type="BG-BGN" Name="clk_divider_1hz.bgn"/>
  <File Type="PLACE-UTIL" Name="clk_divider_1hz_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="clk_divider_1hz_utilization_placed.pb"/>
  <File Type="PLACE-IO" Name="clk_divider_1hz_io_placed.rpt"/>
  <File Type="BG-BIN" Name="clk_divider_1hz.bin"/>
  <File Type="PLACE-CTRL" Name="clk_divider_1hz_control_sets_placed.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="clk_divider_1hz_power_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="clk_divider_1hz.msk"/>
  <File Type="BITSTR-RBT" Name="clk_divider_1hz.rbt"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="clk_divider_1hz_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="clk_divider_1hz_timing_summary_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="clk_divider_1hz_route_status.rpt"/>
  <File Type="PA-TCL" Name="clk_divider_1hz.tcl"/>
  <File Type="ROUTE-PWR" Name="clk_divider_1hz_power_routed.rpt"/>
  <File Type="ROUTE-DRC" Name="clk_divider_1hz_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="clk_divider_1hz_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="clk_divider_1hz_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="clk_divider_1hz.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="clk_divider_1hz_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="clk_divider_1hz_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="clk_divider_1hz.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="clk_divider_1hz_methodology_drc_routed.pb"/>
  <File Type="ROUTE-SIMILARITY" Name="clk_divider_1hz_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="clk_divider_1hz.vdi"/>
  <File Type="ROUTE-CLK" Name="clk_divider_1hz_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="clk_divider_1hz_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="clk_divider_1hz_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="clk_divider_1hz_bus_skew_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="clk_divider_1hz_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="clk_divider_1hz_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="clk_divider_1hz_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="clk_divider_1hz_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="clk_divider_1hz_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="clk_divider_1hz.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="clk_divider_1hz_bus_skew_postroute_physopted.pb"/>
  <File Type="BITSTR-NKY" Name="clk_divider_1hz.nky"/>
  <File Type="BITSTR-BMM" Name="clk_divider_1hz_bd.bmm"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-HWDEF" Name="clk_divider_1hz.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="clk_divider_1hz_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DCP" Name="clk_divider_1hz_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="clk_divider_1hz_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="clk_divider_1hz_routed_bb.dcp"/>
  <File Type="ROUTE-TIMING-PB" Name="clk_divider_1hz_timing_summary_routed.pb"/>
  <File Type="OPT-DCP" Name="clk_divider_1hz_opt.dcp"/>
  <File Type="PLACE-DCP" Name="clk_divider_1hz_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="clk_divider_1hz_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="clk_divider_1hz_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="clk_divider_1hz_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="clk_divider_1hz_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="clk_divider_1hz_postroute_physopt_bb.dcp"/>
  <File Type="PDI-FILE" Name="clk_divider_1hz.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="clk_divider_1hz_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="clk_divider_1hz_pld.pdi"/>
  <File Type="RCFI_FILE" Name="clk_divider_1hz.rcfi"/>
  <File Type="CFI_FILE" Name="clk_divider_1hz.cfi"/>
  <File Type="RNPI_FILE" Name="clk_divider_1hz.rnpi"/>
  <File Type="NPI_FILE" Name="clk_divider_1hz.npi"/>
  <File Type="RBD_FILE" Name="clk_divider_1hz.rbd"/>
  <File Type="ROUTE-RQS" Name="clk_divider_1hz_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="clk_divider_1hz_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <File Type="MMI-FILE" Name="clk_divider_1hz.mmi"/>
  <File Type="BIF-FILE" Name="clk_divider_1hz.bif"/>
  <File Type="BOOT-BIF-FILE" Name="clk_divider_1hz_boot.bif"/>
  <File Type="PL-BIF-FILE" Name="clk_divider_1hz_pld.bif"/>
  <File Type="LTX-FILE" Name="clk_divider_1hz.ltx"/>
  <File Type="BOOT-LTX-FILE" Name="clk_divider_1hz_boot.ltx"/>
  <File Type="PL-LTX-FILE" Name="clk_divider_1hz_pld.ltx"/>
  <File Type="RCDO-FILE" Name="clk_divider_1hz.rcdo"/>
  <File Type="MARKER-RCDO-FILE" Name="clk_divider_1hz_markers.rcdo"/>
  <File Type="PL-RCDO-FILE" Name="clk_divider_1hz_pld.rcdo"/>
  <File Type="MARKER-RNPI-FILE" Name="clk_divider_1hz_markers.rnpi"/>
  <File Type="BOOT_RNPI_FILE" Name="clk_divider_1hz_boot.rnpi"/>
  <File Type="PL_RNPI_FILE" Name="clk_divider_1hz_pld.rnpi"/>
  <File Type="BOOT_MARKER_RNPI_FILE" Name="clk_divider_1hz_boot_markers.rnpi"/>
  <File Type="PL_MARKER_RNPI_FILE" Name="clk_divider_1hz_pld_markers.rnpi"/>
  <File Type="PL_MASK_RNPI_FILE" Name="clk_divider_1hz_pld_mask.rnpi"/>
  <File Type="PL_SHUTDOWN_RNPI_FILE" Name="clk_divider_1hz_pld_shutdown.rnpi"/>
  <File Type="PL_UNMASK_RNPI_FILE" Name="clk_divider_1hz_pld_unmask.rnpi"/>
  <File Type="PL-CLEAR-RCDO-FILE" Name="clk_divider_1hz_pld_clear.rcdo"/>
  <File Type="PL_MARKER_RCDO_FILE" Name="clk_divider_1hz_pld_markers.rcdo"/>
  <File Type="PL_MASK_RCDO_FILE" Name="clk_divider_1hz_pld_mask.rcdo"/>
  <File Type="PL_UNMASK_MARKER_RCDO_FILE" Name="clk_divider_1hz_pld_unmask_markers.rcdo"/>
  <File Type="PL_UNMASK_RCDO_FILE" Name="clk_divider_1hz_pld_unmask.rcdo"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/clk_divider_1hz.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="clk_divider_1hz"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/map.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/map.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/freq_div_100Mhz_to_1Hz_tb.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
