Oh no...

Cycle: 2
RARS instruction number: 3	Instruction: sll x10,x5,x6
Expected:	Register Write to Reg: 0x0A Val: 0x00000014
Got     :	Register Write to Reg: 0x0A Val: 0x00000007
Incorrect write

Cycle: 5
RARS instruction number: 6	Instruction: sll x13,x5,x6
Expected:	Register Write to Reg: 0x0D Val: 0x00000070
Got     :	Register Write to Reg: 0x0D Val: 0x0000000B
Incorrect write

Cycle: 8
RARS instruction number: 9	Instruction: sll x14,x5,x6
Expected:	Register Write to Reg: 0x0E Val: 0x00000400
Got     :	Register Write to Reg: 0x0E Val: 0x0000000B
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


