--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml idea_com.twx idea_com.ncd -o idea_com.twr idea_com.pcf
-ucf idea_hw.ucf

Design file:              idea_com.ncd
Physical constraint file: idea_com.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2607 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.559ns.
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_4 (SLICE_X35Y70.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_2 (FF)
  Destination:          clk_div_1/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_2 to clk_div_1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.XQ      Tcko                  0.591   clk_div_1/counter<2>
                                                       clk_div_1/counter_2
    SLICE_X36Y73.G4      net (fanout=3)        1.050   clk_div_1/counter<2>
    SLICE_X36Y73.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>_0
    SLICE_X36Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1
    SLICE_X36Y74.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>_0
    SLICE_X36Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1
    SLICE_X36Y75.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X36Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X36Y76.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y70.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y70.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (4.041ns logic, 3.518ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_7 (FF)
  Destination:          clk_div_1/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_7 to clk_div_1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.YQ      Tcko                  0.587   clk_div_1/counter<6>
                                                       clk_div_1/counter_7
    SLICE_X36Y75.G4      net (fanout=3)        1.215   clk_div_1/counter<7>
    SLICE_X36Y75.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X36Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X36Y76.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y70.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y70.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.777ns logic, 3.683ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_15 (FF)
  Destination:          clk_div_1/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_15 to clk_div_1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y75.YQ      Tcko                  0.587   clk_div_1/counter<14>
                                                       clk_div_1/counter_15
    SLICE_X36Y76.G1      net (fanout=3)        1.270   clk_div_1/counter<15>
    SLICE_X36Y76.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y70.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y70.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (3.647ns logic, 3.738ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_5 (SLICE_X35Y70.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_2 (FF)
  Destination:          clk_div_1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_2 to clk_div_1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.XQ      Tcko                  0.591   clk_div_1/counter<2>
                                                       clk_div_1/counter_2
    SLICE_X36Y73.G4      net (fanout=3)        1.050   clk_div_1/counter<2>
    SLICE_X36Y73.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>_0
    SLICE_X36Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1
    SLICE_X36Y74.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>_0
    SLICE_X36Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1
    SLICE_X36Y75.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X36Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X36Y76.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y70.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y70.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (4.041ns logic, 3.518ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_7 (FF)
  Destination:          clk_div_1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_7 to clk_div_1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.YQ      Tcko                  0.587   clk_div_1/counter<6>
                                                       clk_div_1/counter_7
    SLICE_X36Y75.G4      net (fanout=3)        1.215   clk_div_1/counter<7>
    SLICE_X36Y75.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X36Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X36Y76.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y70.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y70.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.777ns logic, 3.683ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_15 (FF)
  Destination:          clk_div_1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_15 to clk_div_1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y75.YQ      Tcko                  0.587   clk_div_1/counter<14>
                                                       clk_div_1/counter_15
    SLICE_X36Y76.G1      net (fanout=3)        1.270   clk_div_1/counter<15>
    SLICE_X36Y76.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y70.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y70.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (3.647ns logic, 3.738ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_6 (SLICE_X35Y71.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_2 (FF)
  Destination:          clk_div_1/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_2 to clk_div_1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.XQ      Tcko                  0.591   clk_div_1/counter<2>
                                                       clk_div_1/counter_2
    SLICE_X36Y73.G4      net (fanout=3)        1.050   clk_div_1/counter<2>
    SLICE_X36Y73.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>_0
    SLICE_X36Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1
    SLICE_X36Y74.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>_0
    SLICE_X36Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1
    SLICE_X36Y75.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X36Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X36Y76.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y71.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y71.CLK     Tsrck                 0.910   clk_div_1/counter<6>
                                                       clk_div_1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (4.041ns logic, 3.518ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_7 (FF)
  Destination:          clk_div_1/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_7 to clk_div_1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.YQ      Tcko                  0.587   clk_div_1/counter<6>
                                                       clk_div_1/counter_7
    SLICE_X36Y75.G4      net (fanout=3)        1.215   clk_div_1/counter<7>
    SLICE_X36Y75.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X36Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X36Y76.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y71.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y71.CLK     Tsrck                 0.910   clk_div_1/counter<6>
                                                       clk_div_1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.777ns logic, 3.683ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_15 (FF)
  Destination:          clk_div_1/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_15 to clk_div_1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y75.YQ      Tcko                  0.587   clk_div_1/counter<14>
                                                       clk_div_1/counter_15
    SLICE_X36Y76.G1      net (fanout=3)        1.270   clk_div_1/counter<15>
    SLICE_X36Y76.COUT    Topcyg                1.131   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X36Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X36Y77.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X36Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X36Y78.COUT    Tbyp                  0.130   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X36Y81.G4      net (fanout=2)        0.944   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X36Y81.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X35Y71.SR      net (fanout=16)       1.524   clk_div_1/counter_and0000
    SLICE_X35Y71.CLK     Tsrck                 0.910   clk_div_1/counter<6>
                                                       clk_div_1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (3.647ns logic, 3.738ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_18 (SLICE_X35Y77.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_18 (FF)
  Destination:          clk_div_1/counter_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_18 to clk_div_1/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y77.XQ      Tcko                  0.473   clk_div_1/counter<18>
                                                       clk_div_1/counter_18
    SLICE_X35Y77.F4      net (fanout=3)        0.333   clk_div_1/counter<18>
    SLICE_X35Y77.CLK     Tckf        (-Th)    -0.801   clk_div_1/counter<18>
                                                       clk_div_1/counter<18>_rt
                                                       clk_div_1/Mcount_counter_xor<18>
                                                       clk_div_1/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_24 (SLICE_X35Y80.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_24 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_24 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y80.XQ      Tcko                  0.473   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    SLICE_X35Y80.F4      net (fanout=3)        0.333   clk_div_1/counter<24>
    SLICE_X35Y80.CLK     Tckf        (-Th)    -0.801   clk_div_1/counter<24>
                                                       clk_div_1/counter<24>_rt
                                                       clk_div_1/Mcount_counter_xor<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_2 (SLICE_X35Y69.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_2 (FF)
  Destination:          clk_div_1/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_2 to clk_div_1/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.XQ      Tcko                  0.473   clk_div_1/counter<2>
                                                       clk_div_1/counter_2
    SLICE_X35Y69.F3      net (fanout=3)        0.348   clk_div_1/counter<2>
    SLICE_X35Y69.CLK     Tckf        (-Th)    -0.801   clk_div_1/counter<2>
                                                       clk_div_1/counter<2>_rt
                                                       clk_div_1/Mcount_counter_xor<2>
                                                       clk_div_1/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/CLK_OUT1/CLK
  Logical resource: clk_div_1/CLK_OUT/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_0/CK
  Location pin: SLICE_X35Y68.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_1/CK
  Location pin: SLICE_X35Y68.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.559|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2607 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   7.559ns{1}   (Maximum frequency: 132.293MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 13 11:36:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4526 MB



