# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
# Date created = 17:48:55  April 27, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		YoshiGame_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY display_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:48:55  APRIL 27, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.2 Lite Edition"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/walls_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/vga_sync.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/score_display.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/platforms.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/numbers_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/nes_controller.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/hearts_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/hearts_display.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/grounded.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/ghost_normal_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/ghost_crazy_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/gameover_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/gameover_display.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/game_state_machine.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/game_logo_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/game_logo_display.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/enemy_collision.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/eggs_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/eggs.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/display_top.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/blocks_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/binary2bcd.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/background_ghost_rom.v"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE "../../Yoshis-Nightmare/source/ghost_top.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/yoshi_ghost_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/yoshi_rom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/yoshi_sprite.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/ghost_bottom.v"
set_global_assignment -name VERILOG_FILE "../../Yoshis-Nightmare/source/ghost_crazy.v"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name VERILOG_INPUT_VERSION VERILOG_2001
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name SMART_RECOMPILE ON
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top