{"Source Block": ["zipcpu/rtl/core/idecode.v@417:435@HdlStmProcess", "\t\t\tif ((!OPT_LOCK)&&(w_lock))\n\t\t\t\to_illegal <= 1'b1;\n\t\tend\n\n\tinitial\to_gie = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_gie <= i_gie;\n\telse if (OPT_CIS)\n\tbegin\n\t\tif ((i_ce)&&(!o_phase))\n\t\t\to_gie <= i_gie;\n\tend else if (i_ce)\n\t\to_gie <= i_gie;\n\n\tinitial\to_pc = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_pc <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[422, "\talways @(posedge i_clk)\n"], [423, "\tif (i_reset)\n"], [424, "\t\to_gie <= i_gie;\n"], [425, "\telse if (OPT_CIS)\n"], [426, "\tbegin\n"], [427, "\t\tif ((i_ce)&&(!o_phase))\n"], [428, "\t\t\to_gie <= i_gie;\n"], [429, "\tend else if (i_ce)\n"], [430, "\t\to_gie <= i_gie;\n"]], "Add": []}}