5 11 101 47 *
8 /ptmp/covered/diags/verilog -t main -vcd fsm5.vcd -o fsm5.cdd -y lib -v fsm5.v -F main=state,next_state[1:0] -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm5.v 1 60 1
2 1 17 110015 2f 1 100c 0 0 1 1 clock
2 2 17 90015 47 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 17 3d0046 4 1 100c 0 0 3 1 next_state
2 4 17 2f0038 1 32 1004 0 0 2 1 STATE_IDLE
2 5 17 2a002d 1 0 21004 0 0 1 16 0 0
2 6 17 2a0038 1 31 1044 4 5 3 18 0 7 7 0 0 0
2 7 17 290039 1 26 1004 6 0 3 18 0 7 7 0 0 0
2 8 17 210039 6 1a 10cc 3 7 3 18 0 7 7 7 0 0
2 9 17 210025 2 1 100c 0 0 1 1 reset
2 10 17 210046 6 19 100c 8 9 2 18 0 3 3 3 0 0
2 11 17 18001c 0 1 1410 0 0 2 1 state
2 12 17 180046 17 38 e 10 11
2 13 19 230026 3 1 100c 0 0 1 1 tail
2 14 19 230026 3 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 19 1a001e 3 1 100c 0 0 1 1 valid
2 16 19 1a001e 3 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 19 120015 3 1 100c 0 0 1 1 head
2 18 19 120015 3 29 1008 17 0 1 18 0 1 0 0 0 0
2 19 19 9000d 4 1 100c 0 0 2 1 state
2 20 19 9000d 4 29 1008 19 0 1 18 0 1 0 0 0 0
2 21 19 90015 6 2b 1008 18 20 1 18 0 1 0 0 0 0
2 22 19 9001e 6 2b 1008 16 21 1 18 0 1 0 0 0 0
2 23 19 90026 d 2b 100a 14 22 1 18 0 1 0 0 0 0
2 24 20 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 25 29 1b001b 5 0 1008 0 0 32 48 2 0
2 26 29 10001c 5 23 100c 0 25 1 18 0 1 0 0 0 0 next_state
2 27 29 7000c 0 1 1410 0 0 1 1 msg_ip
2 28 29 7001c 5 35 e 26 27
2 29 55 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 30 0 0 1 0 1004 0 0 32 48 0 0
2 31 0 0 6 0 1008 0 0 32 48 1 0
2 32 0 0 6 24 110e 30 31 2 18 0 3 0 0 0 0 next_state
2 33 0 0 5 1 100e 0 0 2 1 state
1 STATE_IDLE 9 0 c0000 1 0 1 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 10 0 c0000 1 0 1 0 2 17 1 0 0 0 0 0
1 STATE_DATA 11 0 c0000 1 0 1 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 12 0 c0000 1 0 1 0 2 17 3 0 0 0 0 0
1 clock 1 8 87000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 10 7000f 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 4 11 87000f 1 0 2 0 3 17 0 7 0 7 7 0
1 msg_ip 5 12 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 head 6 13 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 7 14 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 8 15 7000f 1 0 0 0 1 17 0 1 0 1 1 0
4 33 f 33 33
4 32 f 32 32
4 12 6 2 2
4 2 1 12 0
4 24 6 23 0
4 23 1 24 0
4 28 f 28 28
4 29 1 0 0
6 33 32 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 main.$u0 "main.$u0" fsm5.v 0 27 1
2 34 22 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 35 21 9000d d 1 100e 0 0 2 1 state
2 36 22 0 6 2d 114e 34 35 1 18 0 1 1 1 0 0
2 37 23 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 38 23 0 3 2d 120e 37 35 1 18 0 1 1 1 0 0
2 39 24 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 40 24 0 2 2d 1206 39 35 1 18 0 1 1 0 0 0
2 41 25 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 42 25 0 2 2d 120e 41 35 1 18 0 1 1 1 0 0
2 43 25 4a0053 1 32 1004 0 0 2 1 STATE_IDLE
2 44 25 450048 1 0 21004 0 0 1 16 0 0
2 45 25 450053 1 31 1044 43 44 3 18 0 7 7 0 0 0
2 46 25 440054 1 26 1004 45 0 3 18 0 7 7 0 0 0
2 47 25 36003f 1 32 1008 0 0 2 1 STATE_HEAD
2 48 25 310034 1 0 21008 0 0 1 16 1 0
2 49 25 31003f 1 31 1208 47 48 3 18 0 7 2 5 0 0
2 50 25 300040 1 26 1008 49 0 3 18 0 7 2 5 0 0
2 51 25 1f0040 1 1a 1104 46 50 3 18 0 7 7 0 0 0
2 52 25 28002b 1 1 1004 0 0 1 1 head
2 53 25 200024 1 1 1004 0 0 1 1 valid
2 54 25 20002b 1 8 1044 52 53 1 18 0 1 1 1 0 0
2 55 25 1f0054 1 19 1004 51 54 3 18 0 7 7 0 0 0
2 56 25 12001b 0 1 1410 0 0 3 1 next_state
2 57 25 120054 1 37 16 55 56
2 58 24 4a0053 0 32 1010 0 0 2 1 STATE_DATA
2 59 24 450048 0 0 21010 0 0 1 16 1 0
2 60 24 450053 0 31 1030 58 59 3 18 0 7 0 0 0 0
2 61 24 440054 0 26 1020 60 0 3 18 0 7 0 0 0 0
2 62 24 36003f 0 32 1010 0 0 2 1 STATE_TAIL
2 63 24 310034 0 0 21010 0 0 1 16 1 0
2 64 24 31003f 0 31 1030 62 63 3 18 0 7 0 0 0 0
2 65 24 300040 0 26 1020 64 0 3 18 0 7 0 0 0 0
2 66 24 1f0040 0 1a 1030 61 65 3 18 0 7 0 0 0 0
2 67 24 28002b 0 1 1010 0 0 1 1 tail
2 68 24 200024 0 1 1010 0 0 1 1 valid
2 69 24 20002b 0 8 1030 67 68 1 18 0 1 0 0 0 0
2 70 24 1f0054 0 19 1030 66 69 3 18 0 7 0 0 0 0
2 71 24 12001b 0 1 1410 0 0 3 1 next_state
2 72 24 120054 0 37 32 70 71
2 73 23 4a0053 1 32 1008 0 0 2 1 STATE_DATA
2 74 23 450048 1 0 21008 0 0 1 16 1 0
2 75 23 450053 1 31 1208 73 74 3 18 0 7 1 6 0 0
2 76 23 440054 1 26 1008 75 0 3 18 0 7 1 6 0 0
2 77 23 36003f 1 32 1008 0 0 2 1 STATE_TAIL
2 78 23 310034 1 0 21008 0 0 1 16 1 0
2 79 23 31003f 1 31 1208 77 78 3 18 0 7 0 7 0 0
2 80 23 300040 1 26 1008 79 0 3 18 0 7 0 7 0 0
2 81 23 1f0040 1 1a 1208 76 80 3 18 0 7 0 7 0 0
2 82 23 28002b 1 1 1018 0 0 1 1 tail
2 83 23 200024 1 1 1018 0 0 1 1 valid
2 84 23 20002b 1 8 1238 82 83 1 18 0 1 0 0 1 0
2 85 23 1f0054 1 19 1038 81 84 3 18 0 7 0 7 0 0
2 86 23 12001b 0 1 1410 0 0 3 1 next_state
2 87 23 120054 1 37 3a 85 86
2 88 22 4a0053 1 32 1004 0 0 2 1 STATE_IDLE
2 89 22 450048 1 0 21004 0 0 1 16 0 0
2 90 22 450053 1 31 1044 88 89 3 18 0 7 7 0 0 0
2 91 22 440054 1 26 1004 90 0 3 18 0 7 7 0 0 0
2 92 22 36003f 1 32 1008 0 0 2 1 STATE_HEAD
2 93 22 310034 1 0 21008 0 0 1 16 1 0
2 94 22 31003f 1 31 1208 92 93 3 18 0 7 2 5 0 0
2 95 22 300040 1 26 1008 94 0 3 18 0 7 2 5 0 0
2 96 22 1f0040 3 1a 110c 91 95 3 18 0 7 7 5 0 0
2 97 22 28002b 3 1 100c 0 0 1 1 head
2 98 22 200024 3 1 100c 0 0 1 1 valid
2 99 22 20002b 3 8 124c 97 98 1 18 0 1 1 1 1 0
2 100 22 1f0054 3 19 100c 96 99 3 18 0 7 7 5 0 0
2 101 22 12001b 0 1 1410 0 0 3 1 next_state
2 102 22 120054 3 37 e 100 101
4 57 0 0 0
4 42 0 57 0
4 72 0 0 0
4 40 0 72 42
4 87 0 0 0
4 38 0 87 40
4 102 0 0 0
4 36 11 102 38
3 1 main.$u1 "main.$u1" fsm5.v 0 53 1
3 1 main.$u2 "main.$u2" fsm5.v 0 58 1
2 103 56 9000c 1 0 21004 0 0 1 16 0 0
2 104 56 10005 0 1 1410 0 0 1 1 clock
2 105 56 1000c 1 37 16 103 104
2 106 57 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 107 57 b000b 1 0 1008 0 0 32 48 1 0
2 108 57 9000c 5d 2c 900a 107 0 32 18 0 ffffffff 0 0 0 0
2 109 57 17001b 2e 1 101c 0 0 1 1 clock
2 110 57 160016 2e 1b 102c 109 0 1 18 0 1 1 1 0 0
2 111 57 e0012 0 1 1410 0 0 1 1 clock
2 112 57 e001b 2e 37 3e 110 111
4 112 6 108 108
4 108 0 112 0
4 106 0 0 108
4 105 11 106 106
