<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>

<TITLE>Satellite Broadband Internet Consulting & Related Modem IP Cores Design </TITLE>
<META content="text/html; charset=utf-8" http-equiv=Content-Type>

<!- English Meta //-->
<meta name="abstract" content="Satellite Broadband Internet Modem IP Cores">
<meta content="author" name="markchen@xmail.net">
<meta name="keywords" content="Satellite, Broadband, Internet, Modem,Modulation, Demodulation, IC, IP core">
<meta name="description" content="Angelia designs satellite broadband Internet modem IP cores and provides technical and business consulting">


<link rel="stylesheet" href="../yyy_scripts/myscript/myscript_en.css" type="text/css">

  <script src="https://www.google.com/recaptcha/api.js" async defer></script>
  
  
   <script src="http://code.jquery.com/jquery-latest.min.js" type="text/javascript"></script>
   <script src="../zzzdropdownmenu/dropdown_styles/dropdown_script.js"></script>
   <link rel="stylesheet" href="../zzzdropdownmenu/dropdown_styles/dropdown_styles.css">

   <style type="text/css">
<!--
.STYLE2 {
	font-size: 16px;
	color: #000066;
}
.STYLE10 {color: #FFFFFF}
.STYLE11 {color: #0066CC}
.STYLE14 {color: #00FF00; font-weight: bold; }
.STYLE15 {color: #FFFF44}
-->
   </style>
   </head>

<BODY>
<table width="100%" border="0" align="center">
  <tr>
    <td><div align="center" style="color: #990000; font-weight: bold">
      <h1>My Modem IP Cores</h1>
    </div></td>
  </tr>
  <tr>
    <td><h2 align="center" style="color: #993300">Chip Design for Satellite Broadband Internet (Satnet) </h2>
      <p align="center">Mark Chen</p>
      <p align="center"> Started on 2018-03-31</p>
      <p>Integrated Circuits for Mobile, Broadband Satellite Internet Access System without satellite bases, for portable uses for single person, movable on any point of the earth.</p>
      <p>The chip will very likely to be developed with fpga technology.</p>
      <h3 style="color: #FF0000">Circuits have been designed and simulated using Mentor Graphics</h3>
      <p style="color: #FF0000">All circuits were constructed in 90 nm CMOS process using Cadence Virtuoso
        Suite and were simulated using Spectre.</p>
      <h3 style="color: #FF0000"> The technology TSMC 0.18um MMRF CMOS process with a power supply of +/-
        0.9v.</h3>
      <h3 style="color: #FF0000">DVB-S2X IP integrated into FPGA </h3>
      <p style="color: #FF0000">&nbsp;</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h2 align="left" style="color: #993300">DVBS2 MODULATOR CORE</h2></td>
  </tr>
  <tr>
    <td><p>DVBS2 MODULATOR CORE, data sheet <a href="000terminals_indoorunits_modems_chips_part3_modulator_ipcore_MW_DVBS2.pdf" target="_blank">000terminals_indoorunits_modems_chips_part3_modulator_ipcore_MW_DVBS2.pdf</a></p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h1><a>Deliverables</a></h1>
      <p>The RS-QPSK Modem IP Core includes:</p>
      <p> EDIF/NGC/QXP/VQM netlist for </p>
      <ol>
        <li>Xilinx Vivado/ISE, </li>
        <li>Intel (Altera) Quartus, </li>
        <li>Lattice Diamond or </li>
        <li>Microsemi (Actel) Libero SoC</li>
      </ol>
      <p>IP Core testbench scripts</p>
      <p>Design examples for:</p>
      <ol>
        <li>Xilinx, </li>
        <li>Intel (Altera), </li>
        <li>Lattice, and </li>
        <li>Microsemi (Actel) </li>
      </ol>
      <p>evaluation boards</p>
      <p>&nbsp;</p>
      <h1><a>IP Core Structure</a></h1>
      <p> RS-QPSK Modulator IP Core</p>
      <p><img src="pics/IPCoreblockdiagram1.png" width="1053" height="281"></p>
      <p>The RS-QPSK Modulator IP Core  block diagram</p>
      <p> The RS-QPSK Modulator consists of a  Reed-Solomon encoder and a BPSK/QPSK modulator.</p>
      <p>&nbsp;</p>
      <p>RS-QPSK Demodulator IP  Core</p>
      <p><img src="pics/IPCoreblockdiagram2.png" width="1063" height="314"></p>
      <p>The RS-QPSK Demodulator IP Core  block diagram</p>
      <p> The RS-QPSK Demodulator consists of a  BPSK/QPSK demodulator and a Reed-Solomon decoder.</p>
      <p>&nbsp;</p>
      <h1><a>Port Map</a></h1>
      <p>graphic symbol</p>
      <p><img src="pics/RS-QPSKModulatorportmap1.png" width="458" height="363"></p>
      <p>The RS-QPSK Modulator port map</p>
      <p>&nbsp;</p>
      <p>Ports of the RS-QPSK Modulator IP Core</p>
      <table width="1045" border="5" bordercolor="#0033CC">
        <tr>
          <td colspan="3" valign="top"><p><strong>RS-QPSK Modulator port map description</strong></p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>Port </p></td>
          <td width="102" valign="top"><p>Width </p></td>
          <td width="761" valign="top"><p>Description </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>iclk </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="761" valign="top"><p>The main    system clock. The IP Core operates on the rising    edge of iclk. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>idat </p></td>
          <td width="102" valign="top"><p>8 </p></td>
          <td width="761" valign="top"><p>Input (information) data. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>idiffen </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="761" valign="top"><p>Enables    differential encoding. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>ifreq </p></td>
          <td width="102" valign="top"><p>32 </p></td>
          <td width="761" valign="top"><p>Output intermediate frequency. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>igain </p></td>
          <td width="102" valign="top"><p>16 </p></td>
          <td width="761" valign="top"><p>Output gain control. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>imod </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="761" valign="top"><p>Modulation: </p>
            <p>0    - BPSK <br>
              1 - QPSK </p></td>
        </tr>
      </table>
      <p>&nbsp;</p>
      <table border="3" cellspacing="0" cellpadding="0">
        <tr>
          <td width="153" valign="top"><p>imux_mode </p></td>
          <td width="102" valign="top"><p>2 </p></td>
          <td width="793" valign="top"><p>Data mux mode: <br>
            0 - RS Coder + SYNCBYTE </p>
            <ol>
              <li>- SYNCBYTE only </li>
              <li>- Direct access </li>
            </ol></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>irdy </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="793" valign="top"><p>Modulator    output data request. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>irst </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="793" valign="top"><p>The IP Core synchronously reset when irst is asserted high. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>isample </p></td>
          <td width="102" valign="top"><p>32 </p></td>
          <td width="793" valign="top"><p>Bandwidth    control (symbol rate): 
            0.01% to 25% of iclk. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>iscram </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="793" valign="top"><p>Enables    internal data scrambler. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>odati odatq </p></td>
          <td width="102" valign="top"><p>W_DAC </p></td>
          <td width="793" valign="top"><p>Modulator    complex IQ output at baseband or    at intermediate frequency. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>ordy </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="793" valign="top"><p>Ready to accept input data. </p></td>
        </tr>
        <tr>
          <td width="153" valign="top"><p>ordysop </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="793" valign="top"><p>Ready to accept <strong>isop </strong>and start new RS block. </p></td>
        </tr>
      </table>
      <p>&nbsp;</p>
      <p>graphic symbol</p>
      <p><img src="pics/RS-QPSKDemodulatorportmap1.jpg" width="457" height="652"></p>
      <p>The RS-QPSK Demodulator port map</p>
      <p>&nbsp;</p>
      <table border="3" cellspacing="0" cellpadding="0">
        <tr>
          <td colspan="3" valign="top"><p><strong>The RS-QPSK Demodulator port map description</strong></p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>Port </p></td>
          <td width="101" valign="top"><p>Width </p></td>
          <td width="678" valign="top"><p>Description </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>iclk </p></td>
          <td width="101" valign="top"><p>1 </p></td>
          <td width="678" valign="top"><p>System clock frequency </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>idati </p></td>
          <td width="101" valign="top"><p>W_ADC </p></td>
          <td width="678" valign="top"><p>Input data    (I-channel) at zero IF </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>idatq </p></td>
          <td width="101" valign="top"><p>W_ADC </p></td>
          <td width="678" valign="top"><p>Input data    (Q-channel) at zero IF </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>idiffen </p></td>
          <td width="101" valign="top"><p>1 </p></td>
          <td width="678" valign="top"><p>Enables    differential encoding </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>imixer_freq </p></td>
          <td width="101" valign="top"><p>32 </p></td>
          <td width="678" valign="top"><p>Setup input intermediate frequency </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>imod </p></td>
          <td width="101" valign="top"><p>1 </p></td>
          <td width="678" valign="top"><p>Set modulation    scheme (0- BPSK / 1-QPSK) </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>imux_mode </p></td>
          <td width="101" valign="top"><p>2 </p></td>
          <td width="678" valign="top"><p>Data mux mode: <br>
            0 - RS Coder + SYNCBYTE </p>
            <ol>
              <li>- SYNCBYTE only </li>
              <li>- Direct access </li>
            </ol></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>ingc1_ref </p></td>
          <td width="101" valign="top"><p>10 </p></td>
          <td width="678" valign="top"><p>Setting the    reference level of external    AGC </p></td>
        </tr>
      </table>
      <table border="3" cellspacing="0" cellpadding="0">
        <tr>
          <td width="207" valign="top"><p>ingc2_gain </p></td>
          <td width="102" valign="top"><p>8 </p></td>
          <td width="680" valign="top"><p>Adjust the    speed of adjustment of internal AGC </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>ingc2_max </p></td>
          <td width="102" valign="top"><p>16 </p></td>
          <td width="680" valign="top"><p>Set maximum    level of AGC </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>ingc2_min </p></td>
          <td width="102" valign="top"><p>16 </p></td>
          <td width="680" valign="top"><p>Set minimum    level of AGC </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>ingc2_ref </p></td>
          <td width="102" valign="top"><p>10 </p></td>
          <td width="680" valign="top"><p>Setting the    reference level of internal    AGC </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>ingc3_lag </p></td>
          <td width="102" valign="top"><p>3 </p></td>
          <td width="680" valign="top"><p>Setting the    reference level of internal    AGC </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>ingc3_ref </p></td>
          <td width="102" valign="top"><p>8 </p></td>
          <td width="680" valign="top"><p>Setting the    reference level of internal    AGC </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_lag </p></td>
          <td width="102" valign="top"><p>5 </p></td>
          <td width="680" valign="top"><p>Selecting    band loop filter to adjust carrier frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_lead </p></td>
          <td width="102" valign="top"><p>5 </p></td>
          <td width="680" valign="top"><p>Selecting    band loop filter to adjust carrier frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_limit </p></td>
          <td width="102" valign="top"><p>5 </p></td>
          <td width="680" valign="top"><p>Setting the    range of changes to adjust carrier frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_wen </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>Enables the    loop filter to adjust carrier frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_lag </p></td>
          <td width="102" valign="top"><p>5 </p></td>
          <td width="680" valign="top"><p>Selecting    band loop filter to adjust symbol frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_lead </p></td>
          <td width="102" valign="top"><p>5 </p></td>
          <td width="680" valign="top"><p>Selecting    band loop filter to adjust symbol frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_limit </p></td>
          <td width="102" valign="top"><p>5 </p></td>
          <td width="680" valign="top"><p>Setting the    range of changes to adjust symbol frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irecoverc_wen </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>Enables the    loop filter to adjust symbol frequency </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>iresampler_cicgain </p></td>
          <td width="102" valign="top"><p>6 </p></td>
          <td width="680" valign="top"><p>CIC Filter    gain control </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>iresampler_div </p></td>
          <td width="102" valign="top"><p>12 </p></td>
          <td width="680" valign="top"><p>CIC Filter    decimation ratio </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>irst </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>The IP Core synchronously reset when irst is asserted high.</p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>iscram </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>Enables    internal data scrambler. </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>odat </p></td>
          <td width="102" valign="top"><p>8 </p></td>
          <td width="680" valign="top"><p>Output    (Information) data </p></td>
        </tr>
        <tr>
          <td width="207" valign="top"><p>odati </p></td>
          <td width="102" valign="top"><p>8 </p></td>
          <td width="680" valign="top"><p>Output    constellation (I- channel) </p></td>
        </tr>
      </table>
      <table border="3" cellspacing="0" cellpadding="0">
        <tr>
          <td width="209" valign="top"><p>odatq </p></td>
          <td width="102" valign="top"><p>8 </p></td>
          <td width="680" valign="top"><p>Output    constellation (Q- channel) </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>odatval </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>odat valid signal </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>ongc1_det </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>External AGC    detector output </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>orecoverc_acc </p></td>
          <td width="102" valign="top"><p>32 </p></td>
          <td width="680" valign="top"><p>Carrier    frequency error value </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>orecoverc_lock </p></td>
          <td width="102" valign="top"><p>2 </p></td>
          <td width="680" valign="top"><p>Carrier    frequency lock indicator </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>ors_decfail </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>RS Codec    decoding failed </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>ors_numerr </p></td>
          <td width="102" valign="top"><p>4 </p></td>
          <td width="680" valign="top"><p>RS Codec    number of detected errors in single block </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>osop </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>RS Codec    start of decoding block </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>osync </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>0x47 preamble correct acquisition </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>osyncerr </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>Error in    preamble acquisition </p></td>
        </tr>
        <tr>
          <td width="209" valign="top"><p>oval </p></td>
          <td width="102" valign="top"><p>1 </p></td>
          <td width="680" valign="top"><p>odati/odatq    valid signal </p></td>
        </tr>
      </table></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h1>&nbsp;</h1>
      <h1><a>IP Core Parameters</a></h1>
      <table border="3" cellspacing="0" cellpadding="0">
        <tr>
          <td colspan="2" valign="top"><p><strong>RS-QPSK Modem IP Core    parameters description</strong></p></td>
        </tr>
        <tr>
          <td width="229" valign="top"><p>Parameter </p></td>
          <td width="764" valign="top"><p>Description </p></td>
        </tr>
        <tr>
          <td width="229" valign="top"><p><strong>W_ADC</strong></p></td>
          <td width="764" valign="top"><p><strong>ADC Width</strong>. Width of the    Demodulator input samples from ADC (<strong>idati/idatq</strong>). </p></td>
        </tr>
        <tr>
          <td width="229" valign="top"><p><strong>W_DAC</strong></p></td>
          <td width="764" valign="top"><p><strong>DAC Width</strong>. Width of the    Modulator output samples to DAC (<strong>odati/odatq</strong>). </p></td>
        </tr>
        <tr>
          <td width="229" valign="top"><p><strong>RS(N, K)</strong></p></td>
          <td width="764" valign="top"><p><strong>Reed-Solomon Codec</strong>. Information block    length <strong>K </strong>and coded block length <strong>N </strong>of Reed-Solomon Codec. </p></td>
        </tr>
      </table></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h1><a>Port Parameters Setting</a></h1>
      <p>Some input ports that control the IP Core  operation need to be set to suit custom configuration.</p>
      <p><img src="pics/PortParameters1.png" width="869" height="847"></p>
      <p><img src="pics/PortParameters2.png" width="786" height="217"></p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h1><a>Performance and Resource  Utilization</a></h1>
      <p>The values were obtained by automated  characterization, using standard tool flow options and the floorplanning script  delivered with the IP Core. The IP Core fully supports all Xilinx and Altera  FPGA families, including Spartan, Zynq, Artix, Kintex, Virtex, Cyclone, Arria,  MAX, Stratix. </p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><table border="3" cellspacing="0" cellpadding="0">
      <tr>
        <td colspan="5" valign="top"><p><strong> RS-QPSK Modulator performance</strong></p></td>
      </tr>
      <tr>
        <td width="182" rowspan="2" valign="top"><p><strong>IP    Core parameters</strong></p></td>
        <td colspan="4" valign="top"><p><strong>FPGA type</strong></p></td>
      </tr>
      <tr>
        <td width="279" valign="top"><p><strong>Resource</strong></p></td>
        <td colspan="3" valign="top"><p><strong>Speed grade, maximal system frequency</strong></p></td>
      </tr>
      <tr>
        <td width="182" rowspan="3" valign="top"><p>W_DAC =    10 <br>
          RS (204, 188) </p></td>
        <td colspan="4" valign="top"><p>Altera    Cyclone V 5CEFA7 </p></td>
      </tr>
      <tr>
        <td width="279" rowspan="2" valign="top"><p>1042 ALMs    (1%) <br>
          1 M10K RAM block (1%) <br>
          12 DSP    (18x18) (8%) </p></td>
        <td width="166" valign="top"><p>-8, Fmax </p></td>
        <td width="137" valign="top"><p>-7, Fmax </p></td>
        <td width="221" valign="top"><p>-6, Fmax </p></td>
      </tr>
      <tr>
        <td width="166" valign="top"><p>154.0 MHz <br>
          70.0 Mbps </p></td>
        <td width="137" valign="top"><p>175.0 MHz <br>
          80.0 Mbps </p></td>
        <td width="221" valign="top"><p>205.0 MHz <br>
          93.0 Mbps </p></td>
      </tr>
      <tr>
        <td width="182" rowspan="3" valign="top"><p>W_DAC =    10 <br>
          RS (204, 188) </p></td>
        <td colspan="4" valign="top"><p>Xilinx    Virtex-7 XC7VX330T </p></td>
      </tr>
      <tr>
        <td width="279" rowspan="2" valign="top"><p>416 Slices    (1%) <br>
          1 18K RAM blocks (1%) <br>
          12 DSP    (18x18) (2%) </p></td>
        <td width="166" valign="top"><p>-1, Fmax </p></td>
        <td width="137" valign="top"><p>-2, Fmax </p></td>
        <td width="221" valign="top"><p>-3, Fmax </p></td>
      </tr>
      <tr>
        <td width="166" valign="top"><p>282.0 MHz <br>
          129.0 Mbps </p></td>
        <td width="137" valign="top"><p>360.0 MHz <br>
          165.0 Mbps </p></td>
        <td width="221" valign="top"><p>380.0 MHz <br>
          174.0 Mbps </p></td>
      </tr>
    </table></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">&nbsp;</p>
      <table border="3" cellspacing="0" cellpadding="0">
        <tr>
          <td colspan="5" valign="top"><p><strong>RS-QPSK Demodulator performance</strong></p></td>
        </tr>
        <tr>
          <td width="183" rowspan="2" valign="top"><p><strong>IP    Core parameters</strong></p></td>
          <td colspan="4" valign="top"><p><strong>FPGA type</strong></p></td>
        </tr>
        <tr>
          <td width="286" valign="top"><p><strong>Resource</strong></p></td>
          <td colspan="3" valign="top"><p><strong>Speed grade, maximal system frequency</strong></p></td>
        </tr>
        <tr>
          <td width="183" rowspan="3" valign="top"><p>W_ADC = 10 <br>
            RS (204, 188) </p></td>
          <td colspan="4" valign="top"><p>Altera    Cyclone V 5CEFA7 </p></td>
        </tr>
        <tr>
          <td width="286" rowspan="2" valign="top"><p>3655 ALMs    (7%) <br>
            5 M10K RAM block (1%) <br>
            14 DSP    (18x18) (9%) </p></td>
          <td width="165" valign="top"><p>-8, Fmax </p></td>
          <td width="131" valign="top"><p>-7, Fmax </p></td>
          <td width="226" valign="top"><p>-6, Fmax </p></td>
        </tr>
        <tr>
          <td width="165" valign="top"><p>119.0 MHz <br>
            54.0 Mbps </p></td>
          <td width="131" valign="top"><p>135.0 MHz <br>
            61.0 Mbps </p></td>
          <td width="226" valign="top"><p>152.0 MHz <br>
            69.0 Mbps </p></td>
        </tr>
        <tr>
          <td width="183" rowspan="3" valign="top"><p>W_ADC = 10 <br>
            RS (204, 188) </p></td>
          <td colspan="4" valign="top"><p>Xilinx    Virtex-7 XC7VX330T </p></td>
        </tr>
        <tr>
          <td width="286" rowspan="2" valign="top"><p>2075 Slices (5%) <br>
            5 18K RAM blocks (1%) <br>
            14 DSP    (18x18) (2%) </p></td>
          <td width="165" valign="top"><p>-1, Fmax </p></td>
          <td width="131" valign="top"><p>-2, Fmax </p></td>
          <td width="226" valign="top"><p>-3, Fmax </p></td>
        </tr>
        <tr>
          <td width="165" valign="top"><p>189.0 MHz <br>
            86.0 Mbps </p></td>
          <td width="131" valign="top"><p>222.0 MHz <br>
            101.0 Mbps </p></td>
          <td width="226" valign="top"><p>245.0 MHz <br>
            112.0 Mbps </p></td>
        </tr>
      </table>
      <p>&nbsp;</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
</table>
</BODY></HTML>