Classic Timing Analyzer report for InsCycOp
Tue Nov 24 16:40:23 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.764 ns                                       ; JMPmux                    ; Register:PC_reg|Output[4] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.483 ns                                       ; Register:PC_reg|Output[1] ; outputMux2[1]             ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.296 ns                                      ; Meminst                   ; outputMux2[4]             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.219 ns                                      ; PCload                    ; Register:PC_reg|Output[4] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[0] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[0] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[1] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[0] ; Register:PC_reg|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[1] ; Register:PC_reg|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[0] ; Register:PC_reg|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[2] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[3] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[1] ; Register:PC_reg|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[0] ; Register:PC_reg|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[2] ; Register:PC_reg|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:IR_reg|Output[0] ; Register:PC_reg|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:IR_reg|Output[4] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:IR_reg|Output[1] ; Register:PC_reg|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:IR_reg|Output[2] ; Register:PC_reg|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:IR_reg|Output[3] ; Register:PC_reg|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[3] ; Register:PC_reg|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[1] ; Register:PC_reg|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[0] ; Register:PC_reg|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[2] ; Register:PC_reg|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Register:PC_reg|Output[4] ; Register:PC_reg|Output[4] ; Clock      ; Clock    ; None                        ; None                      ; 0.629 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+------------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                        ; To Clock ;
+-------+--------------+------------+------------+---------------------------+----------+
; N/A   ; None         ; 4.764 ns   ; JMPmux     ; Register:PC_reg|Output[0] ; Clock    ;
; N/A   ; None         ; 4.764 ns   ; JMPmux     ; Register:PC_reg|Output[1] ; Clock    ;
; N/A   ; None         ; 4.764 ns   ; JMPmux     ; Register:PC_reg|Output[2] ; Clock    ;
; N/A   ; None         ; 4.764 ns   ; JMPmux     ; Register:PC_reg|Output[3] ; Clock    ;
; N/A   ; None         ; 4.764 ns   ; JMPmux     ; Register:PC_reg|Output[4] ; Clock    ;
; N/A   ; None         ; 4.532 ns   ; inputIR[3] ; Register:IR_reg|Output[3] ; Clock    ;
; N/A   ; None         ; 4.396 ns   ; inputIR[7] ; Register:IR_reg|Output[7] ; Clock    ;
; N/A   ; None         ; 4.098 ns   ; inputIR[4] ; Register:IR_reg|Output[4] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[0] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[1] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[2] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[3] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[4] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[5] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[6] ; Clock    ;
; N/A   ; None         ; 3.895 ns   ; IRload     ; Register:IR_reg|Output[7] ; Clock    ;
; N/A   ; None         ; 3.792 ns   ; inputIR[2] ; Register:IR_reg|Output[2] ; Clock    ;
; N/A   ; None         ; 3.549 ns   ; inputIR[1] ; Register:IR_reg|Output[1] ; Clock    ;
; N/A   ; None         ; 3.444 ns   ; inputIR[6] ; Register:IR_reg|Output[6] ; Clock    ;
; N/A   ; None         ; 3.250 ns   ; inputIR[5] ; Register:IR_reg|Output[5] ; Clock    ;
; N/A   ; None         ; 3.235 ns   ; inputIR[0] ; Register:IR_reg|Output[0] ; Clock    ;
; N/A   ; None         ; 0.467 ns   ; PCload     ; Register:PC_reg|Output[0] ; Clock    ;
; N/A   ; None         ; 0.467 ns   ; PCload     ; Register:PC_reg|Output[1] ; Clock    ;
; N/A   ; None         ; 0.467 ns   ; PCload     ; Register:PC_reg|Output[2] ; Clock    ;
; N/A   ; None         ; 0.467 ns   ; PCload     ; Register:PC_reg|Output[3] ; Clock    ;
; N/A   ; None         ; 0.467 ns   ; PCload     ; Register:PC_reg|Output[4] ; Clock    ;
+-------+--------------+------------+------------+---------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+---------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To            ; From Clock ;
+-------+--------------+------------+---------------------------+---------------+------------+
; N/A   ; None         ; 8.483 ns   ; Register:PC_reg|Output[1] ; outputMux2[1] ; Clock      ;
; N/A   ; None         ; 8.263 ns   ; Register:PC_reg|Output[0] ; outputMux2[0] ; Clock      ;
; N/A   ; None         ; 8.154 ns   ; Register:PC_reg|Output[2] ; outputMux2[2] ; Clock      ;
; N/A   ; None         ; 7.928 ns   ; Register:IR_reg|Output[0] ; outputIR[0]   ; Clock      ;
; N/A   ; None         ; 7.905 ns   ; Register:PC_reg|Output[4] ; outputMux2[4] ; Clock      ;
; N/A   ; None         ; 7.902 ns   ; Register:IR_reg|Output[5] ; outputIR[5]   ; Clock      ;
; N/A   ; None         ; 7.864 ns   ; Register:PC_reg|Output[3] ; outputMux2[3] ; Clock      ;
; N/A   ; None         ; 7.502 ns   ; Register:IR_reg|Output[1] ; outputIR[1]   ; Clock      ;
; N/A   ; None         ; 7.413 ns   ; Register:IR_reg|Output[1] ; outputMux2[1] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; Register:IR_reg|Output[4] ; outputIR[4]   ; Clock      ;
; N/A   ; None         ; 7.224 ns   ; Register:IR_reg|Output[4] ; outputMux2[4] ; Clock      ;
; N/A   ; None         ; 7.209 ns   ; Register:IR_reg|Output[0] ; outputMux2[0] ; Clock      ;
; N/A   ; None         ; 7.169 ns   ; Register:IR_reg|Output[5] ; IR[5]         ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; Register:IR_reg|Output[3] ; outputIR[3]   ; Clock      ;
; N/A   ; None         ; 7.125 ns   ; Register:IR_reg|Output[2] ; outputMux2[2] ; Clock      ;
; N/A   ; None         ; 6.907 ns   ; Register:IR_reg|Output[7] ; outputIR[7]   ; Clock      ;
; N/A   ; None         ; 6.881 ns   ; Register:IR_reg|Output[7] ; IR[7]         ; Clock      ;
; N/A   ; None         ; 6.856 ns   ; Register:IR_reg|Output[6] ; outputIR[6]   ; Clock      ;
; N/A   ; None         ; 6.846 ns   ; Register:IR_reg|Output[6] ; IR[6]         ; Clock      ;
; N/A   ; None         ; 6.843 ns   ; Register:IR_reg|Output[3] ; outputMux2[3] ; Clock      ;
; N/A   ; None         ; 6.770 ns   ; Register:IR_reg|Output[2] ; outputIR[2]   ; Clock      ;
+-------+--------------+------------+---------------------------+---------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+---------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To            ;
+-------+-------------------+-----------------+---------+---------------+
; N/A   ; None              ; 11.296 ns       ; Meminst ; outputMux2[4] ;
; N/A   ; None              ; 11.141 ns       ; Meminst ; outputMux2[1] ;
; N/A   ; None              ; 10.932 ns       ; Meminst ; outputMux2[0] ;
; N/A   ; None              ; 10.847 ns       ; Meminst ; outputMux2[2] ;
; N/A   ; None              ; 10.570 ns       ; Meminst ; outputMux2[3] ;
+-------+-------------------+-----------------+---------+---------------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                        ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------+----------+
; N/A           ; None        ; -0.219 ns ; PCload     ; Register:PC_reg|Output[0] ; Clock    ;
; N/A           ; None        ; -0.219 ns ; PCload     ; Register:PC_reg|Output[1] ; Clock    ;
; N/A           ; None        ; -0.219 ns ; PCload     ; Register:PC_reg|Output[2] ; Clock    ;
; N/A           ; None        ; -0.219 ns ; PCload     ; Register:PC_reg|Output[3] ; Clock    ;
; N/A           ; None        ; -0.219 ns ; PCload     ; Register:PC_reg|Output[4] ; Clock    ;
; N/A           ; None        ; -2.987 ns ; inputIR[0] ; Register:IR_reg|Output[0] ; Clock    ;
; N/A           ; None        ; -3.002 ns ; inputIR[5] ; Register:IR_reg|Output[5] ; Clock    ;
; N/A           ; None        ; -3.196 ns ; inputIR[6] ; Register:IR_reg|Output[6] ; Clock    ;
; N/A           ; None        ; -3.301 ns ; inputIR[1] ; Register:IR_reg|Output[1] ; Clock    ;
; N/A           ; None        ; -3.544 ns ; inputIR[2] ; Register:IR_reg|Output[2] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[0] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[1] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[2] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[3] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[4] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[5] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[6] ; Clock    ;
; N/A           ; None        ; -3.647 ns ; IRload     ; Register:IR_reg|Output[7] ; Clock    ;
; N/A           ; None        ; -3.850 ns ; inputIR[4] ; Register:IR_reg|Output[4] ; Clock    ;
; N/A           ; None        ; -4.148 ns ; inputIR[7] ; Register:IR_reg|Output[7] ; Clock    ;
; N/A           ; None        ; -4.284 ns ; inputIR[3] ; Register:IR_reg|Output[3] ; Clock    ;
; N/A           ; None        ; -4.516 ns ; JMPmux     ; Register:PC_reg|Output[0] ; Clock    ;
; N/A           ; None        ; -4.516 ns ; JMPmux     ; Register:PC_reg|Output[1] ; Clock    ;
; N/A           ; None        ; -4.516 ns ; JMPmux     ; Register:PC_reg|Output[2] ; Clock    ;
; N/A           ; None        ; -4.516 ns ; JMPmux     ; Register:PC_reg|Output[3] ; Clock    ;
; N/A           ; None        ; -4.516 ns ; JMPmux     ; Register:PC_reg|Output[4] ; Clock    ;
+---------------+-------------+-----------+------------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 24 16:40:23 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InsCycOp -c InsCycOp --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 380.08 MHz between source register "Register:PC_reg|Output[0]" and destination register "Register:PC_reg|Output[4]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.653 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg|Output[0]'
            Info: 2: + IC(0.364 ns) + CELL(0.495 ns) = 0.859 ns; Loc. = LCCOMB_X4_Y19_N18; Fanout = 2; COMB Node = 'Register:PC_reg|Output[0]~6'
            Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.939 ns; Loc. = LCCOMB_X4_Y19_N20; Fanout = 2; COMB Node = 'Register:PC_reg|Output[1]~8'
            Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.019 ns; Loc. = LCCOMB_X4_Y19_N22; Fanout = 2; COMB Node = 'Register:PC_reg|Output[2]~10'
            Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.099 ns; Loc. = LCCOMB_X4_Y19_N24; Fanout = 1; COMB Node = 'Register:PC_reg|Output[3]~12'
            Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.557 ns; Loc. = LCCOMB_X4_Y19_N26; Fanout = 1; COMB Node = 'Register:PC_reg|Output[4]~13'
            Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 1.653 ns; Loc. = LCFF_X4_Y19_N27; Fanout = 2; REG Node = 'Register:PC_reg|Output[4]'
            Info: Total cell delay = 1.289 ns ( 77.98 % )
            Info: Total interconnect delay = 0.364 ns ( 22.02 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.847 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N27; Fanout = 2; REG Node = 'Register:PC_reg|Output[4]'
                Info: Total cell delay = 1.628 ns ( 57.18 % )
                Info: Total interconnect delay = 1.219 ns ( 42.82 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.847 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg|Output[0]'
                Info: Total cell delay = 1.628 ns ( 57.18 % )
                Info: Total interconnect delay = 1.219 ns ( 42.82 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "Register:PC_reg|Output[0]" (data pin = "JMPmux", clock pin = "Clock") is 4.764 ns
    Info: + Longest pin to register delay is 7.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B9; Fanout = 5; PIN Node = 'JMPmux'
        Info: 2: + IC(6.046 ns) + CELL(0.740 ns) = 7.649 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg|Output[0]'
        Info: Total cell delay = 1.603 ns ( 20.96 % )
        Info: Total interconnect delay = 6.046 ns ( 79.04 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg|Output[0]'
        Info: Total cell delay = 1.628 ns ( 57.18 % )
        Info: Total interconnect delay = 1.219 ns ( 42.82 % )
Info: tco from clock "Clock" to destination pin "outputMux2[1]" through register "Register:PC_reg|Output[1]" is 8.483 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N21; Fanout = 3; REG Node = 'Register:PC_reg|Output[1]'
        Info: Total cell delay = 1.628 ns ( 57.18 % )
        Info: Total interconnect delay = 1.219 ns ( 42.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y19_N21; Fanout = 3; REG Node = 'Register:PC_reg|Output[1]'
        Info: 2: + IC(0.880 ns) + CELL(0.545 ns) = 1.425 ns; Loc. = LCCOMB_X1_Y19_N0; Fanout = 1; COMB Node = 'Multiplexer:mux2|oDat[1]~1'
        Info: 3: + IC(1.104 ns) + CELL(2.830 ns) = 5.359 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'outputMux2[1]'
        Info: Total cell delay = 3.375 ns ( 62.98 % )
        Info: Total interconnect delay = 1.984 ns ( 37.02 % )
Info: Longest tpd from source pin "Meminst" to destination pin "outputMux2[4]" is 11.296 ns
    Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 5; PIN Node = 'Meminst'
    Info: 2: + IC(6.157 ns) + CELL(0.521 ns) = 7.551 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'Multiplexer:mux2|oDat[4]~4'
    Info: 3: + IC(0.885 ns) + CELL(2.860 ns) = 11.296 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'outputMux2[4]'
    Info: Total cell delay = 4.254 ns ( 37.66 % )
    Info: Total interconnect delay = 7.042 ns ( 62.34 % )
Info: th for register "Register:PC_reg|Output[0]" (data pin = "PCload", clock pin = "Clock") is -0.219 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg|Output[0]'
        Info: Total cell delay = 1.628 ns ( 57.18 % )
        Info: Total interconnect delay = 1.219 ns ( 42.82 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.352 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; PIN Node = 'PCload'
        Info: 2: + IC(1.568 ns) + CELL(0.758 ns) = 3.352 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg|Output[0]'
        Info: Total cell delay = 1.784 ns ( 53.22 % )
        Info: Total interconnect delay = 1.568 ns ( 46.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Nov 24 16:40:23 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


