library verilog;
use verilog.vl_types.all;
entity cpu_with_cp0_tb is
end cpu_with_cp0_tb;
