read_verilog -sv ../top.v
synth -top top
write_blif -false a a blif.blif
write_verilog synth.v 
