 
****************************************
Report : constraint
        -all_violators
Design : pci_bridge32
Version: W-2024.09-SP2
Date   : Tue May  6 09:30:32 2025
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

   min_delay/hold ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[16]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[22]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[17]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[18]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[21]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[5]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[12]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[15]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[2]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[24]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[13]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[1]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[0]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[10]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[4]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[20]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[19]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[9]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[14]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[3]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[11]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[23]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[25]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[8]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[6]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[26]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[7]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[31]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[30]/D
                                0.19           0.01 f        -0.18  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[27]/D
                                0.19           0.01 f        -0.17  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[28]/D
                                0.19           0.01 f        -0.17  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[29]/D
                                0.19           0.01 f        -0.17  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[3]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[15]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[0]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[18]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[1]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[20]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[6]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[17]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[2]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[10]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[4]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[25]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[1]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[11]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[19]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[30]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[0]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[21]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[5]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[0]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[22]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[13]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[23]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[29]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[3]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[12]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[2]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[28]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[16]/D
                                0.18           0.05 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[7]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[9]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[14]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[26]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_we_o_reg/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[8]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[1]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[31]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[27]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[24]/D
                                0.18           0.06 f        -0.13  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[15]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[8]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[6]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[21]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[13]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[3]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[12]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[2]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[25]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[20]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[18]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[19]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[26]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[11]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[30]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[4]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[5]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[9]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[16]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[17]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[29]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[10]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[23]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[22]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[24]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[7]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[31]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[14]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[27]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[28]/D
                                0.18           0.06 f        -0.12  (VIOLATED)
   pci_target_unit/wishbone_master/first_wb_data_access_reg/D
                                0.17           0.12 f        -0.05  (VIOLATED)
   pci_target_unit/wishbone_master/reset_rty_cnt_reg/D
                                0.17           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_cyc_o_reg/D
                                0.18           0.16 f        -0.02  (VIOLATED)
   wbs_dat_o[29]                0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[9]                 0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[27]                0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[8]                 0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[28]                0.19           0.17 f        -0.02  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[0]/D
                                0.18           0.16 f        -0.02  (VIOLATED)
   wbs_dat_o[19]                0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[5]                 0.19           0.17 f        -0.02  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[3]/D
                                0.18           0.16 f        -0.02  (VIOLATED)
   wbs_dat_o[7]                 0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[11]                0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[26]                0.19           0.17 f        -0.02  (VIOLATED)
   pci_target_unit/fifos/pciw_fifo_ctrl/rclk_wgrey_addr_reg[2]/D
                                0.18           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[16]                0.19           0.17 f        -0.02  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[2]/D
                                0.18           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[23]                0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[20]                0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[6]                 0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[14]                0.19           0.17 f        -0.02  (VIOLATED)
   pci_target_unit/fifos/pcir_fifo_ctrl/wclk_rgrey_addr_reg[2]/D
                                0.18           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[3]                 0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[4]                 0.19           0.17 f        -0.02  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[8]/D
                                0.18           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[1]                 0.19           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[22]                0.19           0.17 f        -0.02  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[1]/D
                                0.18           0.17 f        -0.02  (VIOLATED)
   wbs_dat_o[15]                0.19           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[1]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wbs_dat_o[17]                0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[18]                0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[25]                0.19           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/wb_clk_inGreyCount_reg[1]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_pci_err_cs_8/sync_del_bit_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wbs_dat_o[24]                0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[2]                 0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[13]                0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[12]                0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[31]                0.19           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[0]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wbs_dat_o[10]                0.19           0.18 f        -0.01  (VIOLATED)
   wbs_dat_o[30]                0.19           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/del_sync/comp_rty_exp_clr_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[4]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wbs_dat_o[21]                0.19           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/pcir_fifo_ctrl/wclk_rgrey_addr_reg[1]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[3]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[2]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_isr_2/sync_del_bit_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   pci_target_unit/del_sync/comp_done_reg_clr_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   pci_target_unit/del_sync/comp_done_reg_main_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/pcir_fifo_ctrl/wclk_rgrey_addr_reg[0]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[7]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[6]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[2]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[5]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[3]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/wb_init_complete_out_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/wb_clk_inGreyCount_reg[0]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/del_sync/req_rty_exp_reg_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/del_sync/req_rty_exp_clr_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   wishbone_slave_unit/del_sync/comp_flush_out_reg/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_control_out_reg[1]/SE
                                0.12           0.11 r        -0.01  (VIOLATED)
   pci_target_unit/fifos/pciw_fifo_ctrl/rclk_wgrey_addr_reg[0]/D
                                0.18           0.17 f         0.00  (VIOLATED: increase significant digits)
   pci_target_unit/fifos/pciw_fifo_ctrl/rclk_wgrey_addr_reg[1]/D
                                0.18           0.17 f         0.00  (VIOLATED: increase significant digits)
   wishbone_slave_unit/del_sync/bc_out_reg[2]/D
                                0.18           0.18 f         0.00  (VIOLATED: increase significant digits)


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   pci_bridge32                 0.00       61410.65       -61410.65 (VIOLATED)


1
