{
    "defparam/defparam_depth_1_failure/no_arch": {
        "test_name": "defparam/defparam_depth_1_failure/no_arch",
        "verilog": "defparam_depth_1_failure.v",
        "exit": 1,
        "errors": [
            "Module `assg' referenced in module `simple_op' in cell `m2' does not have a parameter named 'width'."
        ]
    },
    "defparam/defparam_depth_1/no_arch": {
        "test_name": "defparam/defparam_depth_1/no_arch",
        "verilog": "defparam_depth_1.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 48.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.4,
        "Pi": 10,
        "Po": 10,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/defparam_depth_2/no_arch": {
        "test_name": "defparam/defparam_depth_2/no_arch",
        "verilog": "defparam_depth_2.v",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 61.2,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 58.2,
        "Pi": 10,
        "Po": 10,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/defparam_failure/no_arch": {
        "test_name": "defparam/defparam_failure/no_arch",
        "verilog": "defparam_failure.v",
        "exit": 1,
        "errors": [
            "defparam_failure.v:0 Can't find object for defparam `simple_op.m1.width`!"
        ]
    },
    "defparam/defparam/no_arch": {
        "test_name": "defparam/defparam/no_arch",
        "verilog": "defparam.v",
        "exit": 1,
        "errors": [
            "defparam.v:0 Can't find object for defparam `simple_op.m1.width`!"
        ]
    },
    "defparam/defparam_simple_failure/no_arch": {
        "test_name": "defparam/defparam_simple_failure/no_arch",
        "verilog": "defparam_simple_failure.v",
        "exit": 1,
        "errors": [
            "defparam_simple_failure.v:0 Can't find object for defparam `simple_op.m1.width`!"
        ]
    },
    "defparam/defparam_string/no_arch": {
        "test_name": "defparam/defparam_string/no_arch",
        "verilog": "defparam_string.v",
        "exit": 1,
        "errors": [
            "defparam_string.v:0 Can't find object for defparam `simple_op.msg`!"
        ]
    },
    "defparam/override_same_param_name/no_arch": {
        "test_name": "defparam/override_same_param_name/no_arch",
        "verilog": "override_same_param_name.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 35.4,
        "elaboration_time(ms)": 32.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 33.1,
        "Pi": 10,
        "Po": 7,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
