$date
	Thu Jun 13 10:10:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! r [7:0] $end
$var wire 1 " fz $end
$var wire 1 # fc $end
$var reg 3 $ op [2:0] $end
$var reg 8 % x [7:0] $end
$var reg 8 & y [7:0] $end
$var integer 32 ' test_idx [31:0] $end
$scope module UUT $end
$var wire 3 ( op_i [2:0] $end
$var wire 8 ) x_i [7:0] $end
$var wire 8 * y_i [7:0] $end
$var reg 1 # fc_o $end
$var reg 1 " fz_o $end
$var reg 8 + r_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 +
b1 *
b1 )
b0 (
b0 '
b1 &
b1 %
b0 $
0#
0"
b10 !
$end
#10
b100 !
b100 +
b1 $
b1 (
b11 &
b11 *
b111 %
b111 )
b1 '
#20
1"
b0 !
b0 +
b10 &
b10 *
b10 %
b10 )
b10 '
#30
0"
1#
b11111111 !
b11111111 +
b100 &
b100 *
b11 %
b11 )
b11 '
#40
1"
b0 !
b0 +
1#
b0 $
b0 (
b1 &
b1 *
b11111111 %
b11111111 )
b100 '
#50
b101 '
