#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 12 10:10:23 2020
# Process ID: 21728
# Current directory: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19700 C:\Users\abuba\Documents\POV Fan Project\POV_Project\POV_Project\VHDL Files\ESP_Communication\ESP_Communication.xpr
# Log file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/vivado.log
# Journal file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 723.852 ; gain = 101.578
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 790.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 814.965 ; gain = 24.238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 814.965 ; gain = 24.238
run 1 s
Failure: Test Complete
Time: 7079 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 7079 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 10:13:29 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 863.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 863.453 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 10067 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 10067 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 909.832 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 10:15:07 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 909.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 909.832 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 909.832 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 1597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 1597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 929.602 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 10:16:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Top_Level_TB/UUT/o_TX_DV}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Top_Level_TB/UUT/SPI_Read/o_TX_DV}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 929.602 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 10:30:34 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
current_wave_config {Untitled 5}
Untitled 5
log_wave {/Top_Level_TB/UUT/o_TX_DV} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/Top_Level_TB/UUT/o_TX_DV}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/Top_Level_TB/UUT/SPI_Read/o_TX_DV}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/Top_Level_TB/UUT/SPI_Read/o_Data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 929.602 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 10:40:33 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/Top_Level_TB/UUT/SPI_Read/r_TX_DV}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/Top_Level_TB/UUT/SPI_Read/o_TX_DV}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/Top_Level_TB/UUT/SPI_Read/r_Half_Clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 929.602 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 929.602 ; gain = 0.000
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 929.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 929.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.sim/sim_1/behav/xsim'
"xelab -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d36ae99bb712478ab3b90b9e2222c50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Slave [spi_slave_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
Failure: Test Complete
Time: 11597 ns  Iteration: 0  Process: /Top_Level_TB/Testing  File: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd
$finish called at time : 11597 ns : File "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/ESP_Communication/ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" Line 78
