digraph logic2867EB70304DA5D0 {
graph [label="logic2867EB70304DA5D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic2867EB70304DA5D0_p_402_in [label="p_402_in", shape=invhouse, color="#e4f1b2"];
logic2867EB70304DA5D0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic2867EB70304DA5D0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic2867EB70304DA5D0_p_412_out [label="p_412_out", shape=invhouse, color="#e4f1b2"];
logic2867EB70304DA5D0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic2867EB70304DA5D0_p_5_in409_in [label="p_5_in409_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic2867EB70304DA5D0_p_48_out49_out [label="p_48_out49_out", shape=house, color="#e4f1b2"];
}
N_194B10C0 [label="N_194B10C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out49_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out49_out ]\n\n#0:1\n", color="#bbebff"];
N_194B0A30 [label="N_194B0A30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_410_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_410_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_194B0B20 [label="N_194B0B20\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_408_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_408_in ]\n\n#0:1\n", color="#bbebff"];
N_194B0AD0 [label="N_194B0AD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_406_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_406_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_194B12F0 [label="N_194B12F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_403_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_403_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_194B0E40 [label="N_194B0E40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_401_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_401_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_194B0DA0 [label="N_194B0DA0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_400_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_400_in ]\n\n#0:1\n", color="#bbebff"];
N_194B0A30 -> N_194B10C0 [label="1", taillabel=<out[p_410_out]>, headlabel=<A>, headlabel=<#0:1>];
N_194B0B20 -> N_194B0A30 [label="1", taillabel=<out[p_408_in]>, headlabel=<B>, headlabel=<#0:1>];
N_194B0AD0 -> N_194B10C0 [label="1", taillabel=<out[p_406_out]>, headlabel=<B>, headlabel=<#0:1>];
N_194B0E40 -> N_194B0AD0 [label="1", taillabel=<out[p_407_in]>, headlabel=<B>, headlabel=<#0:1>];
N_194B12F0 -> N_194B10C0 [label="1", taillabel=<out[p_403_out]>, headlabel=<P_1D88F9B0>, headlabel=<#0:1>];
N_194B0E40 -> N_194B0A30 [label="1", taillabel=<out[p_407_in]>, headlabel=<P_1D8910F0>, headlabel=<#0:1>];
N_194B0DA0 -> N_194B0E40 [label="1", taillabel=<out[p_400_in]>, headlabel=<B>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_402_in -> N_194B12F0 [label="1", taillabel=<p_402_in>, headlabel=<B>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_402_in -> N_194B0DA0 [label="1", taillabel=<p_402_in>, headlabel=<in>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_13_in -> N_194B0E40 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_0_in -> N_194B12F0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_412_out -> N_194B0B20 [label="1", taillabel=<p_412_out>, headlabel=<in>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_412_out -> N_194B0AD0 [label="1", taillabel=<p_412_out>, headlabel=<A>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_23_in -> N_194B0A30 [label="1", taillabel=<p_23_in>, headlabel=<P_1D891090>, headlabel=<#0:1>];
logic2867EB70304DA5D0_p_5_in409_in -> N_194B0A30 [label="1", taillabel=<p_5_in409_in>, headlabel=<A>, headlabel=<#0:1>];
N_194B10C0 -> logic2867EB70304DA5D0_p_48_out49_out [label="1", taillabel=<out[p_48_out49_out]>, headlabel=<p_48_out49_out>, headlabel=<#0:1>];
}
