# Simple-ManualEstructuralSynthesis-Verilog
Estructural Synthesis made manually, creating logic gates with delay times and instanciating them in the main module. Flip flop  with memory, designed with two 2bit-Muxes 2x1 and two 1bit- Flip Flp D, which are designed with logic gates AND, NOT, OR.
