# Run configs
set ::env(PDK_ROOT) {/home/hosni/GF180/PnR_2//OpenLane/pdks}
set ::env(BASE_SDC_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/base.sdc}
set ::env(BOTTOM_MARGIN_MULT) {4}
set ::env(CARRY_SELECT_ADDER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/csa_map.v}
set ::env(CELLS_LEF) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lef/gf180mcu_fd_sc_mcu7t5v0.lef}
set ::env(CELL_PAD_EXCLUDE) {gf180mcu_fd_sc_mcu7t5v0__filltie_* gf180mcu_fd_sc_mcu7t5v0__filldecap_* gf180mcu_fd_sc_mcu7t5v0__fill_* gf180mcu_fd_sc_mcu7t5v0__endcap_*}
set ::env(CHECK_ASSIGN_STATEMENTS) {0}
set ::env(CHECK_UNMAPPED_CELLS) {1}
set ::env(CLOCK_BUFFER_FANOUT) {16}
set ::env(CLOCK_PERIOD) {30}
set ::env(CLOCK_PORT) {}
set ::env(CLOCK_TREE_SYNTH) {1}
set ::env(CLOCK_WIRE_RC_LAYER) {Metal4}
set ::env(CONFIGS) {general.tcl checkers.tcl synthesis.tcl floorplan.tcl cts.tcl placement.tcl routing.tcl extraction.tcl}
set ::env(CORE_AREA) {24 26 3145 4334}
set ::env(CTS_CLK_BUFFER_LIST) {gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 gf180mcu_fd_sc_mcu7t5v0__clkbuf_8}
set ::env(CTS_CLK_MAX_WIRE_LENGTH) {0}
set ::env(CTS_DISABLE_POST_PROCESSING) {0}
set ::env(CTS_DISTANCE_BETWEEN_BUFFERS) {0}
set ::env(CTS_MAX_CAP) {0.1}
set ::env(CTS_REPORT_TIMING) {0}
set ::env(CTS_ROOT_BUFFER) {gf180mcu_fd_sc_mcu7t5v0__clkbuf_20}
set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) {30}
set ::env(CTS_SINK_CLUSTERING_SIZE) {12}
set ::env(CTS_TARGET_SKEW) {200}
set ::env(CTS_TOLERANCE) {10}
set ::env(DATA_WIRE_RC_LAYER) {Metal2}
set ::env(DECAP_CELL) {gf180mcu_fd_sc_mcu7t5v0__fillcap_*}
set ::env(DEFAULT_MAX_TRAN) {3}
set ::env(DEF_UNITS_PER_MICRON) {2000}
set ::env(DESIGN_CONFIG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/config.tcl}
set ::env(DESIGN_IS_CORE) {1}
set ::env(DESIGN_NAME) {caravel_core}
set ::env(DETAILED_ROUTER) {tritonroute}
set ::env(DIE_AREA) {0 0 3170 4360}
set ::env(DIODE_CELL) {gf180mcu_fd_sc_mcu7t5v0__antenna}
set ::env(DIODE_CELL_PIN) {I}
set ::env(DIODE_INSERTION_STRATEGY) {3}
set ::env(DIODE_PADDING) {0}
set ::env(DPL_CELL_PADDING) {2}
set ::env(DRC_EXCLUDE_CELL_LIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/no_synth.cells}
set ::env(DRC_EXCLUDE_CELL_LIST_OPT) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/drc_exclude.cells}
set ::env(DRT_MIN_LAYER) {Metal1}
set ::env(DRT_OPT_ITERS) {64}
set ::env(ECO_ENABLE) {0}
set ::env(ECO_FINISH) {0}
set ::env(ECO_ITER) {0}
set ::env(ECO_SKIP_PIN) {1}
set ::env(EXTRA_GDS_FILES) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/user_project_wrapper.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/housekeeping.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../macros/simple_por/gds/simple_por.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/user_id_programming.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/spare_logic_block.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/mprj_io_buffer.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/gpio_defaults_block.gds  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/gds/gf180_ram_512x8_wrapper.gds}
set ::env(EXTRA_LEFS) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/user_project_wrapper_PnR.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/housekeeping.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../macros/simple_por/lef/simple_por.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/user_id_programming.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/spare_logic_block.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/mprj_io_buffer.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/gpio_defaults_block.lef  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/lef/gf180_ram_512x8_wrapper.lef}
set ::env(EXTRA_LIBS) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/gf180_ram_512x8_wrapper.lib  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../signoff/housekeeping/primetime-signoff/lib/tt/housekeeping.nom.lib  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../signoff/mprj_io_buffer/primetime-signoff/lib/tt/mprj_io_buffer.nom.lib}
set ::env(FILL_CELL) {gf180mcu_fd_sc_mcu7t5v0__fill_*}
set ::env(FP_ASPECT_RATIO) {1}
set ::env(FP_CORE_UTIL) {50}
set ::env(FP_DEF_TEMPLATE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/io.def}
set ::env(FP_ENDCAP_CELL) {gf180mcu_fd_sc_mcu7t5v0__endcap}
set ::env(FP_IO_HEXTEND) {2}
set ::env(FP_IO_HLAYER) {Metal3}
set ::env(FP_IO_HLENGTH) {4}
set ::env(FP_IO_HTHICKNESS_MULT) {2}
set ::env(FP_IO_MIN_DISTANCE) {5}
set ::env(FP_IO_MODE) {1}
set ::env(FP_IO_UNMATCHED_ERROR) {1}
set ::env(FP_IO_VEXTEND) {2}
set ::env(FP_IO_VLAYER) {Metal2}
set ::env(FP_IO_VLENGTH) {4}
set ::env(FP_IO_VTHICKNESS_MULT) {2}
set ::env(FP_PDN_AUTO_ADJUST) {1}
set ::env(FP_PDN_CHECK_NODES) {0}
set ::env(FP_PDN_CORE_RING) {1}
set ::env(FP_PDN_CORE_RING_HOFFSET) {0}
set ::env(FP_PDN_CORE_RING_HSPACING) {2}
set ::env(FP_PDN_CORE_RING_HWIDTH) {10}
set ::env(FP_PDN_CORE_RING_VOFFSET) {0}
set ::env(FP_PDN_CORE_RING_VSPACING) {2}
set ::env(FP_PDN_CORE_RING_VWIDTH) {10}
set ::env(FP_PDN_ENABLE_GLOBAL_CONNECTIONS) {1}
set ::env(FP_PDN_ENABLE_MACROS_GRID) {1}
set ::env(FP_PDN_ENABLE_RAILS) {1}
set ::env(FP_PDN_HOFFSET) {30.65}
set ::env(FP_PDN_HORIZONTAL_HALO) {-2}
set ::env(FP_PDN_HPITCH) {60}
set ::env(FP_PDN_HSPACING) {27}
set ::env(FP_PDN_HWIDTH) {3}
set ::env(FP_PDN_IRDROP) {1}
set ::env(FP_PDN_LOWER_LAYER) {Metal4}
set ::env(FP_PDN_MACRO_HOOKS) {mprj VDD VSS vdd vss  housekeeping VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM00 VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM01 VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM02 VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM03 VDD VSS VDD VSS  por_inst VDD VSS VDD VSS  user_id_value VDD VSS VDD VSS  gpio_buf VDD VSS VDD VSS  gpio_defaults_block_0 VDD VSS VDD VSS  gpio_defaults_block_1 VDD VSS VDD VSS  gpio_defaults_block_2 VDD VSS VDD VSS  gpio_defaults_block_3 VDD VSS VDD VSS  gpio_defaults_block_4 VDD VSS VDD VSS  gpio_defaults_block_5 VDD VSS VDD VSS  gpio_defaults_block_6 VDD VSS VDD VSS  gpio_defaults_block_7 VDD VSS VDD VSS  gpio_defaults_block_8 VDD VSS VDD VSS  gpio_defaults_block_9 VDD VSS VDD VSS  gpio_defaults_block_10 VDD VSS VDD VSS  gpio_defaults_block_11 VDD VSS VDD VSS  gpio_defaults_block_12 VDD VSS VDD VSS  gpio_defaults_block_13 VDD VSS VDD VSS  gpio_defaults_block_14 VDD VSS VDD VSS  gpio_defaults_block_15 VDD VSS VDD VSS  gpio_defaults_block_16 VDD VSS VDD VSS  gpio_defaults_block_17 VDD VSS VDD VSS  gpio_defaults_block_18 VDD VSS VDD VSS  gpio_defaults_block_19 VDD VSS VDD VSS  gpio_defaults_block_20 VDD VSS VDD VSS  gpio_defaults_block_21 VDD VSS VDD VSS  gpio_defaults_block_22 VDD VSS VDD VSS  gpio_defaults_block_23 VDD VSS VDD VSS  gpio_defaults_block_24 VDD VSS VDD VSS  gpio_defaults_block_25 VDD VSS VDD VSS  gpio_defaults_block_26 VDD VSS VDD VSS  gpio_defaults_block_27 VDD VSS VDD VSS  gpio_defaults_block_28 VDD VSS VDD VSS  gpio_defaults_block_29 VDD VSS VDD VSS  gpio_defaults_block_30 VDD VSS VDD VSS  gpio_defaults_block_31 VDD VSS VDD VSS  gpio_defaults_block_32 VDD VSS VDD VSS  gpio_defaults_block_33 VDD VSS VDD VSS  gpio_defaults_block_34 VDD VSS VDD VSS  gpio_defaults_block_35 VDD VSS VDD VSS  gpio_defaults_block_36 VDD VSS VDD VSS  gpio_defaults_block_37 VDD VSS VDD VSS  spare_logic[0] VDD VSS VDD VSS  spare_logic[1] VDD VSS VDD VSS  spare_logic[2] VDD VSS VDD VSS  spare_logic[3] VDD VSS VDD VSS}
set ::env(FP_PDN_RAILS_LAYER) {Metal1}
set ::env(FP_PDN_RAIL_OFFSET) {0}
set ::env(FP_PDN_RAIL_WIDTH) {0.6}
set ::env(FP_PDN_SKIPTRIM) {1}
set ::env(FP_PDN_UPPER_LAYER) {Metal5}
set ::env(FP_PDN_VERTICAL_HALO) {8}
set ::env(FP_PDN_VOFFSET) {3.5}
set ::env(FP_PDN_VPITCH) {80}
set ::env(FP_PDN_VSPACING) {19}
set ::env(FP_PDN_VWIDTH) {3}
set ::env(FP_SIZING) {absolute}
set ::env(FP_TAPCELL_DIST) {20}
set ::env(FP_TAP_HORIZONTAL_HALO) {10}
set ::env(FP_TAP_VERTICAL_HALO) {10}
set ::env(FP_WELLTAP_CELL) {gf180mcu_fd_sc_mcu7t5v0__filltie}
set ::env(FULL_ADDER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/fa_map.v}
set ::env(GDS_FILES) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/gds/gf180mcu_fd_sc_mcu7t5v0.gds}
set ::env(GENERATE_FINAL_SUMMARY_REPORT) {1}
set ::env(GLB_CFG_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/config.tcl}
set ::env(GLB_OPTIMIZE_MIRRORING) {1}
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(GLB_RESIZER_CAP_SLEW_MARGIN) {20}
set ::env(GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) {0.05}
set ::env(GLB_RESIZER_MAX_CAP_MARGIN) {10}
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) {20}
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) {800}
set ::env(GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) {1}
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) {1}
set ::env(GLOBAL_ROUTER) {fastroute}
set ::env(GND_NETS) {VSS}
set ::env(GND_PIN) {VSS}
set ::env(GPIO_PADS_LEF) { /home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_io/lef/GF018green_ipio_5p0c_75_5lm.lef
}
set ::env(GPIO_PADS_VERILOG) { /home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_io/verilog/GF018green_ipio_5p0c_75_5lm.v
}
set ::env(GPL_CELL_PADDING) {0}
set ::env(GRT_ADJUSTMENT) {0.4}
set ::env(GRT_ALLOW_CONGESTION) {1}
set ::env(GRT_ANT_ITERS) {40}
set ::env(GRT_ESTIMATE_PARASITICS) {1}
set ::env(GRT_LAYER_ADJUSTMENTS) {0,0,0,0,0}
set ::env(GRT_MACRO_EXTENSION) {0}
set ::env(GRT_MAX_DIODE_INS_ITERS) {40}
set ::env(GRT_OBS) { Metal3 0 55 25 150, Metal3 0 266 25 358, Metal3 0 1698 25 1799, Metal3 0 1911 25 1994, Metal3 0 3544 25 4061, Metal3 3144 1579 3147 1683, Metal2 3144 1797 3147 1895, Metal3 3144 1797 3147 1895, Metal3 3144 2010 3147 2111, Metal3 3144 3516 3147 3616, Metal3 3144 3950 3147 4044}
set ::env(GRT_OVERFLOW_ITERS) {50}
set ::env(IO_PCT) {0.2}
set ::env(KLAYOUT_DRC_KLAYOUT_GDS) {0}
set ::env(KLAYOUT_DRC_TECH_SCRIPT) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/klayout/gf180mcuC_mr.drc}
set ::env(KLAYOUT_PROPERTIES) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/klayout/gf180mcuC.lyp}
set ::env(KLAYOUT_TECH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/klayout/gf180mcuC.lyt}
set ::env(KLAYOUT_XOR_GDS) {1}
set ::env(KLAYOUT_XOR_XML) {1}
set ::env(LEC_ENABLE) {0}
set ::env(LEFT_MARGIN_MULT) {12}
set ::env(LIB_FASTEST) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib}
set ::env(LIB_SLOWEST) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib}
set ::env(LIB_SYNTH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(LIB_TYPICAL) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(LOGS_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs}
set ::env(LVS_CONNECT_BY_LABEL) {0}
set ::env(LVS_INSERT_POWER_PINS) {1}
set ::env(MACRO_BLOCKAGES_LAYER) {Metal1 Metal2 Metal3 Metal4 Metal5}
set ::env(MACRO_PLACEMENT_CFG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/macro_placement.cfg}
set ::env(MAGIC_CONVERT_DRC_TO_RDB) {1}
set ::env(MAGIC_DEF_LABELS) {0}
set ::env(MAGIC_DEF_NO_BLOCKAGES) {1}
set ::env(MAGIC_DISABLE_HIER_GDS) {1}
set ::env(MAGIC_DRC_USE_GDS) {1}
set ::env(MAGIC_EXT_USE_GDS) {1}
set ::env(MAGIC_GDS_ALLOW_ABSTRACT) {0}
set ::env(MAGIC_GENERATE_GDS) {1}
set ::env(MAGIC_GENERATE_LEF) {1}
set ::env(MAGIC_GENERATE_MAGLEF) {1}
set ::env(MAGIC_INCLUDE_GDS_POINTERS) {0}
set ::env(MAGIC_MAGICRC) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/magic/gf180mcuC.magicrc}
set ::env(MAGIC_PAD) {0}
set ::env(MAGIC_TECH_FILE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/magic/gf180mcuC.tech}
set ::env(MAGIC_WRITE_FULL_LEF) {0}
set ::env(MAGIC_ZEROIZE_ORIGIN) {0}
set ::env(METAL_LAYER_NAMES) {Metal1 Metal2 Metal3 Metal4 Metal5}
set ::env(NETGEN_SETUP_FILE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/netgen/gf180mcuC_setup.tcl}
set ::env(NO_SYNTH_CELL_LIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/no_synth.cells}
set ::env(OPENLANE_VERBOSE) {0}
set ::env(PDKPATH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC}
set ::env(PDN_CFG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/pdn.tcl}
set ::env(PLACE_SITE) {GF018hv5v_mcu_sc7}
set ::env(PLACE_SITE_HEIGHT) {3.92}
set ::env(PLACE_SITE_WIDTH) {0.56}
set ::env(PL_BASIC_PLACEMENT) {0}
set ::env(PL_ESTIMATE_PARASITICS) {1}
set ::env(PL_LIB) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(PL_MACRO_CHANNEL) {0 0}
set ::env(PL_MACRO_HALO) {0 0}
set ::env(PL_MAX_DISPLACEMENT_X) {500}
set ::env(PL_MAX_DISPLACEMENT_Y) {100}
set ::env(PL_OPTIMIZE_MIRRORING) {1}
set ::env(PL_RANDOM_GLB_PLACEMENT) {0}
set ::env(PL_RANDOM_INITIAL_PLACEMENT) {0}
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) {1}
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) {1}
set ::env(PL_RESIZER_CAP_SLEW_MARGIN) {20}
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) {1}
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) {0.15}
set ::env(PL_RESIZER_MAX_CAP_MARGIN) {20}
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) {20}
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) {1200}
set ::env(PL_RESIZER_REPAIR_TIE_FANOUT) {1}
set ::env(PL_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) {1}
set ::env(PL_RESIZER_TIE_SEPERATION) {0}
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) {1}
set ::env(PL_ROUTABILITY_DRIVEN) {1}
set ::env(PL_SKIP_INITIAL_PLACEMENT) {0}
set ::env(PL_TARGET_DENSITY) {0.55}
set ::env(PL_TIME_DRIVEN) {1}
set ::env(PRIMARY_SIGNOFF_TOOL) {magic}
set ::env(PROCESS) {180}
set ::env(QUIT_ON_HOLD_VIOLATIONS) {1}
set ::env(QUIT_ON_ILLEGAL_OVERLAPS) {1}
set ::env(QUIT_ON_LONG_WIRE) {0}
set ::env(QUIT_ON_LVS_ERROR) {0}
set ::env(QUIT_ON_MAGIC_DRC) {0}
set ::env(QUIT_ON_SETUP_VIOLATIONS) {1}
set ::env(QUIT_ON_TIMING_VIOLATIONS) {1}
set ::env(QUIT_ON_TR_DRC) {1}
set ::env(RCX_CC_MODEL) {10}
set ::env(RCX_CONTEXT_DEPTH) {5}
set ::env(RCX_CORNER_COUNT) {1}
set ::env(RCX_COUPLING_THRESHOLD) {0.1}
set ::env(RCX_MAX_RESISTANCE) {50}
set ::env(RCX_MERGE_VIA_WIRE_RES) {1}
set ::env(RCX_RULES) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/rules.openrcx.gf180mcuC.nom}
set ::env(RCX_RULES_MAX) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/rules.openrcx.gf180mcuC.max}
set ::env(RCX_RULES_MIN) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/rules.openrcx.gf180mcuC.min}
set ::env(RCX_SDC_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/rcx.sdc}
set ::env(REPORTS_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports}
set ::env(RESULTS_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results}
set ::env(RIGHT_MARGIN_MULT) {12}
set ::env(RIPPLE_CARRY_ADDER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/rca_map.v}
set ::env(ROUTING_CORES) {36}
set ::env(RSZ_DONT_TOUCH_RX) {serial_clock_out|serial_load_out|ringosc}
set ::env(RSZ_USE_OLD_REMOVER) {0}
set ::env(RT_MAX_LAYER) {Metal5}
set ::env(RT_MIN_LAYER) {Metal2}
set ::env(RUN_CVC) {1}
set ::env(RUN_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44}
set ::env(RUN_DRT) {1}
set ::env(RUN_FILL_INSERTION) {1}
set ::env(RUN_IRDROP_REPORT) {1}
set ::env(RUN_KLAYOUT) {0}
set ::env(RUN_KLAYOUT_DRC) {0}
set ::env(RUN_KLAYOUT_XOR) {0}
set ::env(RUN_LVS) {1}
set ::env(RUN_MAGIC) {1}
set ::env(RUN_MAGIC_DRC) {1}
set ::env(RUN_SPEF_EXTRACTION) {1}
set ::env(RUN_TAG) {22_12_09_05_44}
set ::env(RUN_TAP_DECAP_INSERTION) {1}
set ::env(SCLPATH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/gf180mcu_fd_sc_mcu7t5v0}
set ::env(SPEF_EXTRACTOR) {openrcx}
set ::env(START_TIME) {2022.12.09_13.44.23}
set ::env(STA_REPORT_POWER) {1}
set ::env(STA_WRITE_LIB) {0}
set ::env(STD_CELL_GROUND_PINS) {VSS VPW}
set ::env(STD_CELL_LIBRARY) {gf180mcu_fd_sc_mcu7t5v0}
set ::env(STD_CELL_LIBRARY_CDL) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/cdl/gf180mcu_fd_sc_mcu7t5v0.cdl}
set ::env(STD_CELL_LIBRARY_OPT) {gf180mcu_fd_sc_mcu7t5v0}
set ::env(STD_CELL_POWER_PINS) {VDD VNW}
set ::env(SYNTH_ADDER_TYPE) {YOSYS}
set ::env(SYNTH_BIN) {yosys}
set ::env(SYNTH_BUFFERING) {0}
set ::env(SYNTH_CAP_LOAD) {72.91}
set ::env(SYNTH_CLK_DRIVING_CELL) {gf180mcu_fd_sc_mcu7t5v0__inv_4}
set ::env(SYNTH_CLK_DRIVING_CELL_PIN) {ZN}
set ::env(SYNTH_CLOCK_TRANSITION) {0.15}
set ::env(SYNTH_CLOCK_UNCERTAINTY) {0.25}
set ::env(SYNTH_DRIVING_CELL) {gf180mcu_fd_sc_mcu7t5v0__inv_1}
set ::env(SYNTH_DRIVING_CELL_PIN) {ZN}
set ::env(SYNTH_ELABORATE_ONLY) {0}
set ::env(SYNTH_EXTRA_MAPPING_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/yosys_mapping.v}
set ::env(SYNTH_FLAT_TOP) {0}
set ::env(SYNTH_LATCH_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/latch_map.v}
set ::env(SYNTH_MAX_FANOUT) {22}
set ::env(SYNTH_MIN_BUF_PORT) {gf180mcu_fd_sc_mcu7t5v0__buf_1 I Z}
set ::env(SYNTH_NO_FLAT) {0}
set ::env(SYNTH_READ_BLACKBOX_LIB) {1}
set ::env(SYNTH_SCRIPT) {/openlane/scripts/yosys/synth.tcl}
set ::env(SYNTH_SHARE_RESOURCES) {1}
set ::env(SYNTH_SIZING) {0}
set ::env(SYNTH_STRATEGY) {DELAY 0}
set ::env(SYNTH_TIEHI_PORT) {gf180mcu_fd_sc_mcu7t5v0__tieh Z}
set ::env(SYNTH_TIELO_PORT) {gf180mcu_fd_sc_mcu7t5v0__tiel ZN}
set ::env(SYNTH_TIMING_DERATE) {0.05}
set ::env(TAKE_LAYOUT_SCROT) {0}
set ::env(TECH_LEF) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__nom.tlef}
set ::env(TECH_LEF_MAX) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef}
set ::env(TECH_LEF_MIN) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__min.tlef}
set ::env(TERMINAL_OUTPUT) {/dev/null}
set ::env(TMP_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp}
set ::env(TOP_MARGIN_MULT) {4}
set ::env(TRACKS_INFO_FILE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tracks.info}
set ::env(TRISTATE_BUFFER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tribuff_map.v}
set ::env(USE_ARC_ANTENNA_CHECK) {1}
set ::env(USE_GPIO_PADS) {0}
set ::env(VDD_NETS) {VDD}
set ::env(VDD_PIN) {VDD}
set ::env(VERILOG_FILES) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/defines.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/user_defines.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/caravel_core.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/mgmt_protect.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/digital_pll.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/clock_div.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/caravel_clocking.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/gpio_control_block.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/mgmt_core_wrapper.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/mgmt_core.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/sram.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/GF180_RAM_512x32.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/VexRiscv_MinDebugCache.v}
set ::env(VERILOG_FILES_BLACKBOX) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/__user_project_wrapper.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/housekeeping.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/simple_por.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/user_id_programming.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/spare_logic_block.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/mprj_io_buffer.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/gpio_defaults_block.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/gl/gf180_ram_512x8_wrapper.v}
set ::env(WIRE_RC_LAYER) {Metal2}
set ::env(YOSYS_REWRITE_VERILOG) {0}
set ::env(cts_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/cts}
set ::env(cts_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/cts}
set ::env(cts_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/cts}
set ::env(cts_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/cts}
set ::env(eco_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/eco}
set ::env(eco_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/eco}
set ::env(eco_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/eco}
set ::env(eco_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/eco}
set ::env(floorplan_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/floorplan}
set ::env(floorplan_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/floorplan}
set ::env(floorplan_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/floorplan}
set ::env(floorplan_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/floorplan}
set ::env(placement_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/placement}
set ::env(placement_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/placement}
set ::env(placement_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/placement}
set ::env(placement_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/placement}
set ::env(routing_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/routing}
set ::env(routing_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/routing}
set ::env(routing_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing}
set ::env(routing_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/routing}
set ::env(signoff_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/signoff}
set ::env(signoff_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/signoff}
set ::env(signoff_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/signoff}
set ::env(signoff_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff}
set ::env(synthesis_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/synthesis}
set ::env(synthesis_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/synthesis}
set ::env(synthesis_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/synthesis}
set ::env(synthesis_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis}
set ::env(SYNTH_MAX_TRAN) {3.0}
set ::env(CURRENT_INDEX) 34
set ::env(CURRENT_DEF) /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.def
set ::env(CURRENT_GUIDE) /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/routing/16-global.guide
set ::env(CURRENT_NETLIST) /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff/30-caravel_core.nl.v
set ::env(CURRENT_POWERED_NETLIST) {0}
set ::env(CURRENT_ODB) /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.odb
set ::env(PDK_ROOT) {/home/hosni/GF180/PnR_2//OpenLane/pdks}
set ::env(ANTENNA_CHECK_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.def}
set ::env(ANTENNA_VIOLATOR_LIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/signoff/28-antenna_violators.rpt}
set ::env(BASE_SDC_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/base.sdc}
set ::env(BASIC_PREP_COMPLETE) {1}
set ::env(BOTTOM_MARGIN_MULT) {4}
set ::env(CARAVEL_ROOT) {/home/hosni/GF180/PnR_2/caravel-gf180mcu}
set ::env(CARRY_SELECT_ADDER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/csa_map.v}
set ::env(CELLS_LEF) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lef/gf180mcu_fd_sc_mcu7t5v0.lef}
set ::env(CELL_PAD_EXCLUDE) {gf180mcu_fd_sc_mcu7t5v0__filltie_* gf180mcu_fd_sc_mcu7t5v0__filldecap_* gf180mcu_fd_sc_mcu7t5v0__fill_* gf180mcu_fd_sc_mcu7t5v0__endcap_*}
set ::env(CHECK_ASSIGN_STATEMENTS) {0}
set ::env(CHECK_UNMAPPED_CELLS) {1}
set ::env(CLOCK_BUFFER_FANOUT) {16}
set ::env(CLOCK_NET) {}
set ::env(CLOCK_PERIOD) {30}
set ::env(CLOCK_PORT) {}
set ::env(CLOCK_TREE_SYNTH) {1}
set ::env(CLOCK_WIRE_RC_LAYER) {Metal4}
set ::env(CONFIGS) {general.tcl checkers.tcl synthesis.tcl floorplan.tcl cts.tcl placement.tcl routing.tcl extraction.tcl}
set ::env(CORE_AREA) {24.08 27.44 3144.96 4331.6}
set ::env(CORE_HEIGHT) {4304.16}
set ::env(CORE_WIDTH) {3120.88}
set ::env(CTS_CLK_BUFFER_LIST) {gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 gf180mcu_fd_sc_mcu7t5v0__clkbuf_8}
set ::env(CTS_CLK_MAX_WIRE_LENGTH) {0}
set ::env(CTS_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/placement/caravel_core.def}
set ::env(CTS_DISABLE_POST_PROCESSING) {0}
set ::env(CTS_DISTANCE_BETWEEN_BUFFERS) {0}
set ::env(CTS_MAX_CAP) {0.1}
set ::env(CTS_REPORT_TIMING) {0}
set ::env(CTS_ROOT_BUFFER) {gf180mcu_fd_sc_mcu7t5v0__clkbuf_20}
set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) {30}
set ::env(CTS_SINK_CLUSTERING_SIZE) {12}
set ::env(CTS_TARGET_SKEW) {200}
set ::env(CTS_TOLERANCE) {10}
set ::env(CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff/30-caravel_core.p.def}
set ::env(CURRENT_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/routing}
set ::env(CURRENT_GDS) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/signoff/caravel_core.gds}
set ::env(CURRENT_GUIDE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/routing/16-global.guide}
set ::env(CURRENT_INDEX) {34}
set ::env(CURRENT_NETLIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff/30-caravel_core.nl.v}
set ::env(CURRENT_ODB) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.odb}
set ::env(CURRENT_POWERED_NETLIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff/30-caravel_core.pnl.v}
set ::env(CURRENT_SDC) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/13-caravel_core.sdc}
set ::env(CURRENT_SDF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/mca/process_corner_nom/caravel_core.sdf}
set ::env(CURRENT_SPEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/mca/process_corner_nom/caravel_core.spef}
set ::env(DATA_WIRE_RC_LAYER) {Metal2}
set ::env(DECAP_CELL) {gf180mcu_fd_sc_mcu7t5v0__fillcap_*}
set ::env(DEFAULT_MAX_TRAN) {3}
set ::env(DEF_UNITS_PER_MICRON) {2000}
set ::env(DESIGN_CONFIG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/config.tcl}
set ::env(DESIGN_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core}
set ::env(DESIGN_IS_CORE) {1}
set ::env(DESIGN_NAME) {caravel_core}
set ::env(DETAILED_ROUTER) {tritonroute}
set ::env(DIE_AREA) {0.0 0.0 3170.0 4360.0}
set ::env(DIODE_CELL) {gf180mcu_fd_sc_mcu7t5v0__antenna}
set ::env(DIODE_CELL_PIN) {I}
set ::env(DIODE_INSERTION_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.def}
set ::env(DIODE_INSERTION_STRATEGY) {3}
set ::env(DIODE_PADDING) {0}
set ::env(DONT_USE_CELLS) {gf180mcu_fd_sc_mcu7t5v0__mux2_1 gf180mcu_fd_sc_mcu7t5v0__oai33_2 gf180mcu_fd_sc_mcu7t5v0__sdffq_1 gf180mcu_fd_sc_mcu7t5v0__sdffq_2 gf180mcu_fd_sc_mcu7t5v0__sdffq_4 gf180mcu_fd_sc_mcu7t5v0__sdffrnq_1 gf180mcu_fd_sc_mcu7t5v0__sdffrnq_2 gf180mcu_fd_sc_mcu7t5v0__sdffrnq_4 gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_1 gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_2 gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_4 gf180mcu_fd_sc_mcu7t5v0__sdffsnq_1 gf180mcu_fd_sc_mcu7t5v0__sdffsnq_2 gf180mcu_fd_sc_mcu7t5v0__sdffsnq_4 gf180mcu_fd_sc_mcu7t5v0__aoi21_1 gf180mcu_fd_sc_mcu7t5v0__aoi21_2 gf180mcu_fd_sc_mcu7t5v0__aoi21_3 gf180mcu_fd_sc_mcu7t5v0__aoi22_1 gf180mcu_fd_sc_mcu7t5v0__aoi22_2 gf180mcu_fd_sc_mcu7t5v0__aoi22_3 gf180mcu_fd_sc_mcu7t5v0__aoi211_1 gf180mcu_fd_sc_mcu7t5v0__aoi211_2 gf180mcu_fd_sc_mcu7t5v0__aoi211_3 gf180mcu_fd_sc_mcu7t5v0__aoi221_1 gf180mcu_fd_sc_mcu7t5v0__aoi221_2 gf180mcu_fd_sc_mcu7t5v0__aoi221_3 gf180mcu_fd_sc_mcu7t5v0__aoi222_1 gf180mcu_fd_sc_mcu7t5v0__aoi222_2 gf180mcu_fd_sc_mcu7t5v0__aoi222_3 gf180mcu_fd_sc_mcu7t5v0__oai21_1 gf180mcu_fd_sc_mcu7t5v0__oai21_2 gf180mcu_fd_sc_mcu7t5v0__oai21_3 gf180mcu_fd_sc_mcu7t5v0__oai22_1 gf180mcu_fd_sc_mcu7t5v0__oai22_2 gf180mcu_fd_sc_mcu7t5v0__oai22_3 gf180mcu_fd_sc_mcu7t5v0__oai31_1 gf180mcu_fd_sc_mcu7t5v0__oai31_2 gf180mcu_fd_sc_mcu7t5v0__oai31_3 gf180mcu_fd_sc_mcu7t5v0__oai32_1 gf180mcu_fd_sc_mcu7t5v0__oai32_2 gf180mcu_fd_sc_mcu7t5v0__oai32_3 gf180mcu_fd_sc_mcu7t5v0__oai33_1 gf180mcu_fd_sc_mcu7t5v0__oai33_2 gf180mcu_fd_sc_mcu7t5v0__oai33_3 gf180mcu_fd_sc_mcu7t5v0__oai211_1 gf180mcu_fd_sc_mcu7t5v0__oai211_2 gf180mcu_fd_sc_mcu7t5v0__oai211_3 gf180mcu_fd_sc_mcu7t5v0__oai221_1 gf180mcu_fd_sc_mcu7t5v0__oai221_2 gf180mcu_fd_sc_mcu7t5v0__oai221_3 gf180mcu_fd_sc_mcu7t5v0__oai222_1 gf180mcu_fd_sc_mcu7t5v0__oai222_2 gf180mcu_fd_sc_mcu7t5v0__oai222_3 gf180mcu_fd_sc_mcu7t5v0__nor4_1 gf180mcu_fd_sc_mcu7t5v0__nor4_2 gf180mcu_fd_sc_mcu7t5v0__nor4_3 gf180mcu_fd_sc_mcu7t5v0__nor4_4 gf180mcu_fd_sc_mcu7t5v0__nor3_1 gf180mcu_fd_sc_mcu7t5v0__nor3_2 gf180mcu_fd_sc_mcu7t5v0__nor3_3 gf180mcu_fd_sc_mcu7t5v0__nor3_4 gf180mcu_fd_sc_mcu7t5v0__nor2_1 gf180mcu_fd_sc_mcu7t5v0__or2_1 gf180mcu_fd_sc_mcu7t5v0__or2_2 gf180mcu_fd_sc_mcu7t5v0__or3_1 gf180mcu_fd_sc_mcu7t5v0__or3_2 gf180mcu_fd_sc_mcu7t5v0__or3_4 gf180mcu_fd_sc_mcu7t5v0__or3_4 gf180mcu_fd_sc_mcu7t5v0__or4_1 gf180mcu_fd_sc_mcu7t5v0__or4_2 gf180mcu_fd_sc_mcu7t5v0__or4_3 gf180mcu_fd_sc_mcu7t5v0__or4_4 gf180mcu_fd_sc_mcu7t5v0__nand2_1 gf180mcu_fd_sc_mcu7t5v0__nand3_1 gf180mcu_fd_sc_mcu7t5v0__nand3_2 gf180mcu_fd_sc_mcu7t5v0__nand4_1 gf180mcu_fd_sc_mcu7t5v0__nand4_2 gf180mcu_fd_sc_mcu7t5v0__nand4_3 gf180mcu_fd_sc_mcu7t5v0__nand4_4 gf180mcu_fd_sc_mcu7t5v0__and2_1 gf180mcu_fd_sc_mcu7t5v0__and2_2 gf180mcu_fd_sc_mcu7t5v0__and3_1 gf180mcu_fd_sc_mcu7t5v0__and3_2 gf180mcu_fd_sc_mcu7t5v0__and4_1 gf180mcu_fd_sc_mcu7t5v0__and4_2 gf180mcu_fd_sc_mcu7t5v0__and4_3 gf180mcu_fd_sc_mcu7t5v0__and4_4 gf180mcu_fd_sc_mcu7t5v0__dlyd_4 gf180mcu_fd_sc_mcu7t5v0__dlyd_2 gf180mcu_fd_sc_mcu7t5v0__dlyd_1 gf180mcu_fd_sc_mcu7t5v0__dlyc_4 gf180mcu_fd_sc_mcu7t5v0__mux4_1 gf180mcu_fd_sc_mcu7t5v0__dlyd_1 gf180mcu_fd_sc_mcu7t5v0__dlya_1 gf180mcu_fd_sc_mcu7t5v0__dlya_2 gf180mcu_fd_sc_mcu7t5v0__dlyb_1 gf180mcu_fd_sc_mcu7t5v0__dlyb_2 gf180mcu_fd_sc_mcu7t5v0__dlyc_1 gf180mcu_fd_sc_mcu7t5v0__dlyc_2 gf180mcu_fd_sc_mcu7t5v0__buf_1 gf180mcu_fd_sc_mcu7t5v0__buf_2 gf180mcu_fd_sc_mcu7t5v0__buf_3 gf180mcu_fd_sc_mcu7t5v0__mux4_2 gf180mcu_fd_sc_mcu7t5v0__mux4_3 gf180mcu_fd_sc_mcu7t5v0__mux4_4 gf180mcu_fd_sc_mcu7t5v0__mux2_2 }
set ::env(DPL_CELL_PADDING) {2}
set ::env(DRC_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff/30-caravel_core.p.def}
set ::env(DRC_EXCLUDE_CELL_LIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/no_synth.cells}
set ::env(DRC_EXCLUDE_CELL_LIST_OPT) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/drc_exclude.cells}
set ::env(DRT_MIN_LAYER) {Metal1}
set ::env(DRT_OPT_ITERS) {64}
set ::env(ECO_ENABLE) {0}
set ::env(ECO_FINISH) {0}
set ::env(ECO_ITER) {0}
set ::env(ECO_SKIP_PIN) {1}
set ::env(EXTRA_GDS_FILES) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/user_project_wrapper.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/housekeeping.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../macros/simple_por/gds/simple_por.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/user_id_programming.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/spare_logic_block.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/mprj_io_buffer.gds  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../gds/gpio_defaults_block.gds  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/gds/gf180_ram_512x8_wrapper.gds}
set ::env(EXTRA_LEFS) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/user_project_wrapper_PnR.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/housekeeping.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../macros/simple_por/lef/simple_por.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/user_id_programming.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/spare_logic_block.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/mprj_io_buffer.lef  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../lef/gpio_defaults_block.lef  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/lef/gf180_ram_512x8_wrapper.lef}
set ::env(EXTRA_LIBS) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/gf180_ram_512x8_wrapper.lib  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../signoff/housekeeping/primetime-signoff/lib/tt/housekeeping.nom.lib  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../signoff/mprj_io_buffer/primetime-signoff/lib/tt/mprj_io_buffer.nom.lib}
set ::env(EXT_NETLIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/signoff/caravel_core.gds.spice}
set ::env(FILL_CELL) {gf180mcu_fd_sc_mcu7t5v0__fill_*}
set ::env(FP_ASPECT_RATIO) {1}
set ::env(FP_CORE_UTIL) {50}
set ::env(FP_DEF_TEMPLATE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/io.def}
set ::env(FP_ENDCAP_CELL) {gf180mcu_fd_sc_mcu7t5v0__endcap}
set ::env(FP_IO_HEXTEND) {2}
set ::env(FP_IO_HLAYER) {Metal3}
set ::env(FP_IO_HLENGTH) {4}
set ::env(FP_IO_HTHICKNESS_MULT) {2}
set ::env(FP_IO_MIN_DISTANCE) {5}
set ::env(FP_IO_MODE) {1}
set ::env(FP_IO_UNMATCHED_ERROR) {1}
set ::env(FP_IO_VEXTEND) {2}
set ::env(FP_IO_VLAYER) {Metal2}
set ::env(FP_IO_VLENGTH) {4}
set ::env(FP_IO_VTHICKNESS_MULT) {2}
set ::env(FP_PDN_AUTO_ADJUST) {1}
set ::env(FP_PDN_CHECK_NODES) {0}
set ::env(FP_PDN_CORE_RING) {1}
set ::env(FP_PDN_CORE_RING_HOFFSET) {0}
set ::env(FP_PDN_CORE_RING_HSPACING) {2}
set ::env(FP_PDN_CORE_RING_HWIDTH) {10}
set ::env(FP_PDN_CORE_RING_VOFFSET) {0}
set ::env(FP_PDN_CORE_RING_VSPACING) {2}
set ::env(FP_PDN_CORE_RING_VWIDTH) {10}
set ::env(FP_PDN_ENABLE_GLOBAL_CONNECTIONS) {1}
set ::env(FP_PDN_ENABLE_MACROS_GRID) {1}
set ::env(FP_PDN_ENABLE_RAILS) {1}
set ::env(FP_PDN_HOFFSET) {30.65}
set ::env(FP_PDN_HORIZONTAL_HALO) {-2}
set ::env(FP_PDN_HPITCH) {60}
set ::env(FP_PDN_HSPACING) {27}
set ::env(FP_PDN_HWIDTH) {3}
set ::env(FP_PDN_IRDROP) {1}
set ::env(FP_PDN_LOWER_LAYER) {Metal4}
set ::env(FP_PDN_MACRO_HOOKS) {mprj VDD VSS vdd vss  housekeeping VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM00 VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM01 VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM02 VDD VSS VDD VSS  soc.core.sram.ram512x32.RAM03 VDD VSS VDD VSS  por_inst VDD VSS VDD VSS  user_id_value VDD VSS VDD VSS  gpio_buf VDD VSS VDD VSS  gpio_defaults_block_0 VDD VSS VDD VSS  gpio_defaults_block_1 VDD VSS VDD VSS  gpio_defaults_block_2 VDD VSS VDD VSS  gpio_defaults_block_3 VDD VSS VDD VSS  gpio_defaults_block_4 VDD VSS VDD VSS  gpio_defaults_block_5 VDD VSS VDD VSS  gpio_defaults_block_6 VDD VSS VDD VSS  gpio_defaults_block_7 VDD VSS VDD VSS  gpio_defaults_block_8 VDD VSS VDD VSS  gpio_defaults_block_9 VDD VSS VDD VSS  gpio_defaults_block_10 VDD VSS VDD VSS  gpio_defaults_block_11 VDD VSS VDD VSS  gpio_defaults_block_12 VDD VSS VDD VSS  gpio_defaults_block_13 VDD VSS VDD VSS  gpio_defaults_block_14 VDD VSS VDD VSS  gpio_defaults_block_15 VDD VSS VDD VSS  gpio_defaults_block_16 VDD VSS VDD VSS  gpio_defaults_block_17 VDD VSS VDD VSS  gpio_defaults_block_18 VDD VSS VDD VSS  gpio_defaults_block_19 VDD VSS VDD VSS  gpio_defaults_block_20 VDD VSS VDD VSS  gpio_defaults_block_21 VDD VSS VDD VSS  gpio_defaults_block_22 VDD VSS VDD VSS  gpio_defaults_block_23 VDD VSS VDD VSS  gpio_defaults_block_24 VDD VSS VDD VSS  gpio_defaults_block_25 VDD VSS VDD VSS  gpio_defaults_block_26 VDD VSS VDD VSS  gpio_defaults_block_27 VDD VSS VDD VSS  gpio_defaults_block_28 VDD VSS VDD VSS  gpio_defaults_block_29 VDD VSS VDD VSS  gpio_defaults_block_30 VDD VSS VDD VSS  gpio_defaults_block_31 VDD VSS VDD VSS  gpio_defaults_block_32 VDD VSS VDD VSS  gpio_defaults_block_33 VDD VSS VDD VSS  gpio_defaults_block_34 VDD VSS VDD VSS  gpio_defaults_block_35 VDD VSS VDD VSS  gpio_defaults_block_36 VDD VSS VDD VSS  gpio_defaults_block_37 VDD VSS VDD VSS  spare_logic[0] VDD VSS VDD VSS  spare_logic[1] VDD VSS VDD VSS  spare_logic[2] VDD VSS VDD VSS  spare_logic[3] VDD VSS VDD VSS}
set ::env(FP_PDN_RAILS_LAYER) {Metal1}
set ::env(FP_PDN_RAIL_OFFSET) {0}
set ::env(FP_PDN_RAIL_WIDTH) {0.6}
set ::env(FP_PDN_SKIPTRIM) {1}
set ::env(FP_PDN_UPPER_LAYER) {Metal5}
set ::env(FP_PDN_VERTICAL_HALO) {8}
set ::env(FP_PDN_VOFFSET) {3.5}
set ::env(FP_PDN_VPITCH) {80}
set ::env(FP_PDN_VSPACING) {19}
set ::env(FP_PDN_VWIDTH) {3}
set ::env(FP_SIZING) {absolute}
set ::env(FP_TAPCELL_DIST) {20}
set ::env(FP_TAP_HORIZONTAL_HALO) {10}
set ::env(FP_TAP_VERTICAL_HALO) {10}
set ::env(FP_WELLTAP_CELL) {gf180mcu_fd_sc_mcu7t5v0__filltie}
set ::env(FULL_ADDER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/fa_map.v}
set ::env(GDS_FILES) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/gds/gf180mcu_fd_sc_mcu7t5v0.gds}
set ::env(GENERATE_FINAL_SUMMARY_REPORT) {1}
set ::env(GLB_CFG_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/config.tcl}
set ::env(GLB_OPTIMIZE_MIRRORING) {1}
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(GLB_RESIZER_CAP_SLEW_MARGIN) {20}
set ::env(GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) {0.05}
set ::env(GLB_RESIZER_MAX_CAP_MARGIN) {10}
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) {20}
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) {800}
set ::env(GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) {1}
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) {1}
set ::env(GLOBAL_ROUTER) {fastroute}
set ::env(GND_NET) {VSS}
set ::env(GND_NETS) {VSS}
set ::env(GND_PIN) {VSS}
set ::env(GPIO_PADS_LEF) { /home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_io/lef/GF018green_ipio_5p0c_75_5lm.lef
}
set ::env(GPIO_PADS_VERILOG) { /home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_io/verilog/GF018green_ipio_5p0c_75_5lm.v
}
set ::env(GPL_CELL_PADDING) {0}
set ::env(GRT_ADJUSTMENT) {0.4}
set ::env(GRT_ALLOW_CONGESTION) {1}
set ::env(GRT_ANT_ITERS) {40}
set ::env(GRT_ESTIMATE_PARASITICS) {1}
set ::env(GRT_LAYER_ADJUSTMENTS) {0,0,0,0,0}
set ::env(GRT_MACRO_EXTENSION) {0}
set ::env(GRT_MAX_DIODE_INS_ITERS) {40}
set ::env(GRT_OBS) { Metal3 0 55 25 150, Metal3 0 266 25 358, Metal3 0 1698 25 1799, Metal3 0 1911 25 1994, Metal3 0 3544 25 4061, Metal3 3144 1579 3147 1683, Metal2 3144 1797 3147 1895, Metal3 3144 1797 3147 1895, Metal3 3144 2010 3147 2111, Metal3 3144 3516 3147 3616, Metal3 3144 3950 3147 4044}
set ::env(GRT_OVERFLOW_ITERS) {50}
set ::env(HOME) {/}
set ::env(HOSTNAME) {65867338c157}
set ::env(IO_PCT) {0.2}
set ::env(KLAYOUT_DRC_KLAYOUT_GDS) {0}
set ::env(KLAYOUT_DRC_TECH_SCRIPT) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/klayout/gf180mcuC_mr.drc}
set ::env(KLAYOUT_PROPERTIES) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/klayout/gf180mcuC.lyp}
set ::env(KLAYOUT_TECH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/klayout/gf180mcuC.lyt}
set ::env(KLAYOUT_XOR_GDS) {1}
set ::env(KLAYOUT_XOR_XML) {1}
set ::env(LANG) {en_US.UTF-8}
set ::env(LAST_TIMING_REPORT_TAG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/signoff/27-rcx_sta}
set ::env(LC_ALL) {en_US.UTF-8}
set ::env(LC_CTYPE) {en_US.UTF-8}
set ::env(LD_LIBRARY_PATH) {/build//lib:/build//lib/Linux-x86_64:}
set ::env(LEC_ENABLE) {0}
set ::env(LEFT_MARGIN_MULT) {12}
set ::env(LIB_CTS) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/cts/cts.lib}
set ::env(LIB_FASTEST) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib}
set ::env(LIB_SLOWEST) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib}
set ::env(LIB_SYNTH) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis/trimmed.lib}
set ::env(LIB_SYNTH_COMPLETE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(LIB_SYNTH_COMPLETE_NO_PG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis/1-gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.no_pg.lib}
set ::env(LIB_SYNTH_MERGED) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis/merged.lib}
set ::env(LIB_SYNTH_NO_PG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis/1-trimmed.no_pg.lib}
set ::env(LIB_TYPICAL) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(LOGS_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs}
set ::env(LVS_CONNECT_BY_LABEL) {0}
set ::env(LVS_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.def}
set ::env(LVS_INSERT_POWER_PINS) {1}
set ::env(MACRO_BLOCKAGES_LAYER) {Metal1 Metal2 Metal3 Metal4 Metal5}
set ::env(MACRO_PLACEMENT_CFG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/macro_placement.cfg}
set ::env(MAGIC_CONVERT_DRC_TO_RDB) {1}
set ::env(MAGIC_DEF_LABELS) {0}
set ::env(MAGIC_DEF_NO_BLOCKAGES) {1}
set ::env(MAGIC_DISABLE_HIER_GDS) {1}
set ::env(MAGIC_DRC_USE_GDS) {1}
set ::env(MAGIC_EXT_USE_GDS) {1}
set ::env(MAGIC_GDS) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/signoff/caravel_core.magic.gds}
set ::env(MAGIC_GDS_ALLOW_ABSTRACT) {0}
set ::env(MAGIC_GENERATE_GDS) {1}
set ::env(MAGIC_GENERATE_LEF) {1}
set ::env(MAGIC_GENERATE_MAGLEF) {1}
set ::env(MAGIC_INCLUDE_GDS_POINTERS) {0}
set ::env(MAGIC_MAGICRC) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/magic/gf180mcuC.magicrc}
set ::env(MAGIC_PAD) {0}
set ::env(MAGIC_TECH_FILE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/magic/gf180mcuC.tech}
set ::env(MAGIC_WRITE_FULL_LEF) {0}
set ::env(MAGIC_ZEROIZE_ORIGIN) {0}
set ::env(MAGTYPE) {maglef}
set ::env(MANPATH) {/build//share/man:}
set ::env(MAX_METAL_LAYER) {5}
set ::env(MCW_ROOT) {/home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu}
set ::env(MC_SDF_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/mca/sdf}
set ::env(MC_SPEF_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/mca/spef}
set ::env(MERGED_LEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/merged.nom.lef}
set ::env(MERGED_LEF_MAX) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/merged.max.lef}
set ::env(MERGED_LEF_MIN) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/merged.min.lef}
set ::env(METAL_LAYER_NAMES) {Metal1 Metal2 Metal3 Metal4 Metal5}
set ::env(MISMATCHES_OK) {1}
set ::env(NETGEN_SETUP_FILE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/netgen/gf180mcuC_setup.tcl}
set ::env(NO_SYNTH_CELL_LIST) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/no_synth.cells}
set ::env(OPENLANE_ROOT) {/openlane}
set ::env(OPENLANE_RUN_TAG) {22_12_09_05_44}
set ::env(OPENLANE_VERBOSE) {0}
set ::env(OPENLANE_VERSION) {d933bcd7df72d7c06a9086bc4c047bc9943deadf}
set ::env(OPENROAD) {/build/}
set ::env(OPENROAD_BIN) {openroad}
set ::env(PARSITICS_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing/caravel_core.def}
set ::env(PATH) {/openlane:/openlane/scripts:/build//bin:/build//bin/Linux-x86_64:/build//pdn/scripts:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin}
set ::env(PDK) {gf180mcuC}
set ::env(PDKPATH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC}
set ::env(PDK_ROOT) {/home/hosni/GF180/PnR_2//OpenLane/pdks}
set ::env(PDN_CFG) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/pdn.tcl}
set ::env(PLACEMENT_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/floorplan/7-pdn.def}
set ::env(PLACE_SITE) {GF018hv5v_mcu_sc7}
set ::env(PLACE_SITE_HEIGHT) {3.92}
set ::env(PLACE_SITE_WIDTH) {0.56}
set ::env(PL_BASIC_PLACEMENT) {0}
set ::env(PL_ESTIMATE_PARASITICS) {1}
set ::env(PL_INIT_COEFF) {0.00002}
set ::env(PL_IO_ITER) {5}
set ::env(PL_LIB) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(PL_MACRO_CHANNEL) {0 0}
set ::env(PL_MACRO_HALO) {0 0}
set ::env(PL_MAX_DISPLACEMENT_X) {500}
set ::env(PL_MAX_DISPLACEMENT_Y) {100}
set ::env(PL_OPTIMIZE_MIRRORING) {1}
set ::env(PL_RANDOM_GLB_PLACEMENT) {0}
set ::env(PL_RANDOM_INITIAL_PLACEMENT) {0}
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) {1}
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) {1}
set ::env(PL_RESIZER_CAP_SLEW_MARGIN) {20}
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) {1}
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) {0.15}
set ::env(PL_RESIZER_MAX_CAP_MARGIN) {20}
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) {20}
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) {1200}
set ::env(PL_RESIZER_REPAIR_TIE_FANOUT) {1}
set ::env(PL_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) {1}
set ::env(PL_RESIZER_TIE_SEPERATION) {0}
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) {1}
set ::env(PL_ROUTABILITY_DRIVEN) {1}
set ::env(PL_SKIP_INITIAL_PLACEMENT) {0}
set ::env(PL_TARGET_DENSITY) {0.55}
set ::env(PL_TIME_DRIVEN) {1}
set ::env(PRIMARY_SIGNOFF_TOOL) {magic}
set ::env(PROCESS) {180}
set ::env(PWD) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane}
set ::env(QUIT_ON_HOLD_VIOLATIONS) {1}
set ::env(QUIT_ON_ILLEGAL_OVERLAPS) {1}
set ::env(QUIT_ON_LONG_WIRE) {0}
set ::env(QUIT_ON_LVS_ERROR) {0}
set ::env(QUIT_ON_MAGIC_DRC) {0}
set ::env(QUIT_ON_SETUP_VIOLATIONS) {1}
set ::env(QUIT_ON_TIMING_VIOLATIONS) {1}
set ::env(QUIT_ON_TR_DRC) {1}
set ::env(RCX_CC_MODEL) {10}
set ::env(RCX_CONTEXT_DEPTH) {5}
set ::env(RCX_CORNER_COUNT) {1}
set ::env(RCX_COUPLING_THRESHOLD) {0.1}
set ::env(RCX_MAX_RESISTANCE) {50}
set ::env(RCX_MERGE_VIA_WIRE_RES) {1}
set ::env(RCX_RULES) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/rules.openrcx.gf180mcuC.nom}
set ::env(RCX_RULES_MAX) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/rules.openrcx.gf180mcuC.max}
set ::env(RCX_RULES_MIN) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/rules.openrcx.gf180mcuC.min}
set ::env(RCX_SDC_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/rcx.sdc}
set ::env(REPORTS_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports}
set ::env(RESULTS_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results}
set ::env(RIGHT_MARGIN_MULT) {12}
set ::env(RIPPLE_CARRY_ADDER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/rca_map.v}
set ::env(ROUTING_CORES) {36}
set ::env(ROUTING_CURRENT_DEF) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/cts/12-caravel_core.resized.def}
set ::env(RSZ_DONT_TOUCH_RX) {serial_clock_out|serial_load_out|ringosc}
set ::env(RSZ_LIB) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis/resizer_gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib}
set ::env(RSZ_USE_OLD_REMOVER) {0}
set ::env(RT_MAX_LAYER) {Metal5}
set ::env(RT_MIN_LAYER) {Metal2}
set ::env(RUN_CVC) {1}
set ::env(RUN_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44}
set ::env(RUN_DRT) {1}
set ::env(RUN_FILL_INSERTION) {1}
set ::env(RUN_IRDROP_REPORT) {1}
set ::env(RUN_KLAYOUT) {0}
set ::env(RUN_KLAYOUT_DRC) {0}
set ::env(RUN_KLAYOUT_XOR) {0}
set ::env(RUN_LVS) {1}
set ::env(RUN_MAGIC) {1}
set ::env(RUN_MAGIC_DRC) {1}
set ::env(RUN_SPEF_EXTRACTION) {1}
set ::env(RUN_STANDALONE) {1}
set ::env(RUN_TAG) {22_12_09_05_44}
set ::env(RUN_TAP_DECAP_INSERTION) {1}
set ::env(SCLPATH) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/gf180mcu_fd_sc_mcu7t5v0}
set ::env(SCRIPTS_DIR) {/openlane/scripts}
set ::env(SHLVL) {1}
set ::env(SPEF_EXTRACTOR) {openrcx}
set ::env(START_TIME) {2022.12.09_13.44.23}
set ::env(STA_PRE_CTS) {0}
set ::env(STA_REPORT_POWER) {1}
set ::env(STA_WRITE_LIB) {0}
set ::env(STD_CELL_GROUND_PINS) {VSS VPW}
set ::env(STD_CELL_LIBRARY) {gf180mcu_fd_sc_mcu7t5v0}
set ::env(STD_CELL_LIBRARY_CDL) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/cdl/gf180mcu_fd_sc_mcu7t5v0.cdl}
set ::env(STD_CELL_LIBRARY_OPT) {gf180mcu_fd_sc_mcu7t5v0}
set ::env(STD_CELL_POWER_PINS) {VDD VNW}
set ::env(SYNTH_ADDER_TYPE) {YOSYS}
set ::env(SYNTH_BIN) {yosys}
set ::env(SYNTH_BUFFERING) {0}
set ::env(SYNTH_CAP_LOAD) {72.91}
set ::env(SYNTH_CLK_DRIVING_CELL) {gf180mcu_fd_sc_mcu7t5v0__inv_4}
set ::env(SYNTH_CLK_DRIVING_CELL_PIN) {ZN}
set ::env(SYNTH_CLOCK_TRANSITION) {0.15}
set ::env(SYNTH_CLOCK_UNCERTAINTY) {0.25}
set ::env(SYNTH_DRIVING_CELL) {gf180mcu_fd_sc_mcu7t5v0__inv_1}
set ::env(SYNTH_DRIVING_CELL_PIN) {ZN}
set ::env(SYNTH_ELABORATE_ONLY) {0}
set ::env(SYNTH_EXTRA_MAPPING_FILE) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/yosys_mapping.v}
set ::env(SYNTH_FLAT_TOP) {0}
set ::env(SYNTH_LATCH_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/latch_map.v}
set ::env(SYNTH_MAX_FANOUT) {22}
set ::env(SYNTH_MAX_TRAN) {3.0}
set ::env(SYNTH_MIN_BUF_PORT) {gf180mcu_fd_sc_mcu7t5v0__buf_1 I Z}
set ::env(SYNTH_NO_FLAT) {0}
set ::env(SYNTH_OPT) {0}
set ::env(SYNTH_READ_BLACKBOX_LIB) {1}
set ::env(SYNTH_SCRIPT) {/openlane/scripts/yosys/synth.tcl}
set ::env(SYNTH_SHARE_RESOURCES) {1}
set ::env(SYNTH_SIZING) {0}
set ::env(SYNTH_STRATEGY) {DELAY 0}
set ::env(SYNTH_TIEHI_PORT) {gf180mcu_fd_sc_mcu7t5v0__tieh Z}
set ::env(SYNTH_TIELO_PORT) {gf180mcu_fd_sc_mcu7t5v0__tiel ZN}
set ::env(SYNTH_TIMING_DERATE) {0.05}
set ::env(TAKE_LAYOUT_SCROT) {0}
set ::env(TCLLIBPATH) {/usr/share/tcl8.5 /usr/lib64/tcl8.5 /usr/lib64/tk8.5 /usr/share/tk8.5 /openlane/scripts/ /usr/share/tcl8.5/tcllib-1.14}
set ::env(TECH_LEF) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__nom.tlef}
set ::env(TECH_LEF_MAX) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef}
set ::env(TECH_LEF_MIN) {/home/hosni/GF180/PnR_2/OpenLane/pdks/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__min.tlef}
set ::env(TECH_METAL_LAYERS) {Metal1 Metal2 Metal3 Metal4 Metal5}
set ::env(TERM) {xterm}
set ::env(TERMINAL_OUTPUT) {/dev/null}
set ::env(TMP_DIR) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp}
set ::env(TOP_MARGIN_MULT) {4}
set ::env(TRACKS_INFO_FILE) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tracks.info}
set ::env(TRACKS_INFO_FILE_PROCESSED) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/routing/config.tracks}
set ::env(TRISTATE_BUFFER_MAP) {/home/hosni/GF180/PnR_2//OpenLane/pdks/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tribuff_map.v}
set ::env(USE_ARC_ANTENNA_CHECK) {1}
set ::env(USE_GPIO_PADS) {0}
set ::env(VCHECK_OUTPUT) {The version of open_pdks used in building the PDK does not match the version OpenLane was tested on (installed: b8c6129fb60851c452a3136c2b8c603bb92cb180, tested: 3b7c10b059e14066bef632f53ff0a00a4d5c9f4d)
This may introduce some issues. You may want to re-install the PDK by invoking `make pdk`.}
set ::env(VDD_NET) {VDD}
set ::env(VDD_NETS) {VDD}
set ::env(VDD_PIN) {VDD}
set ::env(VERILOG_FILES) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/defines.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/user_defines.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/caravel_core.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/mgmt_protect.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/digital_pll.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/clock_div.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/caravel_clocking.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/gpio_control_block.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/mgmt_core_wrapper.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/mgmt_core.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/sram.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/GF180_RAM_512x32.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/rtl/VexRiscv_MinDebugCache.v}
set ::env(VERILOG_FILES_BLACKBOX) { /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/__user_project_wrapper.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/housekeeping.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/simple_por.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/user_id_programming.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/spare_logic_block.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/gl/mprj_io_buffer.v  /home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/../../verilog/rtl/gpio_defaults_block.v  /home/hosni/GF180/PnR_2/caravel_mgmt_soc_gf180mcu/verilog/gl/gf180_ram_512x8_wrapper.v}
set ::env(WIRE_RC_LAYER) {Metal2}
set ::env(YOSYS_REWRITE_VERILOG) {0}
set ::env(_) {/openlane/flow.tcl}
set ::env(cts_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/cts}
set ::env(cts_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/cts}
set ::env(cts_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/cts}
set ::env(cts_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/cts}
set ::env(drc_prefix) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/signoff/drc}
set ::env(eco_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/eco}
set ::env(eco_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/eco}
set ::env(eco_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/eco}
set ::env(eco_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/eco}
set ::env(floorplan_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/floorplan}
set ::env(floorplan_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/floorplan}
set ::env(floorplan_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/floorplan}
set ::env(floorplan_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/floorplan}
set ::env(fp_report_prefix) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/floorplan/3-initial_fp}
set ::env(placement_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/placement}
set ::env(placement_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/placement}
set ::env(placement_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/placement}
set ::env(placement_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/placement}
set ::env(routing_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/routing}
set ::env(routing_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/routing}
set ::env(routing_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/routing}
set ::env(routing_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/routing}
set ::env(signoff_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/signoff}
set ::env(signoff_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/signoff}
set ::env(signoff_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/signoff}
set ::env(signoff_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/signoff}
set ::env(synth_report_prefix) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/synthesis/1-synthesis}
set ::env(synthesis_logs) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/logs/synthesis}
set ::env(synthesis_reports) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/reports/synthesis}
set ::env(synthesis_results) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/results/synthesis}
set ::env(synthesis_tmpfiles) {/home/hosni/GF180/rerun/caravel-gf180mcu/openlane/caravel_core/runs/22_12_09_05_44/tmp/synthesis}
set ::env(timer_end) {1670595599}
set ::env(timer_routed) {1670593959}
set ::env(timer_start) {1670593463}
