Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2235
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006630999268963933
power__switching__total,0.00012273987522348762
power__leakage__total,6.69813687181886E-7
power__total,0.0007865095976740122
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25738722992575164
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.251637440229754
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12776091657350971
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.905038958282148
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.127761
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.816950
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26358974082841957
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2524597546917749
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6501209199441469
timing__setup__ws__corner:nom_slow_1p08V_125C,9.69874163988161
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.650121
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.505592
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2596974930830328
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25192559862394515
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3178139508186729
timing__setup__ws__corner:nom_typ_1p20V_25C,10.45550342564875
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.317814
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.347752
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25738722992575164
clock__skew__worst_setup,0.251637440229754
timing__hold__ws,0.12776091657350971
timing__setup__ws,9.69874163988161
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.127761
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.505592
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1211
design__instance__area__stdcell,21816.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.753809
design__instance__utilization__stdcell,0.753809
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,23
design__instance__area__class:inverter,132.451
design__instance__count__class:sequential_cell,167
design__instance__area__class:sequential_cell,8217.42
design__instance__count__class:multi_input_combinational_cell,736
design__instance__area__class:multi_input_combinational_cell,8188.39
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,233
design__instance__area__class:timing_repair_buffer,4102.36
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26843.8
design__violations,0
design__instance__count__class:clock_buffer,51
design__instance__area__class:clock_buffer,1170.29
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,162
global_route__vias,7664
global_route__wirelength,44830
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1227
route__net__special,2
route__drc_errors__iter:0,278
route__wirelength__iter:0,29251
route__drc_errors__iter:1,52
route__wirelength__iter:1,29057
route__drc_errors__iter:2,39
route__wirelength__iter:2,28969
route__drc_errors__iter:3,1
route__wirelength__iter:3,28965
route__drc_errors__iter:4,0
route__wirelength__iter:4,28964
route__drc_errors,0
route__wirelength,28964
route__vias,6641
route__vias__singlecut,6641
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,412.4
design__instance__count__class:fill_cell,1024
design__instance__area__class:fill_cell,7125.15
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,4
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,4
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,4
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,4
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000203087
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000219073
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00011587
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000219073
design_powergrid__voltage__worst,0.000219073
design_powergrid__voltage__worst__net:VPWR,1.1998
design_powergrid__drop__worst,0.000219073
design_powergrid__drop__worst__net:VPWR,0.000203087
design_powergrid__voltage__worst__net:VGND,0.000219073
design_powergrid__drop__worst__net:VGND,0.000219073
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000119000000000000005838211858399944276243331842124462127685546875
ir__drop__worst,0.0002030000000000000011900203045200896667665801942348480224609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
