Timing Violation Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Jul 23 08:28:42 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.744
  Slack (ns):              1.036
  Arrival (ns):           14.178
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.773
  Slack (ns):              1.060
  Arrival (ns):           14.170
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.727
  Slack (ns):              1.065
  Arrival (ns):           14.149
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.694
  Slack (ns):              1.100
  Arrival (ns):           14.114
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.672
  Slack (ns):              1.108
  Arrival (ns):           14.106
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 6
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.683
  Slack (ns):              1.109
  Arrival (ns):           14.105
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 7
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.660
  Slack (ns):              1.132
  Arrival (ns):           14.082
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 8
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[13]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.624
  Slack (ns):              1.145
  Arrival (ns):           14.069
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 9
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.642
  Slack (ns):              1.150
  Arrival (ns):           14.064
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 10
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.639
  Slack (ns):              1.151
  Arrival (ns):           14.063
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 11
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[17]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.687
  Slack (ns):              1.155
  Arrival (ns):           14.132
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 12
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.599
  Slack (ns):              1.157
  Arrival (ns):           14.006
  Required (ns):          15.163
  Operating Conditions: slow_lv_ht

Path 13
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.626
  Slack (ns):              1.163
  Arrival (ns):           14.051
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 14
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.606
  Slack (ns):              1.175
  Arrival (ns):           14.039
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 15
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.688
  Slack (ns):              1.175
  Arrival (ns):           14.138
  Required (ns):          15.313
  Operating Conditions: slow_lv_ht

Path 16
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[23]:EN
  Delay (ns):              3.328
  Slack (ns):              1.179
  Arrival (ns):           14.048
  Required (ns):          15.227
  Operating Conditions: slow_lv_ht

Path 17
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.609
  Slack (ns):              1.183
  Arrival (ns):           14.031
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 18
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.679
  Slack (ns):              1.185
  Arrival (ns):           14.128
  Required (ns):          15.313
  Operating Conditions: slow_lv_ht

Path 19
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.679
  Slack (ns):              1.187
  Arrival (ns):           14.129
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 20
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.601
  Slack (ns):              1.193
  Arrival (ns):           14.021
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 21
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.670
  Slack (ns):              1.197
  Arrival (ns):           14.119
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 22
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.750
  Slack (ns):              1.200
  Arrival (ns):           14.193
  Required (ns):          15.393
  Operating Conditions: slow_lv_ht

Path 23
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.587
  Slack (ns):              1.205
  Arrival (ns):           14.009
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 24
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.579
  Slack (ns):              1.211
  Arrival (ns):           14.003
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 25
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.621
  Slack (ns):              1.213
  Arrival (ns):           14.017
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 26
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.670
  Slack (ns):              1.219
  Arrival (ns):           14.068
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 27
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[17]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.548
  Slack (ns):              1.221
  Arrival (ns):           13.993
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 28
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.678
  Slack (ns):              1.226
  Arrival (ns):           14.099
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 29
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.672
  Slack (ns):              1.227
  Arrival (ns):           14.093
  Required (ns):          15.320
  Operating Conditions: slow_lv_ht

Path 30
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.718
  Slack (ns):              1.227
  Arrival (ns):           14.161
  Required (ns):          15.388
  Operating Conditions: slow_lv_ht

Path 31
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[13]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.560
  Slack (ns):              1.229
  Arrival (ns):           13.985
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 32
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.555
  Slack (ns):              1.234
  Arrival (ns):           13.980
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 33
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.558
  Slack (ns):              1.234
  Arrival (ns):           13.980
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 34
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[5]:D
  Delay (ns):              3.669
  Slack (ns):              1.235
  Arrival (ns):           14.090
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 35
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.539
  Slack (ns):              1.250
  Arrival (ns):           13.964
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 36
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.582
  Slack (ns):              1.251
  Arrival (ns):           13.979
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 37
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[15]:EN
  Delay (ns):              3.261
  Slack (ns):              1.256
  Arrival (ns):           13.981
  Required (ns):          15.237
  Operating Conditions: slow_lv_ht

Path 38
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:EN
  Delay (ns):              3.261
  Slack (ns):              1.256
  Arrival (ns):           13.981
  Required (ns):          15.237
  Operating Conditions: slow_lv_ht

Path 39
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.698
  Slack (ns):              1.257
  Arrival (ns):           14.124
  Required (ns):          15.381
  Operating Conditions: slow_lv_ht

Path 40
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.594
  Slack (ns):              1.259
  Arrival (ns):           14.028
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 41
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.532
  Slack (ns):              1.260
  Arrival (ns):           13.954
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 42
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.549
  Slack (ns):              1.260
  Arrival (ns):           13.945
  Required (ns):          15.205
  Operating Conditions: slow_lv_ht

Path 43
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.592
  Slack (ns):              1.261
  Arrival (ns):           14.026
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 44
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.642
  Slack (ns):              1.261
  Arrival (ns):           14.064
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.636
  Slack (ns):              1.262
  Arrival (ns):           14.058
  Required (ns):          15.320
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_67/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/gen_dc_level.wr_aready:D
  Delay (ns):              3.665
  Slack (ns):              1.264
  Arrival (ns):           14.140
  Required (ns):          15.404
  Operating Conditions: slow_lv_ht

Path 47
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAlO10_Z[11]:D
  Delay (ns):              3.657
  Slack (ns):              1.267
  Arrival (ns):           14.058
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 48
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.566
  Slack (ns):              1.268
  Arrival (ns):           13.962
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 49
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.566
  Slack (ns):              1.269
  Arrival (ns):           13.961
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 50
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[5]:D
  Delay (ns):              3.633
  Slack (ns):              1.270
  Arrival (ns):           14.055
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 51
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.609
  Slack (ns):              1.272
  Arrival (ns):           14.041
  Required (ns):          15.313
  Operating Conditions: slow_lv_ht

Path 52
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.592
  Slack (ns):              1.273
  Arrival (ns):           14.014
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 53
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[17]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[0]:D
  Delay (ns):              3.566
  Slack (ns):              1.276
  Arrival (ns):           14.011
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 54
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[6]:EN
  Delay (ns):              3.240
  Slack (ns):              1.277
  Arrival (ns):           13.960
  Required (ns):          15.237
  Operating Conditions: slow_lv_ht

Path 55
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[11]:EN
  Delay (ns):              3.240
  Slack (ns):              1.277
  Arrival (ns):           13.960
  Required (ns):          15.237
  Operating Conditions: slow_lv_ht

Path 56
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.585
  Slack (ns):              1.281
  Arrival (ns):           14.035
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 57
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[17]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.572
  Slack (ns):              1.282
  Arrival (ns):           14.005
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 58
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAl1Ol:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAlO10_Z[11]:D
  Delay (ns):              3.607
  Slack (ns):              1.282
  Arrival (ns):           14.043
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 59
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.600
  Slack (ns):              1.284
  Arrival (ns):           14.032
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 60
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.618
  Slack (ns):              1.286
  Arrival (ns):           14.039
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 61
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.540
  Slack (ns):              1.287
  Arrival (ns):           13.943
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 62
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.612
  Slack (ns):              1.287
  Arrival (ns):           14.033
  Required (ns):          15.320
  Operating Conditions: slow_lv_ht

Path 63
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.610
  Slack (ns):              1.289
  Arrival (ns):           14.031
  Required (ns):          15.320
  Operating Conditions: slow_lv_ht

Path 64
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.666
  Slack (ns):              1.290
  Arrival (ns):           14.091
  Required (ns):          15.381
  Operating Conditions: slow_lv_ht

Path 65
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.576
  Slack (ns):              1.290
  Arrival (ns):           14.026
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 66
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.576
  Slack (ns):              1.291
  Arrival (ns):           14.025
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 67
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.544
  Slack (ns):              1.293
  Arrival (ns):           13.937
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 68
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[2]:EN
  Delay (ns):              3.218
  Slack (ns):              1.295
  Arrival (ns):           13.938
  Required (ns):          15.233
  Operating Conditions: slow_lv_ht

Path 69
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[5]:D
  Delay (ns):              3.609
  Slack (ns):              1.295
  Arrival (ns):           14.030
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 70
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.574
  Slack (ns):              1.297
  Arrival (ns):           14.016
  Required (ns):          15.313
  Operating Conditions: slow_lv_ht

Path 71
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.480
  Slack (ns):              1.300
  Arrival (ns):           13.914
  Required (ns):          15.214
  Operating Conditions: slow_lv_ht

Path 72
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.567
  Slack (ns):              1.300
  Arrival (ns):           14.016
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 73
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.547
  Slack (ns):              1.301
  Arrival (ns):           13.986
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 74
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAl1Ol:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAIO10_Z[10]:D
  Delay (ns):              3.584
  Slack (ns):              1.302
  Arrival (ns):           14.020
  Required (ns):          15.322
  Operating Conditions: slow_lv_ht

Path 75
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.689
  Slack (ns):              1.302
  Arrival (ns):           14.115
  Required (ns):          15.417
  Operating Conditions: slow_lv_ht

Path 76
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.560
  Slack (ns):              1.303
  Arrival (ns):           14.010
  Required (ns):          15.313
  Operating Conditions: slow_lv_ht

Path 77
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.524
  Slack (ns):              1.304
  Arrival (ns):           13.926
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 78
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.527
  Slack (ns):              1.308
  Arrival (ns):           13.922
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 79
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.565
  Slack (ns):              1.309
  Arrival (ns):           14.007
  Required (ns):          15.316
  Operating Conditions: slow_lv_ht

Path 80
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.602
  Slack (ns):              1.309
  Arrival (ns):           14.028
  Required (ns):          15.337
  Operating Conditions: slow_lv_ht

Path 81
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.523
  Slack (ns):              1.311
  Arrival (ns):           13.919
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 82
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/sDat[44]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_test_done_o:EN
  Delay (ns):              3.450
  Slack (ns):              1.312
  Arrival (ns):           13.895
  Required (ns):          15.207
  Operating Conditions: slow_lv_ht

Path 83
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.551
  Slack (ns):              1.313
  Arrival (ns):           14.000
  Required (ns):          15.313
  Operating Conditions: slow_lv_ht

Path 84
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.548
  Slack (ns):              1.314
  Arrival (ns):           13.973
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 85
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              3.519
  Slack (ns):              1.317
  Arrival (ns):           13.913
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 86
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.563
  Slack (ns):              1.319
  Arrival (ns):           13.968
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 87
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[8]:EN
  Delay (ns):              3.191
  Slack (ns):              1.320
  Arrival (ns):           13.911
  Required (ns):          15.231
  Operating Conditions: slow_lv_ht

Path 88
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[7]:EN
  Delay (ns):              3.191
  Slack (ns):              1.320
  Arrival (ns):           13.911
  Required (ns):          15.231
  Operating Conditions: slow_lv_ht

Path 89
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[4]:EN
  Delay (ns):              3.190
  Slack (ns):              1.320
  Arrival (ns):           13.910
  Required (ns):          15.230
  Operating Conditions: slow_lv_ht

Path 90
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[5]:EN
  Delay (ns):              3.190
  Slack (ns):              1.321
  Arrival (ns):           13.910
  Required (ns):          15.231
  Operating Conditions: slow_lv_ht

Path 91
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.576
  Slack (ns):              1.324
  Arrival (ns):           13.997
  Required (ns):          15.321
  Operating Conditions: slow_lv_ht

Path 92
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.574
  Slack (ns):              1.324
  Arrival (ns):           13.996
  Required (ns):          15.320
  Operating Conditions: slow_lv_ht

Path 93
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.622
  Slack (ns):              1.324
  Arrival (ns):           14.065
  Required (ns):          15.389
  Operating Conditions: slow_lv_ht

Path 94
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAIO10_Z[10]:D
  Delay (ns):              3.595
  Slack (ns):              1.326
  Arrival (ns):           13.996
  Required (ns):          15.322
  Operating Conditions: slow_lv_ht

Path 95
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.528
  Slack (ns):              1.326
  Arrival (ns):           13.961
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 96
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[1][0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.521
  Slack (ns):              1.327
  Arrival (ns):           13.960
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 97
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO010l_Z[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              3.537
  Slack (ns):              1.328
  Arrival (ns):           13.959
  Required (ns):          15.287
  Operating Conditions: slow_lv_ht

Path 98
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.583
  Slack (ns):              1.328
  Arrival (ns):           14.009
  Required (ns):          15.337
  Operating Conditions: slow_lv_ht

Path 99
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.572
  Slack (ns):              1.328
  Arrival (ns):           13.997
  Required (ns):          15.325
  Operating Conditions: slow_lv_ht

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[5]:D
  Delay (ns):              3.621
  Slack (ns):              1.329
  Arrival (ns):           14.064
  Required (ns):          15.393
  Operating Conditions: slow_lv_ht

