###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       365534   # Number of WRITE/WRITEP commands
num_reads_done                 =       742468   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       571779   # Number of read row buffer hits
num_read_cmds                  =       742467   # Number of READ/READP commands
num_writes_done                =       365534   # Number of read requests issued
num_write_row_hits             =       271957   # Number of write row buffer hits
num_act_cmds                   =       265411   # Number of ACT commands
num_pre_cmds                   =       265384   # Number of PRE commands
num_ondemand_pres              =       241329   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9557530   # Cyles of rank active rank.0
rank_active_cycles.1           =      9355786   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       442470   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       644214   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1041806   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13540   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3507   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2554   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3714   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5141   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7832   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6552   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          945   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          562   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21849   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           77   # Write cmd latency (cycles)
write_latency[20-39]           =         1093   # Write cmd latency (cycles)
write_latency[40-59]           =         1813   # Write cmd latency (cycles)
write_latency[60-79]           =         4158   # Write cmd latency (cycles)
write_latency[80-99]           =         7622   # Write cmd latency (cycles)
write_latency[100-119]         =        10763   # Write cmd latency (cycles)
write_latency[120-139]         =        14952   # Write cmd latency (cycles)
write_latency[140-159]         =        18267   # Write cmd latency (cycles)
write_latency[160-179]         =        20989   # Write cmd latency (cycles)
write_latency[180-199]         =        22876   # Write cmd latency (cycles)
write_latency[200-]            =       262924   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       276390   # Read request latency (cycles)
read_latency[40-59]            =        92900   # Read request latency (cycles)
read_latency[60-79]            =       107527   # Read request latency (cycles)
read_latency[80-99]            =        39154   # Read request latency (cycles)
read_latency[100-119]          =        28656   # Read request latency (cycles)
read_latency[120-139]          =        24357   # Read request latency (cycles)
read_latency[140-159]          =        17198   # Read request latency (cycles)
read_latency[160-179]          =        14047   # Read request latency (cycles)
read_latency[180-199]          =        12243   # Read request latency (cycles)
read_latency[200-]             =       129995   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.82475e+09   # Write energy
read_energy                    =  2.99363e+09   # Read energy
act_energy                     =  7.26164e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.12386e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.09223e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9639e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83801e+09   # Active standby energy rank.1
average_read_latency           =      130.044   # Average read request latency (cycles)
average_interarrival           =      9.02426   # Average request interarrival latency (cycles)
total_energy                   =  1.85727e+10   # Total energy (pJ)
average_power                  =      1857.27   # Average power (mW)
average_bandwidth              =      9.45495   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       396922   # Number of WRITE/WRITEP commands
num_reads_done                 =       775551   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       593891   # Number of read row buffer hits
num_read_cmds                  =       775549   # Number of READ/READP commands
num_writes_done                =       396922   # Number of read requests issued
num_write_row_hits             =       296665   # Number of write row buffer hits
num_act_cmds                   =       283167   # Number of ACT commands
num_pre_cmds                   =       283139   # Number of PRE commands
num_ondemand_pres              =       258570   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9456910   # Cyles of rank active rank.0
rank_active_cycles.1           =      9422938   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       543090   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       577062   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1107840   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12170   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3409   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2580   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3660   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5158   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7722   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6757   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          836   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          567   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21774   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           61   # Write cmd latency (cycles)
write_latency[20-39]           =         1010   # Write cmd latency (cycles)
write_latency[40-59]           =         1762   # Write cmd latency (cycles)
write_latency[60-79]           =         3822   # Write cmd latency (cycles)
write_latency[80-99]           =         8030   # Write cmd latency (cycles)
write_latency[100-119]         =        11531   # Write cmd latency (cycles)
write_latency[120-139]         =        16146   # Write cmd latency (cycles)
write_latency[140-159]         =        19746   # Write cmd latency (cycles)
write_latency[160-179]         =        23207   # Write cmd latency (cycles)
write_latency[180-199]         =        25292   # Write cmd latency (cycles)
write_latency[200-]            =       286315   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       270645   # Read request latency (cycles)
read_latency[40-59]            =        95980   # Read request latency (cycles)
read_latency[60-79]            =       117338   # Read request latency (cycles)
read_latency[80-99]            =        44295   # Read request latency (cycles)
read_latency[100-119]          =        32042   # Read request latency (cycles)
read_latency[120-139]          =        27138   # Read request latency (cycles)
read_latency[140-159]          =        19115   # Read request latency (cycles)
read_latency[160-179]          =        15540   # Read request latency (cycles)
read_latency[180-199]          =        12970   # Read request latency (cycles)
read_latency[200-]             =       140486   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.98143e+09   # Write energy
read_energy                    =  3.12701e+09   # Read energy
act_energy                     =  7.74745e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.60683e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7699e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90111e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87991e+09   # Active standby energy rank.1
average_read_latency           =      136.483   # Average read request latency (cycles)
average_interarrival           =      8.52804   # Average request interarrival latency (cycles)
total_energy                   =  1.89065e+10   # Total energy (pJ)
average_power                  =      1890.65   # Average power (mW)
average_bandwidth              =      10.0051   # Average bandwidth
