Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:52:37 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 170AA580522
	for <like.xu@linux.intel.com>; Fri, 21 Dec 2018 08:12:26 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by orsmga006-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 21 Dec 2018 08:12:25 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3ARlTXdRWjYouYKihK2xGSd1nna9XV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYbR2Bt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KpwVhTmlD?=
 =?us-ascii?q?kIOCI48GHPi8x/kqRboA66pxdix4LYeZyZOOZicq/Ye94RWGhPUdtLVyFZDI2y?=
 =?us-ascii?q?bIwBAOgPPehYsYfzukMOoBm8CwSjGe/ixCNEiWHt3aAhz+gtDRvL0BA6Et4SrH?=
 =?us-ascii?q?jZqsj+OqcIUeCyyanF1S/NYOlS2Tf49ofIaA0qr/+WUr1rasXe100vFx/YhViX?=
 =?us-ascii?q?sYzqJTeV1uETvGiB9OdgTuOvi2AmqwFvvDej3Nsjio7Mho8MzF3P6CZ3wJ4tKN?=
 =?us-ascii?q?GmVEJ2YsSoHIZNuyyZLYd6XM0vTmFytConyLAKoYC3cSkWxJg6whPTdv+Kf5aN?=
 =?us-ascii?q?7x3/UOucIit0iXdhdb++mxm/9EutxfDhWcSx31tHoSlIn9rJu30JyxDc8dWLR/?=
 =?us-ascii?q?5980qlxDmDygbe4fxeL08uj6rUMZshz6YwlpUNtUTDGTf7mEH3jK+NakUk4fKk?=
 =?us-ascii?q?6+vhYrX7vJOcMJV0ig7mPqQvnMywH/g4PxAQU2SH+umwzqDv8VD6TblQkPE7nK?=
 =?us-ascii?q?nUvIrHKckZvqK5BhVa0ocn6xaxFTem19EYkGEeLF1bfRKHkpHlNEzQL/DmE/i/?=
 =?us-ascii?q?h02gnyxsx/DbOL3uHovCLmPEnLflfLZ96FBTxBA8zNBC/59UDrABIPTuWk7+rt?=
 =?us-ascii?q?DYDxk5MxCqzObjEtlyyoQeWWeUD6+fN6PSt1CI5uQyI+WWY48Vojn9J+A/5/Hy?=
 =?us-ascii?q?lX85hUMdfa6x0JsTaXC4HeppL1+WYHrxmdoBFWYKvgwjTO3lklGCUDhTZ2qsUK?=
 =?us-ascii?q?I4/D00FIWmDYKQDr2rm6GLiSenAoVNNCcBDlGXDWyucYKCVPERLiWILYhkmz0A?=
 =?us-ascii?q?ULGnDIg5yRCpshS90rdiM6/Y9zMVscHe0sNo7bjWnBA26TsmFsmYziSBQn95mi?=
 =?us-ascii?q?YSSiYr0btjiUp6zFiFzO5/mfMPDsFZ5f5CTlInM4XBxfdxEdH4V1H9eYKQRVO7?=
 =?us-ascii?q?B8+nGjovZtQ2xdAIfgB6AdrxoArE2n+SCrsQmqbDKJU++K/YwzClP895znvc/L?=
 =?us-ascii?q?IggVg4T41EMmjw1f03zBTaG4OcyxbRrK2tb6lJmXeVrGo=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AdAAAIEB1chxHrdtBjHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGBMCWCPYwWX4sdgg2XX4FxFQEBGBSEQIJwIjQJDQEDAQEBAQEBAgETAQE?=
 =?us-ascii?q?BCgsJCBsOIwyCOgUCAx8BBoJhAwMBAiQZAQEECikBAgMBAgYBAR8pCAMBMAEFA?=
 =?us-ascii?q?RwZBYMdgWoDFQEEmj48iimBbDOCdgEBBYJEhGcIEodshEEXgX+BEAGFaYIKAQF?=
 =?us-ascii?q?EJ4USi0WFHZBlCYIpiC6HBgwYYn6IGodlilmPHAIEAgQFAgUPIYElgg4zGggbF?=
 =?us-ascii?q?YMnghsMF4NKinRRgQIFIROLHUeBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AdAAAIEB1chxHrdtBjHQEBBQEHBQGBUQgBCwGBMCWCPYw?=
 =?us-ascii?q?WX4sdgg2XX4FxFQEBGBSEQIJwIjQJDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCO?=
 =?us-ascii?q?gUCAx8BBoJhAwMBAiQZAQEECikBAgMBAgYBAR8pCAMBMAEFARwZBYMdgWoDFQE?=
 =?us-ascii?q?Emj48iimBbDOCdgEBBYJEhGcIEodshEEXgX+BEAGFaYIKAQFEJ4USi0WFHZBlC?=
 =?us-ascii?q?YIpiC6HBgwYYn6IGodlilmPHAIEAgQFAgUPIYElgg4zGggbFYMnghsMF4NKinR?=
 =?us-ascii?q?RgQIFIROLHUeBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,382,1539673200"; 
   d="scan'208";a="56132683"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 21 Dec 2018 08:12:24 -0800
Received: from localhost ([::1]:46457 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gaNPU-0000rr-6R
	for like.xu@linux.intel.com; Fri, 21 Dec 2018 11:12:24 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53083)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNHP-0001gc-Kh
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:04:04 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNHO-0004GL-Ct
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:04:03 -0500
Received: from mail-qk1-x741.google.com ([2607:f8b0:4864:20::741]:34492)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <palmer@sifive.com>) id 1gaNHN-000488-Sv
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:04:02 -0500
Received: by mail-qk1-x741.google.com with SMTP id q8so3364138qke.1
	for <qemu-devel@nongnu.org>; Fri, 21 Dec 2018 08:03:48 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
	h=subject:date:message-id:in-reply-to:references:cc:from:to;
	bh=WHGAQUfOGf/lF2aQbiDJ1O5xra2r7l4uqRWZE5qJgIs=;
	b=InkDlxoMnrVROvjw+pUN7VTOQ71R3JauNHYjjqmmICSfsBbqehlloIEukaXYl+ny8v
	OwvArBjRSp8cVovL0BcZEUvax42DXusETr0d3OwL8nAd2SxYygByV7Zhe/NxOt+8DBz/
	njtEg8tIbd3Y7XGayn6wPqctay5iqysmkNGF5jzmb6V1BVOST7XNS+GNZu/WaWH9Y4QX
	nwuZ+DYnzBMwl7AeW2ltdykl546dtTRCU9J6fxUlLhdni7mZewiV7OauHrqEXomwcnQ1
	qj8DHAsvQgXktWkLAkapvZNbc+WzrjMPHKv2N3tUYSLJJjRK5hhYT4a4bYe6U2sLIfa9
	b25A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:date:message-id:in-reply-to:references
	:cc:from:to;
	bh=WHGAQUfOGf/lF2aQbiDJ1O5xra2r7l4uqRWZE5qJgIs=;
	b=svmvATC2hQe0PISBL1lSADUjhRQyKhChvIvK7U6CKPN9Le07B8gOtHBP60FRiLC4S5
	vi/cRuXBgTPgSbm8HC35BKhDHRYQfxBQm9sK9ASXZXwNyE7U6GwSK6XqUzPftmbnRGwu
	te7qbu1L8LQ8Z2F7TgNwLpZ3/I2ZR9EKq/4IaZdhMvxH7+jidz1bsxDutwhTkMJvZfSx
	pBGrd/4PMZSss/vdoLzmiJuAQlOCQcyWP0UAZQimOjugxCOOYCK4QcPqYSk6/WckVB4X
	7pOgutEA/dC+K4WYyCXkFIJxnVwxePFZGJ3vR8ytoLmUCDOPKbHMW2EbEoxsICiXuXgA
	AOUw==
X-Gm-Message-State: AJcUukf4SuhDPQ9xod8IUp6B+DxyEJ6rs4pgRDUgshVSwp6zqcX5NhSQ
	xlFYZ3jLGKCTJQ/ZjWqatsIVRez5wv8=
X-Google-Smtp-Source: ALg8bN60k6U+LR28uLnJXV19pdqdkU++wxPD3t7uYu/DNCeCHIpxvTtUzgfqnb5i70pFYAGX+Jo8WQ==
X-Received: by 2002:a37:a391:: with SMTP id m139mr2766254qke.11.1545408227566; 
	Fri, 21 Dec 2018 08:03:47 -0800 (PST)
Received: from localhost ([2601:182:c980:96c:8dd:4488:90b1:59d1])
	by smtp.gmail.com with ESMTPSA id
	u45sm6110081qtk.33.2018.12.21.08.03.46
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 21 Dec 2018 08:03:46 -0800 (PST)
Date: Fri, 21 Dec 2018 08:03:01 -0800
Message-Id: <20181221160307.14819-9-palmer@sifive.com>
X-Mailer: git-send-email 2.18.1
In-Reply-To: <20181221160307.14819-1-palmer@sifive.com>
References: <20181221160307.14819-1-palmer@sifive.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: qemu-riscv@nongnu.org
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::741
Subject: [Qemu-devel] [PULL 08/14] RISC-V: Fix CLINT timecmp low 32-bit
 writes
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>,
	Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
	Palmer Dabbelt <palmer@sifive.com>, qemu-devel@nongnu.org,
	Michael Clark <mjc@sifive.com>, Alistair Francis <alistair.francis@wdc.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Michael Clark <mjc@sifive.com>

A missing shift made updates to the low order bits
of timecmp erroneously copy the old low order bits
into the high order bits of the 64-bit timecmp
register. Add the missing shift and rename timecmp
local variables to timecmp_hi and timecmp_lo.

This bug didn't show up as the low order bits are
usually written first followed by the high order
bits meaning the high order bits contained an invalid
value between the timecmp_lo and timecmp_hi update.

Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>
Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Cc: Alistair Francis <Alistair.Francis@wdc.com>
Co-Authored-by: Johannes Haring <johannes.haring@gmx.net>
Signed-off-by: Michael Clark <mjc@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
---
 hw/riscv/sifive_clint.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/hw/riscv/sifive_clint.c b/hw/riscv/sifive_clint.c
index 0d2fd52487e6..d4c159e93736 100644
--- a/hw/riscv/sifive_clint.c
+++ b/hw/riscv/sifive_clint.c
@@ -146,15 +146,15 @@ static void sifive_clint_write(void *opaque, hwaddr addr, uint64_t value,
             error_report("clint: invalid timecmp hartid: %zu", hartid);
         } else if ((addr & 0x7) == 0) {
             /* timecmp_lo */
-            uint64_t timecmp = env->timecmp;
+            uint64_t timecmp_hi = env->timecmp >> 32;
             sifive_clint_write_timecmp(RISCV_CPU(cpu),
-                timecmp << 32 | (value & 0xFFFFFFFF));
+                timecmp_hi << 32 | (value & 0xFFFFFFFF));
             return;
         } else if ((addr & 0x7) == 4) {
             /* timecmp_hi */
-            uint64_t timecmp = env->timecmp;
+            uint64_t timecmp_lo = env->timecmp;
             sifive_clint_write_timecmp(RISCV_CPU(cpu),
-                value << 32 | (timecmp & 0xFFFFFFFF));
+                value << 32 | (timecmp_lo & 0xFFFFFFFF));
         } else {
             error_report("clint: invalid timecmp write: %08x", (uint32_t)addr);
         }
-- 
2.18.1


