
../repos/coreutils/src/sha384sum:     file format elf32-littlearm


Disassembly of section .init:

00010d30 <.init>:
   10d30:	push	{r3, lr}
   10d34:	bl	1103c <dcngettext@plt+0x4c>
   10d38:	pop	{r3, pc}

Disassembly of section .plt:

00010d3c <fdopen@plt-0x14>:
   10d3c:	push	{lr}		; (str lr, [sp, #-4]!)
   10d40:	ldr	lr, [pc, #4]	; 10d4c <fdopen@plt-0x4>
   10d44:	add	lr, pc, lr
   10d48:	ldr	pc, [lr, #8]!
   10d4c:			; <UNDEFINED> instruction: 0x000272b4

00010d50 <fdopen@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #159744	; 0x27000
   10d58:	ldr	pc, [ip, #692]!	; 0x2b4

00010d5c <calloc@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #159744	; 0x27000
   10d64:	ldr	pc, [ip, #684]!	; 0x2ac

00010d68 <fputs_unlocked@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #159744	; 0x27000
   10d70:	ldr	pc, [ip, #676]!	; 0x2a4

00010d74 <raise@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #159744	; 0x27000
   10d7c:	ldr	pc, [ip, #668]!	; 0x29c

00010d80 <__getdelim@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #159744	; 0x27000
   10d88:	ldr	pc, [ip, #660]!	; 0x294

00010d8c <strcmp@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #159744	; 0x27000
   10d94:	ldr	pc, [ip, #652]!	; 0x28c

00010d98 <posix_fadvise64@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #159744	; 0x27000
   10da0:	ldr	pc, [ip, #644]!	; 0x284

00010da4 <fflush@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #159744	; 0x27000
   10dac:	ldr	pc, [ip, #636]!	; 0x27c

00010db0 <free@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #159744	; 0x27000
   10db8:	ldr	pc, [ip, #628]!	; 0x274

00010dbc <_exit@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #159744	; 0x27000
   10dc4:	ldr	pc, [ip, #620]!	; 0x26c

00010dc8 <memcpy@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #159744	; 0x27000
   10dd0:	ldr	pc, [ip, #612]!	; 0x264

00010dd4 <mbsinit@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #159744	; 0x27000
   10ddc:	ldr	pc, [ip, #604]!	; 0x25c

00010de0 <fwrite_unlocked@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #159744	; 0x27000
   10de8:	ldr	pc, [ip, #596]!	; 0x254

00010dec <memcmp@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #159744	; 0x27000
   10df4:	ldr	pc, [ip, #588]!	; 0x24c

00010df8 <fputc_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #159744	; 0x27000
   10e00:	ldr	pc, [ip, #580]!	; 0x244

00010e04 <dcgettext@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #159744	; 0x27000
   10e0c:	ldr	pc, [ip, #572]!	; 0x23c

00010e10 <realloc@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #159744	; 0x27000
   10e18:	ldr	pc, [ip, #564]!	; 0x234

00010e1c <textdomain@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #159744	; 0x27000
   10e24:	ldr	pc, [ip, #556]!	; 0x22c

00010e28 <iswprint@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #159744	; 0x27000
   10e30:	ldr	pc, [ip, #548]!	; 0x224

00010e34 <fwrite@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #159744	; 0x27000
   10e3c:	ldr	pc, [ip, #540]!	; 0x21c

00010e40 <lseek64@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #159744	; 0x27000
   10e48:	ldr	pc, [ip, #532]!	; 0x214

00010e4c <__ctype_get_mb_cur_max@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #159744	; 0x27000
   10e54:	ldr	pc, [ip, #524]!	; 0x20c

00010e58 <__fpending@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #159744	; 0x27000
   10e60:	ldr	pc, [ip, #516]!	; 0x204

00010e64 <mbrtowc@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #159744	; 0x27000
   10e6c:	ldr	pc, [ip, #508]!	; 0x1fc

00010e70 <error@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #159744	; 0x27000
   10e78:	ldr	pc, [ip, #500]!	; 0x1f4

00010e7c <malloc@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #159744	; 0x27000
   10e84:	ldr	pc, [ip, #492]!	; 0x1ec

00010e88 <__libc_start_main@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #159744	; 0x27000
   10e90:	ldr	pc, [ip, #484]!	; 0x1e4

00010e94 <__freading@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #159744	; 0x27000
   10e9c:	ldr	pc, [ip, #476]!	; 0x1dc

00010ea0 <__ctype_tolower_loc@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #159744	; 0x27000
   10ea8:	ldr	pc, [ip, #468]!	; 0x1d4

00010eac <__gmon_start__@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #159744	; 0x27000
   10eb4:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb8 <getopt_long@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #159744	; 0x27000
   10ec0:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec4 <__ctype_b_loc@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #159744	; 0x27000
   10ecc:	ldr	pc, [ip, #444]!	; 0x1bc

00010ed0 <exit@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #159744	; 0x27000
   10ed8:	ldr	pc, [ip, #436]!	; 0x1b4

00010edc <strlen@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #159744	; 0x27000
   10ee4:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee8 <strchr@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #159744	; 0x27000
   10ef0:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef4 <__errno_location@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #159744	; 0x27000
   10efc:	ldr	pc, [ip, #412]!	; 0x19c

00010f00 <__cxa_atexit@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #159744	; 0x27000
   10f08:	ldr	pc, [ip, #404]!	; 0x194

00010f0c <setvbuf@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #159744	; 0x27000
   10f14:	ldr	pc, [ip, #396]!	; 0x18c

00010f18 <memset@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #159744	; 0x27000
   10f20:	ldr	pc, [ip, #388]!	; 0x184

00010f24 <__printf_chk@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #159744	; 0x27000
   10f2c:	ldr	pc, [ip, #380]!	; 0x17c

00010f30 <fileno@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #159744	; 0x27000
   10f38:	ldr	pc, [ip, #372]!	; 0x174

00010f3c <__fprintf_chk@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #159744	; 0x27000
   10f44:	ldr	pc, [ip, #364]!	; 0x16c

00010f48 <fclose@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #159744	; 0x27000
   10f50:	ldr	pc, [ip, #356]!	; 0x164

00010f54 <fseeko64@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #159744	; 0x27000
   10f5c:	ldr	pc, [ip, #348]!	; 0x15c

00010f60 <fcntl64@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #159744	; 0x27000
   10f68:	ldr	pc, [ip, #340]!	; 0x154

00010f6c <__overflow@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #159744	; 0x27000
   10f74:	ldr	pc, [ip, #332]!	; 0x14c

00010f78 <setlocale@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #159744	; 0x27000
   10f80:	ldr	pc, [ip, #324]!	; 0x144

00010f84 <strrchr@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #159744	; 0x27000
   10f8c:	ldr	pc, [ip, #316]!	; 0x13c

00010f90 <nl_langinfo@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #159744	; 0x27000
   10f98:	ldr	pc, [ip, #308]!	; 0x134

00010f9c <clearerr_unlocked@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #159744	; 0x27000
   10fa4:	ldr	pc, [ip, #300]!	; 0x12c

00010fa8 <fopen64@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #159744	; 0x27000
   10fb0:	ldr	pc, [ip, #292]!	; 0x124

00010fb4 <bindtextdomain@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #159744	; 0x27000
   10fbc:	ldr	pc, [ip, #284]!	; 0x11c

00010fc0 <fread_unlocked@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #159744	; 0x27000
   10fc8:	ldr	pc, [ip, #276]!	; 0x114

00010fcc <strncmp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #159744	; 0x27000
   10fd4:	ldr	pc, [ip, #268]!	; 0x10c

00010fd8 <abort@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #159744	; 0x27000
   10fe0:	ldr	pc, [ip, #260]!	; 0x104

00010fe4 <close@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #159744	; 0x27000
   10fec:	ldr	pc, [ip, #252]!	; 0xfc

00010ff0 <dcngettext@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #159744	; 0x27000
   10ff8:	ldr	pc, [ip, #244]!	; 0xf4

Disassembly of section .text:

00011000 <.text>:
   11000:	mov	fp, #0
   11004:	mov	lr, #0
   11008:	pop	{r1}		; (ldr r1, [sp], #4)
   1100c:	mov	r2, sp
   11010:	push	{r2}		; (str r2, [sp, #-4]!)
   11014:	push	{r0}		; (str r0, [sp, #-4]!)
   11018:	ldr	ip, [pc, #16]	; 11030 <dcngettext@plt+0x40>
   1101c:	push	{ip}		; (str ip, [sp, #-4]!)
   11020:	ldr	r0, [pc, #12]	; 11034 <dcngettext@plt+0x44>
   11024:	ldr	r3, [pc, #12]	; 11038 <dcngettext@plt+0x48>
   11028:	bl	10e88 <__libc_start_main@plt>
   1102c:	bl	10fd8 <abort@plt>
   11030:	andeq	r6, r2, r4, asr #13
   11034:	andeq	r1, r1, r0, lsl r9
   11038:	andeq	r6, r2, r4, ror #12
   1103c:	ldr	r3, [pc, #20]	; 11058 <dcngettext@plt+0x68>
   11040:	ldr	r2, [pc, #20]	; 1105c <dcngettext@plt+0x6c>
   11044:	add	r3, pc, r3
   11048:	ldr	r2, [r3, r2]
   1104c:	cmp	r2, #0
   11050:	bxeq	lr
   11054:	b	10eac <__gmon_start__@plt>
   11058:			; <UNDEFINED> instruction: 0x00026fb4
   1105c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11060:	ldr	r3, [pc, #28]	; 11084 <dcngettext@plt+0x94>
   11064:	ldr	r0, [pc, #28]	; 11088 <dcngettext@plt+0x98>
   11068:	sub	r3, r3, r0
   1106c:	cmp	r3, #6
   11070:	bxls	lr
   11074:	ldr	r3, [pc, #16]	; 1108c <dcngettext@plt+0x9c>
   11078:	cmp	r3, #0
   1107c:	bxeq	lr
   11080:	bx	r3
   11084:	andeq	r8, r3, pc, asr #2
   11088:	andeq	r8, r3, ip, asr #2
   1108c:	andeq	r0, r0, r0
   11090:	ldr	r1, [pc, #36]	; 110bc <dcngettext@plt+0xcc>
   11094:	ldr	r0, [pc, #36]	; 110c0 <dcngettext@plt+0xd0>
   11098:	sub	r1, r1, r0
   1109c:	asr	r1, r1, #2
   110a0:	add	r1, r1, r1, lsr #31
   110a4:	asrs	r1, r1, #1
   110a8:	bxeq	lr
   110ac:	ldr	r3, [pc, #16]	; 110c4 <dcngettext@plt+0xd4>
   110b0:	cmp	r3, #0
   110b4:	bxeq	lr
   110b8:	bx	r3
   110bc:	andeq	r8, r3, ip, asr #2
   110c0:	andeq	r8, r3, ip, asr #2
   110c4:	andeq	r0, r0, r0
   110c8:	push	{r4, lr}
   110cc:	ldr	r4, [pc, #24]	; 110ec <dcngettext@plt+0xfc>
   110d0:	ldrb	r3, [r4]
   110d4:	cmp	r3, #0
   110d8:	popne	{r4, pc}
   110dc:	bl	11060 <dcngettext@plt+0x70>
   110e0:	mov	r3, #1
   110e4:	strb	r3, [r4]
   110e8:	pop	{r4, pc}
   110ec:	andeq	r8, r3, r0, ror r1
   110f0:	ldr	r0, [pc, #40]	; 11120 <dcngettext@plt+0x130>
   110f4:	ldr	r3, [r0]
   110f8:	cmp	r3, #0
   110fc:	bne	11104 <dcngettext@plt+0x114>
   11100:	b	11090 <dcngettext@plt+0xa0>
   11104:	ldr	r3, [pc, #24]	; 11124 <dcngettext@plt+0x134>
   11108:	cmp	r3, #0
   1110c:	beq	11100 <dcngettext@plt+0x110>
   11110:	push	{r4, lr}
   11114:	blx	r3
   11118:	pop	{r4, lr}
   1111c:	b	11090 <dcngettext@plt+0xa0>
   11120:	andeq	r7, r3, r4, lsl pc
   11124:	andeq	r0, r0, r0
   11128:	cmp	r1, #0
   1112c:	bxeq	lr
   11130:	push	{r4, r5, r6, r7, r8, lr}
   11134:	add	lr, r0, #1
   11138:	mov	ip, r0
   1113c:	mov	r3, #0
   11140:	sub	r4, r1, #1
   11144:	mov	r8, #10
   11148:	mov	r7, #13
   1114c:	mov	r6, #92	; 0x5c
   11150:	b	11194 <dcngettext@plt+0x1a4>
   11154:	mov	r5, lr
   11158:	strb	r8, [ip]
   1115c:	b	11180 <dcngettext@plt+0x190>
   11160:	mov	r5, lr
   11164:	strb	r7, [ip]
   11168:	b	11180 <dcngettext@plt+0x190>
   1116c:	mov	r5, lr
   11170:	strb	r6, [ip]
   11174:	b	11180 <dcngettext@plt+0x190>
   11178:	mov	r5, lr
   1117c:	strb	r2, [ip]
   11180:	add	r3, r3, #1
   11184:	add	lr, lr, #1
   11188:	add	ip, ip, #1
   1118c:	cmp	r1, r3
   11190:	bls	111d8 <dcngettext@plt+0x1e8>
   11194:	ldrb	r2, [r0, r3]
   11198:	cmp	r2, #0
   1119c:	beq	111ec <dcngettext@plt+0x1fc>
   111a0:	cmp	r2, #92	; 0x5c
   111a4:	bne	11178 <dcngettext@plt+0x188>
   111a8:	cmp	r4, r3
   111ac:	beq	111f4 <dcngettext@plt+0x204>
   111b0:	add	r3, r3, #1
   111b4:	ldrb	r2, [r0, r3]
   111b8:	cmp	r2, #110	; 0x6e
   111bc:	beq	11154 <dcngettext@plt+0x164>
   111c0:	cmp	r2, #114	; 0x72
   111c4:	beq	11160 <dcngettext@plt+0x170>
   111c8:	cmp	r2, #92	; 0x5c
   111cc:	beq	1116c <dcngettext@plt+0x17c>
   111d0:	mov	r0, #0
   111d4:	pop	{r4, r5, r6, r7, r8, pc}
   111d8:	add	r1, r0, r1
   111dc:	cmp	r5, r1
   111e0:	movcc	r3, #0
   111e4:	strbcc	r3, [r5]
   111e8:	pop	{r4, r5, r6, r7, r8, pc}
   111ec:	mov	r0, #0
   111f0:	pop	{r4, r5, r6, r7, r8, pc}
   111f4:	mov	r0, #0
   111f8:	pop	{r4, r5, r6, r7, r8, pc}
   111fc:	push	{r4, r5, r6, lr}
   11200:	mov	r5, r0
   11204:	ldr	r3, [pc, #80]	; 1125c <dcngettext@plt+0x26c>
   11208:	ldr	r4, [r3]
   1120c:	cmp	r4, #0
   11210:	beq	11244 <dcngettext@plt+0x254>
   11214:	bl	10ec4 <__ctype_b_loc@plt>
   11218:	ldr	r0, [r0]
   1121c:	mov	r2, r5
   11220:	add	r1, r5, r4
   11224:	ldrb	r3, [r2], #1
   11228:	lsl	r3, r3, #1
   1122c:	ldrh	r3, [r0, r3]
   11230:	tst	r3, #4096	; 0x1000
   11234:	beq	11254 <dcngettext@plt+0x264>
   11238:	mov	r5, r2
   1123c:	cmp	r2, r1
   11240:	bne	11224 <dcngettext@plt+0x234>
   11244:	ldrb	r0, [r5]
   11248:	clz	r0, r0
   1124c:	lsr	r0, r0, #5
   11250:	pop	{r4, r5, r6, pc}
   11254:	mov	r0, #0
   11258:	pop	{r4, r5, r6, pc}
   1125c:	andeq	r8, r3, r4, ror r1
   11260:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11264:	mov	r4, r0
   11268:	cmp	r1, #0
   1126c:	beq	1129c <dcngettext@plt+0x2ac>
   11270:	ldrb	r1, [r0]
   11274:	cmp	r1, #0
   11278:	beq	11298 <dcngettext@plt+0x2a8>
   1127c:	ldr	r5, [pc, #188]	; 11340 <dcngettext@plt+0x350>
   11280:	ldr	sl, [pc, #188]	; 11344 <dcngettext@plt+0x354>
   11284:	mov	r7, #2
   11288:	mov	r6, #1
   1128c:	ldr	r9, [pc, #180]	; 11348 <dcngettext@plt+0x358>
   11290:	ldr	r8, [pc, #180]	; 1134c <dcngettext@plt+0x35c>
   11294:	b	112cc <dcngettext@plt+0x2dc>
   11298:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1129c:	ldr	r3, [pc, #156]	; 11340 <dcngettext@plt+0x350>
   112a0:	ldr	r1, [r3]
   112a4:	bl	10d68 <fputs_unlocked@plt>
   112a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   112ac:	ldr	r3, [r5]
   112b0:	mov	r2, r7
   112b4:	mov	r1, r6
   112b8:	mov	r0, r9
   112bc:	bl	10de0 <fwrite_unlocked@plt>
   112c0:	ldrb	r1, [r4, #1]!
   112c4:	cmp	r1, #0
   112c8:	beq	1133c <dcngettext@plt+0x34c>
   112cc:	cmp	r1, #13
   112d0:	beq	1130c <dcngettext@plt+0x31c>
   112d4:	cmp	r1, #92	; 0x5c
   112d8:	beq	11324 <dcngettext@plt+0x334>
   112dc:	cmp	r1, #10
   112e0:	beq	112ac <dcngettext@plt+0x2bc>
   112e4:	ldr	r0, [r5]
   112e8:	ldr	r3, [r0, #20]
   112ec:	ldr	r2, [r0, #24]
   112f0:	cmp	r3, r2
   112f4:	addcc	r2, r3, #1
   112f8:	strcc	r2, [r0, #20]
   112fc:	strbcc	r1, [r3]
   11300:	bcc	112c0 <dcngettext@plt+0x2d0>
   11304:	bl	10f6c <__overflow@plt>
   11308:	b	112c0 <dcngettext@plt+0x2d0>
   1130c:	ldr	r3, [r5]
   11310:	mov	r2, r7
   11314:	mov	r1, r6
   11318:	mov	r0, r8
   1131c:	bl	10de0 <fwrite_unlocked@plt>
   11320:	b	112c0 <dcngettext@plt+0x2d0>
   11324:	ldr	r3, [r5]
   11328:	mov	r2, r7
   1132c:	mov	r1, r6
   11330:	mov	r0, sl
   11334:	bl	10de0 <fwrite_unlocked@plt>
   11338:	b	112c0 <dcngettext@plt+0x2d0>
   1133c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11340:	andeq	r8, r3, ip, ror #2
   11344:	andeq	r6, r2, ip, lsl #16
   11348:	andeq	r6, r2, r4, lsl #16
   1134c:	andeq	r6, r2, r8, lsl #16
   11350:	push	{r4, r5, r6, r7, r8, lr}
   11354:	mov	r6, r0
   11358:	mov	r4, r2
   1135c:	mov	r5, r3
   11360:	ldr	r1, [pc, #368]	; 114d8 <dcngettext@plt+0x4e8>
   11364:	bl	10d8c <strcmp@plt>
   11368:	mov	r3, #0
   1136c:	strb	r3, [r5]
   11370:	cmp	r0, r3
   11374:	bne	113d0 <dcngettext@plt+0x3e0>
   11378:	mov	r2, #1
   1137c:	ldr	r3, [pc, #344]	; 114dc <dcngettext@plt+0x4ec>
   11380:	strb	r2, [r3, #4]
   11384:	ldr	r3, [pc, #340]	; 114e0 <dcngettext@plt+0x4f0>
   11388:	ldr	r5, [r3]
   1138c:	mov	r1, #2
   11390:	mov	r0, r5
   11394:	bl	23168 <dcngettext@plt+0x12178>
   11398:	mov	r1, r4
   1139c:	mov	r0, r5
   113a0:	bl	12d38 <dcngettext@plt+0x1d48>
   113a4:	subs	r4, r0, #0
   113a8:	beq	113b4 <dcngettext@plt+0x3c4>
   113ac:	bl	10ef4 <__errno_location@plt>
   113b0:	ldr	r4, [r0]
   113b4:	mov	r0, r5
   113b8:	bl	10f9c <clearerr_unlocked@plt>
   113bc:	cmp	r4, #0
   113c0:	moveq	r4, #1
   113c4:	bne	11478 <dcngettext@plt+0x488>
   113c8:	mov	r0, r4
   113cc:	pop	{r4, r5, r6, r7, r8, pc}
   113d0:	ldr	r1, [pc, #268]	; 114e4 <dcngettext@plt+0x4f4>
   113d4:	mov	r0, r6
   113d8:	bl	232a8 <dcngettext@plt+0x122b8>
   113dc:	subs	r7, r0, #0
   113e0:	beq	1141c <dcngettext@plt+0x42c>
   113e4:	mov	r1, #2
   113e8:	mov	r0, r7
   113ec:	bl	23168 <dcngettext@plt+0x12178>
   113f0:	mov	r1, r4
   113f4:	mov	r0, r7
   113f8:	bl	12d38 <dcngettext@plt+0x1d48>
   113fc:	cmp	r0, #0
   11400:	bne	114a4 <dcngettext@plt+0x4b4>
   11404:	mov	r0, r7
   11408:	bl	2319c <dcngettext@plt+0x121ac>
   1140c:	cmp	r0, #0
   11410:	bne	114cc <dcngettext@plt+0x4dc>
   11414:	mov	r4, #1
   11418:	b	113c8 <dcngettext@plt+0x3d8>
   1141c:	ldr	r3, [pc, #184]	; 114dc <dcngettext@plt+0x4ec>
   11420:	ldrb	r4, [r3, #5]
   11424:	cmp	r4, #0
   11428:	beq	11444 <dcngettext@plt+0x454>
   1142c:	bl	10ef4 <__errno_location@plt>
   11430:	ldr	r3, [r0]
   11434:	cmp	r3, #2
   11438:	moveq	r3, #1
   1143c:	strbeq	r3, [r5]
   11440:	beq	113c8 <dcngettext@plt+0x3d8>
   11444:	bl	10ef4 <__errno_location@plt>
   11448:	ldr	r4, [r0]
   1144c:	mov	r2, r6
   11450:	mov	r1, #3
   11454:	mov	r0, #0
   11458:	bl	24e2c <dcngettext@plt+0x13e3c>
   1145c:	mov	r3, r0
   11460:	ldr	r2, [pc, #128]	; 114e8 <dcngettext@plt+0x4f8>
   11464:	mov	r1, r4
   11468:	mov	r0, #0
   1146c:	bl	10e70 <error@plt>
   11470:	mov	r4, #0
   11474:	b	113c8 <dcngettext@plt+0x3d8>
   11478:	mov	r2, r6
   1147c:	mov	r1, #3
   11480:	mov	r0, #0
   11484:	bl	24e2c <dcngettext@plt+0x13e3c>
   11488:	mov	r3, r0
   1148c:	ldr	r2, [pc, #84]	; 114e8 <dcngettext@plt+0x4f8>
   11490:	mov	r1, r4
   11494:	mov	r0, #0
   11498:	bl	10e70 <error@plt>
   1149c:	mov	r4, #0
   114a0:	b	113c8 <dcngettext@plt+0x3d8>
   114a4:	bl	10ef4 <__errno_location@plt>
   114a8:	ldr	r4, [r0]
   114ac:	mov	r0, r7
   114b0:	bl	2319c <dcngettext@plt+0x121ac>
   114b4:	clz	r3, r4
   114b8:	lsr	r3, r3, #5
   114bc:	cmp	r0, #0
   114c0:	moveq	r3, #0
   114c4:	cmp	r3, #0
   114c8:	beq	113bc <dcngettext@plt+0x3cc>
   114cc:	bl	10ef4 <__errno_location@plt>
   114d0:	ldr	r4, [r0]
   114d4:	b	113bc <dcngettext@plt+0x3cc>
   114d8:	andeq	r6, r2, r0, lsl r8
   114dc:	andeq	r8, r3, r4, ror r1
   114e0:	andeq	r8, r3, r8, ror #2
   114e4:	andeq	r6, r2, r4, lsl r8
   114e8:	andeq	r7, r2, r4, asr #8
   114ec:	push	{lr}		; (str lr, [sp, #-4]!)
   114f0:	sub	sp, sp, #60	; 0x3c
   114f4:	subs	r6, r0, #0
   114f8:	beq	11534 <dcngettext@plt+0x544>
   114fc:	ldr	r3, [pc, #916]	; 11898 <dcngettext@plt+0x8a8>
   11500:	ldr	r4, [r3]
   11504:	mov	r2, #5
   11508:	ldr	r1, [pc, #908]	; 1189c <dcngettext@plt+0x8ac>
   1150c:	mov	r0, #0
   11510:	bl	10e04 <dcgettext@plt>
   11514:	ldr	r3, [pc, #900]	; 118a0 <dcngettext@plt+0x8b0>
   11518:	ldr	r3, [r3]
   1151c:	mov	r2, r0
   11520:	mov	r1, #1
   11524:	mov	r0, r4
   11528:	bl	10f3c <__fprintf_chk@plt>
   1152c:	mov	r0, r6
   11530:	bl	10ed0 <exit@plt>
   11534:	mov	r2, #5
   11538:	ldr	r1, [pc, #868]	; 118a4 <dcngettext@plt+0x8b4>
   1153c:	mov	r0, #0
   11540:	bl	10e04 <dcgettext@plt>
   11544:	ldr	r3, [pc, #852]	; 118a0 <dcngettext@plt+0x8b0>
   11548:	ldr	r2, [r3]
   1154c:	mov	r1, r0
   11550:	mov	r0, #1
   11554:	bl	10f24 <__printf_chk@plt>
   11558:	mov	r2, #5
   1155c:	ldr	r1, [pc, #836]	; 118a8 <dcngettext@plt+0x8b8>
   11560:	mov	r0, #0
   11564:	bl	10e04 <dcgettext@plt>
   11568:	mov	r3, #384	; 0x180
   1156c:	ldr	r2, [pc, #824]	; 118ac <dcngettext@plt+0x8bc>
   11570:	mov	r1, r0
   11574:	mov	r0, #1
   11578:	bl	10f24 <__printf_chk@plt>
   1157c:	mov	r2, #5
   11580:	ldr	r1, [pc, #808]	; 118b0 <dcngettext@plt+0x8c0>
   11584:	mov	r0, #0
   11588:	bl	10e04 <dcgettext@plt>
   1158c:	ldr	r4, [pc, #800]	; 118b4 <dcngettext@plt+0x8c4>
   11590:	ldr	r1, [r4]
   11594:	bl	10d68 <fputs_unlocked@plt>
   11598:	mov	r2, #5
   1159c:	ldr	r1, [pc, #788]	; 118b8 <dcngettext@plt+0x8c8>
   115a0:	mov	r0, #0
   115a4:	bl	10e04 <dcgettext@plt>
   115a8:	ldr	r1, [r4]
   115ac:	bl	10d68 <fputs_unlocked@plt>
   115b0:	mov	r2, #5
   115b4:	ldr	r1, [pc, #768]	; 118bc <dcngettext@plt+0x8cc>
   115b8:	mov	r0, #0
   115bc:	bl	10e04 <dcgettext@plt>
   115c0:	ldr	r1, [r4]
   115c4:	bl	10d68 <fputs_unlocked@plt>
   115c8:	mov	r2, #5
   115cc:	ldr	r1, [pc, #748]	; 118c0 <dcngettext@plt+0x8d0>
   115d0:	mov	r0, #0
   115d4:	bl	10e04 <dcgettext@plt>
   115d8:	ldr	r1, [r4]
   115dc:	bl	10d68 <fputs_unlocked@plt>
   115e0:	mov	r2, #5
   115e4:	ldr	r1, [pc, #728]	; 118c4 <dcngettext@plt+0x8d4>
   115e8:	mov	r0, #0
   115ec:	bl	10e04 <dcgettext@plt>
   115f0:	ldr	r1, [r4]
   115f4:	bl	10d68 <fputs_unlocked@plt>
   115f8:	mov	r2, #5
   115fc:	ldr	r1, [pc, #708]	; 118c8 <dcngettext@plt+0x8d8>
   11600:	mov	r0, #0
   11604:	bl	10e04 <dcgettext@plt>
   11608:	ldr	r1, [r4]
   1160c:	bl	10d68 <fputs_unlocked@plt>
   11610:	mov	r2, #5
   11614:	ldr	r1, [pc, #688]	; 118cc <dcngettext@plt+0x8dc>
   11618:	mov	r0, #0
   1161c:	bl	10e04 <dcgettext@plt>
   11620:	ldr	r1, [r4]
   11624:	bl	10d68 <fputs_unlocked@plt>
   11628:	mov	r2, #5
   1162c:	ldr	r1, [pc, #668]	; 118d0 <dcngettext@plt+0x8e0>
   11630:	mov	r0, #0
   11634:	bl	10e04 <dcgettext@plt>
   11638:	ldr	r1, [r4]
   1163c:	bl	10d68 <fputs_unlocked@plt>
   11640:	mov	r2, #5
   11644:	ldr	r1, [pc, #648]	; 118d4 <dcngettext@plt+0x8e4>
   11648:	mov	r0, #0
   1164c:	bl	10e04 <dcgettext@plt>
   11650:	ldr	r1, [r4]
   11654:	bl	10d68 <fputs_unlocked@plt>
   11658:	mov	r2, #5
   1165c:	ldr	r1, [pc, #628]	; 118d8 <dcngettext@plt+0x8e8>
   11660:	mov	r0, #0
   11664:	bl	10e04 <dcgettext@plt>
   11668:	ldr	r2, [pc, #620]	; 118dc <dcngettext@plt+0x8ec>
   1166c:	mov	r1, r0
   11670:	mov	r0, #1
   11674:	bl	10f24 <__printf_chk@plt>
   11678:	mov	r2, #5
   1167c:	ldr	r1, [pc, #604]	; 118e0 <dcngettext@plt+0x8f0>
   11680:	mov	r0, #0
   11684:	bl	10e04 <dcgettext@plt>
   11688:	ldr	r1, [r4]
   1168c:	bl	10d68 <fputs_unlocked@plt>
   11690:	mov	ip, sp
   11694:	ldr	lr, [pc, #584]	; 118e4 <dcngettext@plt+0x8f4>
   11698:	ldm	lr!, {r0, r1, r2, r3}
   1169c:	stmia	ip!, {r0, r1, r2, r3}
   116a0:	ldm	lr!, {r0, r1, r2, r3}
   116a4:	stmia	ip!, {r0, r1, r2, r3}
   116a8:	ldm	lr!, {r0, r1, r2, r3}
   116ac:	stmia	ip!, {r0, r1, r2, r3}
   116b0:	ldm	lr, {r0, r1}
   116b4:	stm	ip, {r0, r1}
   116b8:	ldr	r1, [sp]
   116bc:	cmp	r1, #0
   116c0:	moveq	r4, sp
   116c4:	beq	116ec <dcngettext@plt+0x6fc>
   116c8:	mov	r4, sp
   116cc:	ldr	r5, [pc, #532]	; 118e8 <dcngettext@plt+0x8f8>
   116d0:	mov	r0, r5
   116d4:	bl	10d8c <strcmp@plt>
   116d8:	cmp	r0, #0
   116dc:	beq	116ec <dcngettext@plt+0x6fc>
   116e0:	ldr	r1, [r4, #8]!
   116e4:	cmp	r1, #0
   116e8:	bne	116d0 <dcngettext@plt+0x6e0>
   116ec:	ldr	r4, [r4, #4]
   116f0:	cmp	r4, #0
   116f4:	beq	11808 <dcngettext@plt+0x818>
   116f8:	mov	r2, #5
   116fc:	ldr	r1, [pc, #488]	; 118ec <dcngettext@plt+0x8fc>
   11700:	mov	r0, #0
   11704:	bl	10e04 <dcgettext@plt>
   11708:	ldr	r3, [pc, #480]	; 118f0 <dcngettext@plt+0x900>
   1170c:	ldr	r2, [pc, #480]	; 118f4 <dcngettext@plt+0x904>
   11710:	mov	r1, r0
   11714:	mov	r0, #1
   11718:	bl	10f24 <__printf_chk@plt>
   1171c:	mov	r1, #0
   11720:	mov	r0, #5
   11724:	bl	10f78 <setlocale@plt>
   11728:	cmp	r0, #0
   1172c:	beq	11744 <dcngettext@plt+0x754>
   11730:	mov	r2, #3
   11734:	ldr	r1, [pc, #444]	; 118f8 <dcngettext@plt+0x908>
   11738:	bl	10fcc <strncmp@plt>
   1173c:	cmp	r0, #0
   11740:	bne	117a4 <dcngettext@plt+0x7b4>
   11744:	mov	r2, #5
   11748:	ldr	r1, [pc, #428]	; 118fc <dcngettext@plt+0x90c>
   1174c:	mov	r0, #0
   11750:	bl	10e04 <dcgettext@plt>
   11754:	ldr	r5, [pc, #396]	; 118e8 <dcngettext@plt+0x8f8>
   11758:	mov	r3, r5
   1175c:	ldr	r2, [pc, #396]	; 118f0 <dcngettext@plt+0x900>
   11760:	mov	r1, r0
   11764:	mov	r0, #1
   11768:	bl	10f24 <__printf_chk@plt>
   1176c:	mov	r2, #5
   11770:	ldr	r1, [pc, #392]	; 11900 <dcngettext@plt+0x910>
   11774:	mov	r0, #0
   11778:	bl	10e04 <dcgettext@plt>
   1177c:	mov	r1, r0
   11780:	ldr	r2, [pc, #380]	; 11904 <dcngettext@plt+0x914>
   11784:	ldr	r3, [pc, #380]	; 11908 <dcngettext@plt+0x918>
   11788:	cmp	r4, r5
   1178c:	movne	r3, r2
   11790:	mov	r2, r4
   11794:	mov	r0, #1
   11798:	bl	10f24 <__printf_chk@plt>
   1179c:	b	1152c <dcngettext@plt+0x53c>
   117a0:	ldr	r4, [pc, #320]	; 118e8 <dcngettext@plt+0x8f8>
   117a4:	mov	r2, #5
   117a8:	ldr	r1, [pc, #348]	; 1190c <dcngettext@plt+0x91c>
   117ac:	mov	r0, #0
   117b0:	bl	10e04 <dcgettext@plt>
   117b4:	ldr	r3, [pc, #248]	; 118b4 <dcngettext@plt+0x8c4>
   117b8:	ldr	r1, [r3]
   117bc:	bl	10d68 <fputs_unlocked@plt>
   117c0:	b	11744 <dcngettext@plt+0x754>
   117c4:	mov	r2, #5
   117c8:	ldr	r1, [pc, #300]	; 118fc <dcngettext@plt+0x90c>
   117cc:	mov	r0, #0
   117d0:	bl	10e04 <dcgettext@plt>
   117d4:	ldr	r4, [pc, #268]	; 118e8 <dcngettext@plt+0x8f8>
   117d8:	mov	r3, r4
   117dc:	ldr	r2, [pc, #268]	; 118f0 <dcngettext@plt+0x900>
   117e0:	mov	r1, r0
   117e4:	mov	r0, #1
   117e8:	bl	10f24 <__printf_chk@plt>
   117ec:	mov	r2, #5
   117f0:	ldr	r1, [pc, #264]	; 11900 <dcngettext@plt+0x910>
   117f4:	mov	r0, #0
   117f8:	bl	10e04 <dcgettext@plt>
   117fc:	mov	r1, r0
   11800:	ldr	r3, [pc, #256]	; 11908 <dcngettext@plt+0x918>
   11804:	b	11790 <dcngettext@plt+0x7a0>
   11808:	mov	r2, #5
   1180c:	ldr	r1, [pc, #216]	; 118ec <dcngettext@plt+0x8fc>
   11810:	mov	r0, #0
   11814:	bl	10e04 <dcgettext@plt>
   11818:	ldr	r3, [pc, #208]	; 118f0 <dcngettext@plt+0x900>
   1181c:	ldr	r2, [pc, #208]	; 118f4 <dcngettext@plt+0x904>
   11820:	mov	r1, r0
   11824:	mov	r0, #1
   11828:	bl	10f24 <__printf_chk@plt>
   1182c:	mov	r1, #0
   11830:	mov	r0, #5
   11834:	bl	10f78 <setlocale@plt>
   11838:	cmp	r0, #0
   1183c:	beq	117c4 <dcngettext@plt+0x7d4>
   11840:	mov	r2, #3
   11844:	ldr	r1, [pc, #172]	; 118f8 <dcngettext@plt+0x908>
   11848:	bl	10fcc <strncmp@plt>
   1184c:	cmp	r0, #0
   11850:	bne	117a0 <dcngettext@plt+0x7b0>
   11854:	mov	r2, #5
   11858:	ldr	r1, [pc, #156]	; 118fc <dcngettext@plt+0x90c>
   1185c:	mov	r0, #0
   11860:	bl	10e04 <dcgettext@plt>
   11864:	ldr	r4, [pc, #124]	; 118e8 <dcngettext@plt+0x8f8>
   11868:	mov	r3, r4
   1186c:	ldr	r2, [pc, #124]	; 118f0 <dcngettext@plt+0x900>
   11870:	mov	r1, r0
   11874:	mov	r0, #1
   11878:	bl	10f24 <__printf_chk@plt>
   1187c:	mov	r2, #5
   11880:	ldr	r1, [pc, #120]	; 11900 <dcngettext@plt+0x910>
   11884:	mov	r0, #0
   11888:	bl	10e04 <dcgettext@plt>
   1188c:	mov	r1, r0
   11890:	ldr	r3, [pc, #112]	; 11908 <dcngettext@plt+0x918>
   11894:	b	11790 <dcngettext@plt+0x7a0>
   11898:	andeq	r8, r3, r0, ror #2
   1189c:	andeq	r6, r2, r4, lsr #16
   118a0:	andeq	r8, r3, ip, lsl #3
   118a4:	andeq	r6, r2, ip, asr #16
   118a8:	andeq	r6, r2, r0, ror r8
   118ac:	muleq	r2, r8, r8
   118b0:	andeq	r6, r2, r0, lsr #17
   118b4:	andeq	r8, r3, ip, ror #2
   118b8:	ldrdeq	r6, [r2], -r8
   118bc:	andeq	r6, r2, r8, lsl #18
   118c0:	andeq	r6, r2, r0, asr r9
   118c4:	andeq	r6, r2, r8, lsl #19
   118c8:	andeq	r6, r2, r0, asr #19
   118cc:	andeq	r6, r2, r0, asr #20
   118d0:	strdeq	r6, [r2], -r8
   118d4:	andeq	r6, r2, r8, lsr #24
   118d8:	andeq	r6, r2, r0, ror #24
   118dc:	andeq	r6, r2, ip, lsl #25
   118e0:	muleq	r2, r8, ip
   118e4:	andeq	r6, r2, ip, ror #13
   118e8:	andeq	r6, r2, r8, lsl r8
   118ec:	andeq	r6, r2, r8, ror #27
   118f0:	andeq	r6, r2, r0, lsl #28
   118f4:	andeq	r6, r2, r8, lsr #28
   118f8:	andeq	r6, r2, r8, lsr lr
   118fc:	andeq	r6, r2, r4, lsl #29
   11900:	andeq	r6, r2, r0, lsr #29
   11904:			; <UNDEFINED> instruction: 0x000269bc
   11908:	andeq	r7, r2, r8, ror #6
   1190c:	andeq	r6, r2, ip, lsr lr
   11910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11914:	sub	sp, sp, #236	; 0xec
   11918:	mov	r5, r0
   1191c:	mov	r4, r1
   11920:	ldr	r0, [r1]
   11924:	bl	23444 <dcngettext@plt+0x12454>
   11928:	ldr	r1, [pc, #3992]	; 128c8 <dcngettext@plt+0x18d8>
   1192c:	mov	r0, #6
   11930:	bl	10f78 <setlocale@plt>
   11934:	ldr	r6, [pc, #3984]	; 128cc <dcngettext@plt+0x18dc>
   11938:	ldr	r1, [pc, #3984]	; 128d0 <dcngettext@plt+0x18e0>
   1193c:	mov	r0, r6
   11940:	bl	10fb4 <bindtextdomain@plt>
   11944:	mov	r0, r6
   11948:	bl	10e1c <textdomain@plt>
   1194c:	ldr	r0, [pc, #3968]	; 128d4 <dcngettext@plt+0x18e4>
   11950:	bl	266c8 <dcngettext@plt+0x156d8>
   11954:	mov	r3, #0
   11958:	mov	r2, #1
   1195c:	mov	r1, r3
   11960:	ldr	r0, [pc, #3952]	; 128d8 <dcngettext@plt+0x18e8>
   11964:	ldr	r0, [r0]
   11968:	bl	10f0c <setvbuf@plt>
   1196c:	mov	r3, #0
   11970:	str	r3, [sp, #32]
   11974:	mvn	sl, #0
   11978:	str	r3, [sp, #16]
   1197c:	ldr	r7, [pc, #3928]	; 128dc <dcngettext@plt+0x18ec>
   11980:	ldr	r6, [pc, #3928]	; 128e0 <dcngettext@plt+0x18f0>
   11984:	ldr	r9, [pc, #3928]	; 128e4 <dcngettext@plt+0x18f4>
   11988:	mov	r8, #1
   1198c:	str	r8, [sp, #20]
   11990:	ldr	fp, [pc, #3920]	; 128e8 <dcngettext@plt+0x18f8>
   11994:	mov	r3, #0
   11998:	str	r3, [sp]
   1199c:	mov	r3, r7
   119a0:	mov	r2, r6
   119a4:	mov	r1, r4
   119a8:	mov	r0, r5
   119ac:	bl	10eb8 <getopt_long@plt>
   119b0:	cmn	r0, #1
   119b4:	beq	11af8 <dcngettext@plt+0xb08>
   119b8:	cmp	r0, #119	; 0x77
   119bc:	beq	11a68 <dcngettext@plt+0xa78>
   119c0:	ble	119f8 <dcngettext@plt+0xa08>
   119c4:	ldr	r3, [pc, #3872]	; 128ec <dcngettext@plt+0x18fc>
   119c8:	cmp	r0, r3
   119cc:	beq	11a54 <dcngettext@plt+0xa64>
   119d0:	ble	11a34 <dcngettext@plt+0xa44>
   119d4:	ldr	r3, [pc, #3860]	; 128f0 <dcngettext@plt+0x1900>
   119d8:	cmp	r0, r3
   119dc:	beq	11a90 <dcngettext@plt+0xaa0>
   119e0:	blt	11a7c <dcngettext@plt+0xa8c>
   119e4:	cmp	r0, #260	; 0x104
   119e8:	bne	11ae8 <dcngettext@plt+0xaf8>
   119ec:	str	r8, [sp, #32]
   119f0:	ldr	sl, [sp, #20]
   119f4:	b	11994 <dcngettext@plt+0x9a4>
   119f8:	cmp	r0, #98	; 0x62
   119fc:	beq	11a4c <dcngettext@plt+0xa5c>
   11a00:	bgt	11a1c <dcngettext@plt+0xa2c>
   11a04:	cmn	r0, #3
   11a08:	beq	11aa4 <dcngettext@plt+0xab4>
   11a0c:	cmn	r0, #2
   11a10:	bne	11ae8 <dcngettext@plt+0xaf8>
   11a14:	mov	r0, #0
   11a18:	bl	114ec <dcngettext@plt+0x4fc>
   11a1c:	cmp	r0, #99	; 0x63
   11a20:	beq	11af0 <dcngettext@plt+0xb00>
   11a24:	cmp	r0, #116	; 0x74
   11a28:	bne	11ae8 <dcngettext@plt+0xaf8>
   11a2c:	mov	sl, #0
   11a30:	b	11994 <dcngettext@plt+0x9a4>
   11a34:	cmp	r0, #122	; 0x7a
   11a38:	beq	11a98 <dcngettext@plt+0xaa8>
   11a3c:	cmp	r0, #256	; 0x100
   11a40:	bne	11ae8 <dcngettext@plt+0xaf8>
   11a44:	strb	r8, [r9, #5]
   11a48:	b	11994 <dcngettext@plt+0x9a4>
   11a4c:	mov	sl, r8
   11a50:	b	11994 <dcngettext@plt+0x9a4>
   11a54:	strb	r8, [r9, #6]
   11a58:	mov	r3, #0
   11a5c:	strb	r3, [r9, #7]
   11a60:	strb	r3, [r9, #8]
   11a64:	b	11994 <dcngettext@plt+0x9a4>
   11a68:	mov	r3, #0
   11a6c:	strb	r3, [r9, #6]
   11a70:	strb	r8, [r9, #7]
   11a74:	strb	r3, [r9, #8]
   11a78:	b	11994 <dcngettext@plt+0x9a4>
   11a7c:	mov	r3, #0
   11a80:	strb	r3, [r9, #6]
   11a84:	strb	r3, [r9, #7]
   11a88:	strb	r8, [r9, #8]
   11a8c:	b	11994 <dcngettext@plt+0x9a4>
   11a90:	strb	r8, [r9, #9]
   11a94:	b	11994 <dcngettext@plt+0x9a4>
   11a98:	mov	r3, #0
   11a9c:	strb	r3, [fp]
   11aa0:	b	11994 <dcngettext@plt+0x9a4>
   11aa4:	mov	r4, #0
   11aa8:	str	r4, [sp, #12]
   11aac:	ldr	r3, [pc, #3648]	; 128f4 <dcngettext@plt+0x1904>
   11ab0:	str	r3, [sp, #8]
   11ab4:	ldr	r3, [pc, #3644]	; 128f8 <dcngettext@plt+0x1908>
   11ab8:	str	r3, [sp, #4]
   11abc:	ldr	r3, [pc, #3640]	; 128fc <dcngettext@plt+0x190c>
   11ac0:	str	r3, [sp]
   11ac4:	ldr	r3, [pc, #3636]	; 12900 <dcngettext@plt+0x1910>
   11ac8:	ldr	r3, [r3]
   11acc:	ldr	r2, [pc, #3632]	; 12904 <dcngettext@plt+0x1914>
   11ad0:	ldr	r1, [pc, #3632]	; 12908 <dcngettext@plt+0x1918>
   11ad4:	ldr	r0, [pc, #3580]	; 128d8 <dcngettext@plt+0x18e8>
   11ad8:	ldr	r0, [r0]
   11adc:	bl	25474 <dcngettext@plt+0x14484>
   11ae0:	mov	r0, r4
   11ae4:	bl	10ed0 <exit@plt>
   11ae8:	mov	r0, #1
   11aec:	bl	114ec <dcngettext@plt+0x4fc>
   11af0:	str	r8, [sp, #16]
   11af4:	b	11994 <dcngettext@plt+0x9a4>
   11af8:	ldr	r3, [pc, #3556]	; 128e4 <dcngettext@plt+0x18f4>
   11afc:	mov	r2, #98	; 0x62
   11b00:	str	r2, [r3, #12]
   11b04:	mov	r2, #96	; 0x60
   11b08:	str	r2, [r3]
   11b0c:	ldr	r3, [sp, #32]
   11b10:	cmp	sl, #0
   11b14:	movne	r3, #0
   11b18:	andeq	r3, r3, #1
   11b1c:	cmp	r3, #0
   11b20:	bne	11c3c <dcngettext@plt+0xc4c>
   11b24:	ldr	r3, [pc, #3516]	; 128e8 <dcngettext@plt+0x18f8>
   11b28:	ldrb	r3, [r3]
   11b2c:	ldr	r2, [sp, #16]
   11b30:	cmp	r3, #10
   11b34:	moveq	r2, #0
   11b38:	andne	r2, r2, #1
   11b3c:	cmp	r2, #0
   11b40:	bne	11c64 <dcngettext@plt+0xc74>
   11b44:	ldr	r3, [sp, #16]
   11b48:	ldr	r2, [sp, #32]
   11b4c:	tst	r3, r2
   11b50:	bne	11c8c <dcngettext@plt+0xc9c>
   11b54:	ldr	r3, [sp, #16]
   11b58:	cmp	sl, #0
   11b5c:	movlt	r3, #0
   11b60:	andge	r3, r3, #1
   11b64:	cmp	r3, #0
   11b68:	bne	11cb4 <dcngettext@plt+0xcc4>
   11b6c:	ldr	r3, [pc, #3440]	; 128e4 <dcngettext@plt+0x18f4>
   11b70:	ldrb	r3, [r3, #5]
   11b74:	eor	r3, r3, #1
   11b78:	ldr	r2, [sp, #16]
   11b7c:	orrs	r3, r2, r3
   11b80:	beq	11cdc <dcngettext@plt+0xcec>
   11b84:	ldr	r3, [pc, #3416]	; 128e4 <dcngettext@plt+0x18f4>
   11b88:	ldrb	r3, [r3, #6]
   11b8c:	eor	r3, r3, #1
   11b90:	ldr	r2, [sp, #16]
   11b94:	orrs	r3, r2, r3
   11b98:	beq	11d04 <dcngettext@plt+0xd14>
   11b9c:	ldr	r3, [pc, #3392]	; 128e4 <dcngettext@plt+0x18f4>
   11ba0:	ldrb	r3, [r3, #7]
   11ba4:	eor	r3, r3, #1
   11ba8:	ldr	r2, [sp, #16]
   11bac:	orrs	r3, r2, r3
   11bb0:	beq	11d2c <dcngettext@plt+0xd3c>
   11bb4:	ldr	r3, [pc, #3368]	; 128e4 <dcngettext@plt+0x18f4>
   11bb8:	ldrb	r3, [r3, #8]
   11bbc:	eor	r3, r3, #1
   11bc0:	ldr	r2, [sp, #16]
   11bc4:	orrs	r3, r2, r3
   11bc8:	str	r3, [sp, #40]	; 0x28
   11bcc:	beq	11d54 <dcngettext@plt+0xd64>
   11bd0:	ldr	r3, [sp, #16]
   11bd4:	eor	r3, r3, #1
   11bd8:	ldr	r2, [pc, #3332]	; 128e4 <dcngettext@plt+0x18f4>
   11bdc:	ldrb	r2, [r2, #9]
   11be0:	ands	r3, r2, r3
   11be4:	str	r3, [sp, #36]	; 0x24
   11be8:	bne	11d7c <dcngettext@plt+0xd8c>
   11bec:	bic	r3, sl, sl, asr #31
   11bf0:	str	r3, [sp, #92]	; 0x5c
   11bf4:	add	r3, r4, r5, lsl #2
   11bf8:	str	r3, [sp, #56]	; 0x38
   11bfc:	ldr	r3, [pc, #3336]	; 1290c <dcngettext@plt+0x191c>
   11c00:	ldr	r3, [r3]
   11c04:	cmp	r5, r3
   11c08:	ldreq	r3, [pc, #3328]	; 12910 <dcngettext@plt+0x1920>
   11c0c:	streq	r3, [r4, r5, lsl #2]
   11c10:	ldreq	r3, [sp, #56]	; 0x38
   11c14:	addeq	r3, r3, #4
   11c18:	streq	r3, [sp, #56]	; 0x38
   11c1c:	ldr	r3, [pc, #3304]	; 1290c <dcngettext@plt+0x191c>
   11c20:	ldr	r3, [r3]
   11c24:	add	r3, r4, r3, lsl #2
   11c28:	str	r3, [sp, #20]
   11c2c:	ldr	fp, [pc, #3248]	; 128e4 <dcngettext@plt+0x18f4>
   11c30:	add	r3, sp, #120	; 0x78
   11c34:	str	r3, [sp, #84]	; 0x54
   11c38:	b	12718 <dcngettext@plt+0x1728>
   11c3c:	mov	r2, #5
   11c40:	ldr	r1, [pc, #3276]	; 12914 <dcngettext@plt+0x1924>
   11c44:	mov	r0, #0
   11c48:	bl	10e04 <dcgettext@plt>
   11c4c:	mov	r2, r0
   11c50:	mov	r1, #0
   11c54:	mov	r0, r1
   11c58:	bl	10e70 <error@plt>
   11c5c:	mov	r0, #1
   11c60:	bl	114ec <dcngettext@plt+0x4fc>
   11c64:	mov	r2, #5
   11c68:	ldr	r1, [pc, #3240]	; 12918 <dcngettext@plt+0x1928>
   11c6c:	mov	r0, #0
   11c70:	bl	10e04 <dcgettext@plt>
   11c74:	mov	r2, r0
   11c78:	mov	r1, #0
   11c7c:	mov	r0, r1
   11c80:	bl	10e70 <error@plt>
   11c84:	mov	r0, #1
   11c88:	bl	114ec <dcngettext@plt+0x4fc>
   11c8c:	mov	r2, #5
   11c90:	ldr	r1, [pc, #3204]	; 1291c <dcngettext@plt+0x192c>
   11c94:	mov	r0, #0
   11c98:	bl	10e04 <dcgettext@plt>
   11c9c:	mov	r2, r0
   11ca0:	mov	r1, #0
   11ca4:	mov	r0, r1
   11ca8:	bl	10e70 <error@plt>
   11cac:	mov	r0, #1
   11cb0:	bl	114ec <dcngettext@plt+0x4fc>
   11cb4:	mov	r2, #5
   11cb8:	ldr	r1, [pc, #3168]	; 12920 <dcngettext@plt+0x1930>
   11cbc:	mov	r0, #0
   11cc0:	bl	10e04 <dcgettext@plt>
   11cc4:	mov	r2, r0
   11cc8:	mov	r1, #0
   11ccc:	mov	r0, r1
   11cd0:	bl	10e70 <error@plt>
   11cd4:	mov	r0, #1
   11cd8:	bl	114ec <dcngettext@plt+0x4fc>
   11cdc:	mov	r2, #5
   11ce0:	ldr	r1, [pc, #3132]	; 12924 <dcngettext@plt+0x1934>
   11ce4:	mov	r0, #0
   11ce8:	bl	10e04 <dcgettext@plt>
   11cec:	mov	r2, r0
   11cf0:	mov	r1, #0
   11cf4:	mov	r0, r1
   11cf8:	bl	10e70 <error@plt>
   11cfc:	mov	r0, #1
   11d00:	bl	114ec <dcngettext@plt+0x4fc>
   11d04:	mov	r2, #5
   11d08:	ldr	r1, [pc, #3096]	; 12928 <dcngettext@plt+0x1938>
   11d0c:	mov	r0, #0
   11d10:	bl	10e04 <dcgettext@plt>
   11d14:	mov	r2, r0
   11d18:	mov	r1, #0
   11d1c:	mov	r0, r1
   11d20:	bl	10e70 <error@plt>
   11d24:	mov	r0, #1
   11d28:	bl	114ec <dcngettext@plt+0x4fc>
   11d2c:	mov	r2, #5
   11d30:	ldr	r1, [pc, #3060]	; 1292c <dcngettext@plt+0x193c>
   11d34:	mov	r0, #0
   11d38:	bl	10e04 <dcgettext@plt>
   11d3c:	mov	r2, r0
   11d40:	mov	r1, #0
   11d44:	mov	r0, r1
   11d48:	bl	10e70 <error@plt>
   11d4c:	mov	r0, #1
   11d50:	bl	114ec <dcngettext@plt+0x4fc>
   11d54:	mov	r2, #5
   11d58:	ldr	r1, [pc, #3024]	; 12930 <dcngettext@plt+0x1940>
   11d5c:	mov	r0, #0
   11d60:	bl	10e04 <dcgettext@plt>
   11d64:	mov	r2, r0
   11d68:	mov	r1, #0
   11d6c:	mov	r0, r1
   11d70:	bl	10e70 <error@plt>
   11d74:	mov	r0, #1
   11d78:	bl	114ec <dcngettext@plt+0x4fc>
   11d7c:	mov	r2, #5
   11d80:	ldr	r1, [pc, #2988]	; 12934 <dcngettext@plt+0x1944>
   11d84:	mov	r0, #0
   11d88:	bl	10e04 <dcgettext@plt>
   11d8c:	mov	r2, r0
   11d90:	mov	r1, #0
   11d94:	mov	r0, r1
   11d98:	bl	10e70 <error@plt>
   11d9c:	mov	r0, #1
   11da0:	bl	114ec <dcngettext@plt+0x4fc>
   11da4:	ldr	r1, [pc, #2956]	; 12938 <dcngettext@plt+0x1948>
   11da8:	mov	r0, r6
   11dac:	bl	232a8 <dcngettext@plt+0x122b8>
   11db0:	subs	r7, r0, #0
   11db4:	strne	r6, [sp, #60]	; 0x3c
   11db8:	bne	12778 <dcngettext@plt+0x1788>
   11dbc:	bl	10ef4 <__errno_location@plt>
   11dc0:	ldr	r4, [r0]
   11dc4:	mov	r2, r6
   11dc8:	mov	r1, #3
   11dcc:	mov	r0, #0
   11dd0:	bl	24e2c <dcngettext@plt+0x13e3c>
   11dd4:	mov	r3, r0
   11dd8:	ldr	r2, [pc, #2908]	; 1293c <dcngettext@plt+0x194c>
   11ddc:	mov	r1, r4
   11de0:	mov	r0, #0
   11de4:	bl	10e70 <error@plt>
   11de8:	ldr	r3, [sp, #36]	; 0x24
   11dec:	b	12454 <dcngettext@plt+0x1464>
   11df0:	mov	r2, #5
   11df4:	ldr	r1, [pc, #2884]	; 12940 <dcngettext@plt+0x1950>
   11df8:	mov	r0, #0
   11dfc:	bl	10e04 <dcgettext@plt>
   11e00:	mov	r4, r0
   11e04:	ldr	r2, [sp, #60]	; 0x3c
   11e08:	mov	r1, #3
   11e0c:	mov	r0, #0
   11e10:	bl	24e2c <dcngettext@plt+0x13e3c>
   11e14:	mov	r3, r0
   11e18:	mov	r2, r4
   11e1c:	mov	r1, #0
   11e20:	mov	r0, #1
   11e24:	bl	10e70 <error@plt>
   11e28:	mov	sl, #0
   11e2c:	b	1202c <dcngettext@plt+0x103c>
   11e30:	ldrb	r3, [r6, r3]
   11e34:	cmp	r3, #41	; 0x29
   11e38:	bne	11f60 <dcngettext@plt+0xf70>
   11e3c:	ldr	r5, [sp, #48]	; 0x30
   11e40:	b	12ae4 <dcngettext@plt+0x1af4>
   11e44:	mov	r1, r4
   11e48:	ldr	r0, [sp, #48]	; 0x30
   11e4c:	bl	11128 <dcngettext@plt+0x138>
   11e50:	cmp	r0, #0
   11e54:	bne	12af0 <dcngettext@plt+0x1b00>
   11e58:	b	11f60 <dcngettext@plt+0xf70>
   11e5c:	add	r4, r4, #1
   11e60:	ldrb	r3, [r2, r4]
   11e64:	cmp	r3, #9
   11e68:	cmpne	r3, #32
   11e6c:	beq	11e5c <dcngettext@plt+0xe6c>
   11e70:	cmp	r3, #61	; 0x3d
   11e74:	bne	11f60 <dcngettext@plt+0xf70>
   11e78:	add	r4, r4, #1
   11e7c:	ldr	r3, [sp, #48]	; 0x30
   11e80:	add	r3, r3, r4
   11e84:	mov	r5, r3
   11e88:	ldrb	r2, [r3], #1
   11e8c:	cmp	r2, #9
   11e90:	cmpne	r2, #32
   11e94:	beq	11e84 <dcngettext@plt+0xe94>
   11e98:	mov	r0, r5
   11e9c:	bl	111fc <dcngettext@plt+0x20c>
   11ea0:	b	12100 <dcngettext@plt+0x1110>
   11ea4:	sub	r2, r4, sl
   11ea8:	ldrb	r1, [r6, sl]
   11eac:	ldr	r3, [fp, #12]
   11eb0:	cmp	r1, #92	; 0x5c
   11eb4:	addeq	r3, r3, #1
   11eb8:	cmp	r2, r3
   11ebc:	bcc	11f60 <dcngettext@plt+0xf70>
   11ec0:	ldr	r3, [fp]
   11ec4:	add	sl, sl, r3
   11ec8:	ldrb	r3, [r6, sl]
   11ecc:	cmp	r3, #32
   11ed0:	cmpne	r3, #9
   11ed4:	bne	11f60 <dcngettext@plt+0xf70>
   11ed8:	mov	r3, #0
   11edc:	strb	r3, [r6, sl]
   11ee0:	mov	r0, r5
   11ee4:	bl	111fc <dcngettext@plt+0x20c>
   11ee8:	cmp	r0, #0
   11eec:	beq	11f60 <dcngettext@plt+0xf70>
   11ef0:	add	r1, sl, #1
   11ef4:	sub	r3, r4, r1
   11ef8:	cmp	r3, #1
   11efc:	beq	11f10 <dcngettext@plt+0xf20>
   11f00:	ldrb	r3, [r6, r1]
   11f04:	cmp	r3, #32
   11f08:	cmpne	r3, #42	; 0x2a
   11f0c:	beq	120b8 <dcngettext@plt+0x10c8>
   11f10:	ldr	r3, [pc, #2512]	; 128e8 <dcngettext@plt+0x18f8>
   11f14:	ldr	r3, [r3, #4]
   11f18:	cmp	r3, #0
   11f1c:	beq	11f60 <dcngettext@plt+0xf70>
   11f20:	mov	r2, #1
   11f24:	ldr	r3, [pc, #2492]	; 128e8 <dcngettext@plt+0x18f8>
   11f28:	str	r2, [r3, #4]
   11f2c:	add	r3, r6, r1
   11f30:	str	r3, [sp, #48]	; 0x30
   11f34:	ldr	r3, [sp, #52]	; 0x34
   11f38:	cmp	r3, #0
   11f3c:	bne	120ec <dcngettext@plt+0x10fc>
   11f40:	ldr	r3, [sp, #44]	; 0x2c
   11f44:	cmp	r3, #0
   11f48:	bne	12154 <dcngettext@plt+0x1164>
   11f4c:	ldr	r1, [pc, #2492]	; 12910 <dcngettext@plt+0x1920>
   11f50:	ldr	r0, [sp, #48]	; 0x30
   11f54:	bl	10d8c <strcmp@plt>
   11f58:	cmp	r0, #0
   11f5c:	bne	12154 <dcngettext@plt+0x1164>
   11f60:	ldrd	r2, [sp, #24]
   11f64:	adds	r2, r2, #1
   11f68:	adc	r3, r3, #0
   11f6c:	strd	r2, [sp, #24]
   11f70:	ldrb	r3, [fp, #7]
   11f74:	cmp	r3, #0
   11f78:	bne	1210c <dcngettext@plt+0x111c>
   11f7c:	ldr	r3, [r7]
   11f80:	tst	r3, #48	; 0x30
   11f84:	bne	123f0 <dcngettext@plt+0x1400>
   11f88:	adds	r8, r8, #1
   11f8c:	adc	r9, r9, #0
   11f90:	orrs	r3, r8, r9
   11f94:	beq	11df0 <dcngettext@plt+0xe00>
   11f98:	mov	r3, r7
   11f9c:	mov	r2, #10
   11fa0:	add	r1, sp, #104	; 0x68
   11fa4:	add	r0, sp, #100	; 0x64
   11fa8:	bl	10d80 <__getdelim@plt>
   11fac:	subs	r4, r0, #0
   11fb0:	ble	123f0 <dcngettext@plt+0x1400>
   11fb4:	ldr	r3, [sp, #100]	; 0x64
   11fb8:	ldrb	r2, [r3]
   11fbc:	cmp	r2, #35	; 0x23
   11fc0:	beq	11f7c <dcngettext@plt+0xf8c>
   11fc4:	add	r2, r3, r4
   11fc8:	ldrb	r0, [r2, #-1]
   11fcc:	cmp	r0, #10
   11fd0:	subeq	r4, r4, #1
   11fd4:	cmp	r4, #0
   11fd8:	movle	r2, r4
   11fdc:	subgt	r2, r4, #1
   11fe0:	ldrb	r0, [r3, r2]
   11fe4:	cmp	r0, #13
   11fe8:	subeq	r4, r4, #1
   11fec:	cmp	r4, #0
   11ff0:	beq	11f7c <dcngettext@plt+0xf8c>
   11ff4:	mov	r2, #0
   11ff8:	strb	r2, [r3, r4]
   11ffc:	ldr	r6, [sp, #100]	; 0x64
   12000:	ldrb	r3, [r6]
   12004:	cmp	r3, #9
   12008:	cmpne	r3, #32
   1200c:	bne	11e28 <dcngettext@plt+0xe38>
   12010:	mov	r2, r6
   12014:	mov	sl, #0
   12018:	add	sl, sl, #1
   1201c:	ldrb	r3, [r2, #1]!
   12020:	cmp	r3, #9
   12024:	cmpne	r3, #32
   12028:	beq	12018 <dcngettext@plt+0x1028>
   1202c:	cmp	r3, #92	; 0x5c
   12030:	addeq	sl, sl, #1
   12034:	ldreq	r3, [sp, #16]
   12038:	ldrne	r3, [sp, #36]	; 0x24
   1203c:	str	r3, [sp, #52]	; 0x34
   12040:	add	r5, r6, sl
   12044:	mov	r2, #6
   12048:	ldr	r1, [pc, #2360]	; 12988 <dcngettext@plt+0x1998>
   1204c:	mov	r0, r5
   12050:	bl	10fcc <strncmp@plt>
   12054:	cmp	r0, #0
   12058:	bne	11ea4 <dcngettext@plt+0xeb4>
   1205c:	add	r3, sl, #6
   12060:	ldrb	r2, [r6, r3]
   12064:	cmp	r2, #32
   12068:	addeq	r3, sl, #7
   1206c:	ldrb	r2, [r6, r3]
   12070:	cmp	r2, #40	; 0x28
   12074:	bne	11f60 <dcngettext@plt+0xf70>
   12078:	add	r3, r3, #1
   1207c:	mov	r2, #0
   12080:	str	r2, [sp, #108]	; 0x6c
   12084:	subs	r4, r4, r3
   12088:	beq	11f60 <dcngettext@plt+0xf70>
   1208c:	add	r2, r6, r3
   12090:	str	r2, [sp, #48]	; 0x30
   12094:	sub	r4, r4, #1
   12098:	mov	r1, r2
   1209c:	cmp	r4, #0
   120a0:	beq	11e30 <dcngettext@plt+0xe40>
   120a4:	ldrb	r2, [r1, r4]
   120a8:	cmp	r2, #41	; 0x29
   120ac:	beq	12adc <dcngettext@plt+0x1aec>
   120b0:	sub	r4, r4, #1
   120b4:	b	1209c <dcngettext@plt+0x10ac>
   120b8:	ldr	r2, [pc, #2088]	; 128e8 <dcngettext@plt+0x18f8>
   120bc:	ldr	r2, [r2, #4]
   120c0:	cmp	r2, #1
   120c4:	beq	11f2c <dcngettext@plt+0xf3c>
   120c8:	mov	r1, #0
   120cc:	ldr	r2, [pc, #2068]	; 128e8 <dcngettext@plt+0x18f8>
   120d0:	str	r1, [r2, #4]
   120d4:	add	r1, sl, #2
   120d8:	cmp	r3, #42	; 0x2a
   120dc:	movne	r3, #0
   120e0:	moveq	r3, #1
   120e4:	str	r3, [sp, #108]	; 0x6c
   120e8:	b	11f2c <dcngettext@plt+0xf3c>
   120ec:	sub	r1, r4, r1
   120f0:	ldr	r0, [sp, #48]	; 0x30
   120f4:	bl	11128 <dcngettext@plt+0x138>
   120f8:	adds	r0, r0, #0
   120fc:	movne	r0, #1
   12100:	cmp	r0, #0
   12104:	bne	11f40 <dcngettext@plt+0xf50>
   12108:	b	11f60 <dcngettext@plt+0xf70>
   1210c:	mov	r2, #5
   12110:	ldr	r1, [pc, #2092]	; 12944 <dcngettext@plt+0x1954>
   12114:	mov	r0, #0
   12118:	bl	10e04 <dcgettext@plt>
   1211c:	mov	r4, r0
   12120:	ldr	r2, [sp, #60]	; 0x3c
   12124:	mov	r1, #3
   12128:	mov	r0, #0
   1212c:	bl	24e2c <dcngettext@plt+0x13e3c>
   12130:	ldr	r3, [pc, #2128]	; 12988 <dcngettext@plt+0x1998>
   12134:	str	r3, [sp, #8]
   12138:	strd	r8, [sp]
   1213c:	mov	r3, r0
   12140:	mov	r2, r4
   12144:	mov	r1, #0
   12148:	mov	r0, r1
   1214c:	bl	10e70 <error@plt>
   12150:	b	11f7c <dcngettext@plt+0xf8c>
   12154:	ldrb	r3, [fp, #6]
   12158:	cmp	r3, #0
   1215c:	ldrne	r0, [sp, #36]	; 0x24
   12160:	bne	12178 <dcngettext@plt+0x1188>
   12164:	mov	r1, #10
   12168:	ldr	r0, [sp, #48]	; 0x30
   1216c:	bl	10ee8 <strchr@plt>
   12170:	adds	r0, r0, #0
   12174:	movne	r0, #1
   12178:	and	r3, r0, #1
   1217c:	mov	r4, r3
   12180:	str	r3, [sp, #52]	; 0x34
   12184:	add	r3, sp, #112	; 0x70
   12188:	str	r3, [sp]
   1218c:	add	r3, sp, #99	; 0x63
   12190:	ldr	r2, [sp, #84]	; 0x54
   12194:	add	r1, sp, #108	; 0x6c
   12198:	ldr	r0, [sp, #48]	; 0x30
   1219c:	bl	11350 <dcngettext@plt+0x360>
   121a0:	subs	r3, r0, #0
   121a4:	str	r3, [sp, #80]	; 0x50
   121a8:	bne	1223c <dcngettext@plt+0x124c>
   121ac:	ldrd	r2, [sp, #64]	; 0x40
   121b0:	adds	r2, r2, #1
   121b4:	adc	r3, r3, #0
   121b8:	strd	r2, [sp, #64]	; 0x40
   121bc:	ldrb	r3, [fp, #6]
   121c0:	cmp	r3, #0
   121c4:	bne	12224 <dcngettext@plt+0x1234>
   121c8:	cmp	r4, #0
   121cc:	beq	121f8 <dcngettext@plt+0x1208>
   121d0:	ldr	r3, [pc, #1792]	; 128d8 <dcngettext@plt+0x18e8>
   121d4:	ldr	r0, [r3]
   121d8:	ldr	r3, [r0, #20]
   121dc:	ldr	r2, [r0, #24]
   121e0:	cmp	r3, r2
   121e4:	addcc	r2, r3, #1
   121e8:	strcc	r2, [r0, #20]
   121ec:	movcc	r2, #92	; 0x5c
   121f0:	strbcc	r2, [r3]
   121f4:	bcs	12230 <dcngettext@plt+0x1240>
   121f8:	ldr	r1, [sp, #52]	; 0x34
   121fc:	ldr	r0, [sp, #48]	; 0x30
   12200:	bl	11260 <dcngettext@plt+0x270>
   12204:	mov	r2, #5
   12208:	ldr	r1, [pc, #1848]	; 12948 <dcngettext@plt+0x1958>
   1220c:	mov	r0, #0
   12210:	bl	10e04 <dcgettext@plt>
   12214:	mov	r2, r0
   12218:	ldr	r1, [pc, #1836]	; 1294c <dcngettext@plt+0x195c>
   1221c:	mov	r0, #1
   12220:	bl	10f24 <__printf_chk@plt>
   12224:	ldr	r3, [sp, #16]
   12228:	str	r3, [sp, #80]	; 0x50
   1222c:	b	11f7c <dcngettext@plt+0xf8c>
   12230:	mov	r1, #92	; 0x5c
   12234:	bl	10f6c <__overflow@plt>
   12238:	b	121f8 <dcngettext@plt+0x1208>
   1223c:	ldrb	r3, [fp, #5]
   12240:	cmp	r3, #0
   12244:	beq	12254 <dcngettext@plt+0x1264>
   12248:	ldrb	r3, [sp, #99]	; 0x63
   1224c:	cmp	r3, #0
   12250:	bne	12224 <dcngettext@plt+0x1234>
   12254:	ldr	r6, [fp]
   12258:	lsrs	r6, r6, #1
   1225c:	beq	123cc <dcngettext@plt+0x13dc>
   12260:	bl	10ea0 <__ctype_tolower_loc@plt>
   12264:	ldr	ip, [r0]
   12268:	mov	r2, r5
   1226c:	ldr	r3, [sp, #84]	; 0x54
   12270:	sub	r1, r3, #1
   12274:	mov	r4, #0
   12278:	ldr	r0, [pc, #1744]	; 12950 <dcngettext@plt+0x1960>
   1227c:	ldrb	r3, [r1, #1]!
   12280:	ldrb	sl, [r5, r4, lsl #1]
   12284:	add	lr, r0, r3, lsr #4
   12288:	ldrb	lr, [lr, #264]	; 0x108
   1228c:	ldr	sl, [ip, sl, lsl #2]
   12290:	cmp	sl, lr
   12294:	bne	1236c <dcngettext@plt+0x137c>
   12298:	ldrb	lr, [r2, #1]
   1229c:	and	r3, r3, #15
   122a0:	add	r3, r0, r3
   122a4:	ldrb	r3, [r3, #264]	; 0x108
   122a8:	ldr	lr, [ip, lr, lsl #2]
   122ac:	cmp	lr, r3
   122b0:	bne	1236c <dcngettext@plt+0x137c>
   122b4:	add	r4, r4, #1
   122b8:	add	r2, r2, #2
   122bc:	cmp	r6, r4
   122c0:	bne	1227c <dcngettext@plt+0x128c>
   122c4:	ldrb	r3, [fp, #6]
   122c8:	str	r3, [sp, #88]	; 0x58
   122cc:	cmp	r3, #0
   122d0:	moveq	r4, r6
   122d4:	bne	12224 <dcngettext@plt+0x1234>
   122d8:	ldrb	r3, [fp, #8]
   122dc:	str	r3, [sp, #88]	; 0x58
   122e0:	cmp	r3, #0
   122e4:	bne	12224 <dcngettext@plt+0x1234>
   122e8:	ldr	r3, [sp, #52]	; 0x34
   122ec:	cmp	r3, #0
   122f0:	ldreq	r3, [sp, #80]	; 0x50
   122f4:	streq	r3, [sp, #88]	; 0x58
   122f8:	beq	12328 <dcngettext@plt+0x1338>
   122fc:	str	r3, [sp, #88]	; 0x58
   12300:	ldr	r3, [pc, #1488]	; 128d8 <dcngettext@plt+0x18e8>
   12304:	ldr	r0, [r3]
   12308:	ldr	r3, [r0, #20]
   1230c:	ldr	r2, [r0, #24]
   12310:	cmp	r3, r2
   12314:	addcc	r2, r3, #1
   12318:	strcc	r2, [r0, #20]
   1231c:	movcc	r2, #92	; 0x5c
   12320:	strbcc	r2, [r3]
   12324:	bcs	123e4 <dcngettext@plt+0x13f4>
   12328:	ldr	r1, [sp, #52]	; 0x34
   1232c:	ldr	r0, [sp, #48]	; 0x30
   12330:	bl	11260 <dcngettext@plt+0x270>
   12334:	cmp	r6, r4
   12338:	bne	123a8 <dcngettext@plt+0x13b8>
   1233c:	ldrb	r3, [fp, #8]
   12340:	cmp	r3, #0
   12344:	bne	12224 <dcngettext@plt+0x1234>
   12348:	mov	r2, #5
   1234c:	ldr	r1, [pc, #1536]	; 12954 <dcngettext@plt+0x1964>
   12350:	mov	r0, #0
   12354:	bl	10e04 <dcgettext@plt>
   12358:	mov	r2, r0
   1235c:	ldr	r1, [pc, #1512]	; 1294c <dcngettext@plt+0x195c>
   12360:	mov	r0, #1
   12364:	bl	10f24 <__printf_chk@plt>
   12368:	b	12224 <dcngettext@plt+0x1234>
   1236c:	cmp	r6, r4
   12370:	beq	122c4 <dcngettext@plt+0x12d4>
   12374:	ldrd	r2, [sp, #72]	; 0x48
   12378:	adds	r2, r2, #1
   1237c:	adc	r3, r3, #0
   12380:	strd	r2, [sp, #72]	; 0x48
   12384:	ldrb	r3, [fp, #6]
   12388:	cmp	r3, #0
   1238c:	bne	12224 <dcngettext@plt+0x1234>
   12390:	ldr	r3, [sp, #52]	; 0x34
   12394:	cmp	r3, #0
   12398:	bne	12300 <dcngettext@plt+0x1310>
   1239c:	ldr	r1, [sp, #52]	; 0x34
   123a0:	ldr	r0, [sp, #48]	; 0x30
   123a4:	bl	11260 <dcngettext@plt+0x270>
   123a8:	mov	r2, #5
   123ac:	ldr	r1, [pc, #1444]	; 12958 <dcngettext@plt+0x1968>
   123b0:	mov	r0, #0
   123b4:	bl	10e04 <dcgettext@plt>
   123b8:	mov	r2, r0
   123bc:	ldr	r1, [pc, #1416]	; 1294c <dcngettext@plt+0x195c>
   123c0:	mov	r0, #1
   123c4:	bl	10f24 <__printf_chk@plt>
   123c8:	b	12224 <dcngettext@plt+0x1234>
   123cc:	ldrb	r3, [fp, #6]
   123d0:	str	r3, [sp, #88]	; 0x58
   123d4:	cmp	r3, #0
   123d8:	bne	12224 <dcngettext@plt+0x1234>
   123dc:	mov	r4, r6
   123e0:	b	122d8 <dcngettext@plt+0x12e8>
   123e4:	mov	r1, #92	; 0x5c
   123e8:	bl	10f6c <__overflow@plt>
   123ec:	b	12328 <dcngettext@plt+0x1338>
   123f0:	ldr	r0, [sp, #100]	; 0x64
   123f4:	bl	23344 <dcngettext@plt+0x12354>
   123f8:	ldr	r3, [r7]
   123fc:	tst	r3, #32
   12400:	mvneq	r4, #0
   12404:	movne	r4, #0
   12408:	ldr	r3, [sp, #44]	; 0x2c
   1240c:	cmp	r3, #0
   12410:	bne	12464 <dcngettext@plt+0x1474>
   12414:	mov	r0, r7
   12418:	bl	10f9c <clearerr_unlocked@plt>
   1241c:	cmp	r4, #0
   12420:	blt	124a0 <dcngettext@plt+0x14b0>
   12424:	ldrne	r5, [pc, #1296]	; 1293c <dcngettext@plt+0x194c>
   12428:	beq	12488 <dcngettext@plt+0x1498>
   1242c:	ldr	r2, [sp, #60]	; 0x3c
   12430:	mov	r1, #3
   12434:	mov	r0, #0
   12438:	bl	24e2c <dcngettext@plt+0x13e3c>
   1243c:	mov	r3, r0
   12440:	mov	r2, r5
   12444:	mov	r1, r4
   12448:	mov	r0, #0
   1244c:	bl	10e70 <error@plt>
   12450:	ldr	r3, [sp, #36]	; 0x24
   12454:	ldr	r2, [sp, #40]	; 0x28
   12458:	and	r2, r2, r3
   1245c:	str	r2, [sp, #40]	; 0x28
   12460:	b	12718 <dcngettext@plt+0x1728>
   12464:	mov	r0, r7
   12468:	bl	2319c <dcngettext@plt+0x121ac>
   1246c:	adds	r0, r0, #0
   12470:	movne	r0, #1
   12474:	ands	r3, r0, r4, lsr #31
   12478:	beq	1241c <dcngettext@plt+0x142c>
   1247c:	bl	10ef4 <__errno_location@plt>
   12480:	ldr	r4, [r0]
   12484:	b	1241c <dcngettext@plt+0x142c>
   12488:	mov	r2, #5
   1248c:	ldr	r1, [pc, #1224]	; 1295c <dcngettext@plt+0x196c>
   12490:	mov	r0, #0
   12494:	bl	10e04 <dcgettext@plt>
   12498:	mov	r5, r0
   1249c:	b	1242c <dcngettext@plt+0x143c>
   124a0:	ldr	r3, [sp, #80]	; 0x50
   124a4:	cmp	r3, #0
   124a8:	beq	12668 <dcngettext@plt+0x1678>
   124ac:	ldrb	r3, [fp, #6]
   124b0:	cmp	r3, #0
   124b4:	bne	12620 <dcngettext@plt+0x1630>
   124b8:	ldrd	r0, [sp, #24]
   124bc:	mov	r2, r0
   124c0:	mov	r3, r1
   124c4:	orrs	r3, r2, r3
   124c8:	beq	12528 <dcngettext@plt+0x1538>
   124cc:	mvn	r2, #0
   124d0:	mov	r3, #0
   124d4:	cmp	r1, r3
   124d8:	cmpeq	r0, r2
   124dc:	ldrls	r3, [sp, #24]
   124e0:	bls	124f8 <dcngettext@plt+0x1508>
   124e4:	ldr	r2, [pc, #1140]	; 12960 <dcngettext@plt+0x1970>
   124e8:	mov	r3, #0
   124ec:	bl	264f0 <dcngettext@plt+0x15500>
   124f0:	add	r3, r2, #999424	; 0xf4000
   124f4:	add	r3, r3, #576	; 0x240
   124f8:	mov	r2, #5
   124fc:	str	r2, [sp]
   12500:	ldr	r2, [pc, #1116]	; 12964 <dcngettext@plt+0x1974>
   12504:	ldr	r1, [pc, #1116]	; 12968 <dcngettext@plt+0x1978>
   12508:	mov	r0, #0
   1250c:	bl	10ff0 <dcngettext@plt>
   12510:	ldrd	r2, [sp, #24]
   12514:	strd	r2, [sp]
   12518:	mov	r2, r0
   1251c:	mov	r1, #0
   12520:	mov	r0, r1
   12524:	bl	10e70 <error@plt>
   12528:	ldrd	r0, [sp, #64]	; 0x40
   1252c:	mov	r2, r0
   12530:	mov	r3, r1
   12534:	orrs	r3, r2, r3
   12538:	beq	12598 <dcngettext@plt+0x15a8>
   1253c:	mvn	r2, #0
   12540:	mov	r3, #0
   12544:	cmp	r1, r3
   12548:	cmpeq	r0, r2
   1254c:	ldrls	r3, [sp, #64]	; 0x40
   12550:	bls	12568 <dcngettext@plt+0x1578>
   12554:	ldr	r2, [pc, #1028]	; 12960 <dcngettext@plt+0x1970>
   12558:	mov	r3, #0
   1255c:	bl	264f0 <dcngettext@plt+0x15500>
   12560:	add	r3, r2, #999424	; 0xf4000
   12564:	add	r3, r3, #576	; 0x240
   12568:	mov	r2, #5
   1256c:	str	r2, [sp]
   12570:	ldr	r2, [pc, #1012]	; 1296c <dcngettext@plt+0x197c>
   12574:	ldr	r1, [pc, #1012]	; 12970 <dcngettext@plt+0x1980>
   12578:	mov	r0, #0
   1257c:	bl	10ff0 <dcngettext@plt>
   12580:	ldrd	r2, [sp, #64]	; 0x40
   12584:	strd	r2, [sp]
   12588:	mov	r2, r0
   1258c:	mov	r1, #0
   12590:	mov	r0, r1
   12594:	bl	10e70 <error@plt>
   12598:	ldrd	r0, [sp, #72]	; 0x48
   1259c:	mov	r2, r0
   125a0:	mov	r3, r1
   125a4:	orrs	r3, r2, r3
   125a8:	beq	12608 <dcngettext@plt+0x1618>
   125ac:	mvn	r2, #0
   125b0:	mov	r3, #0
   125b4:	cmp	r1, r3
   125b8:	cmpeq	r0, r2
   125bc:	ldrls	r3, [sp, #72]	; 0x48
   125c0:	bls	125d8 <dcngettext@plt+0x15e8>
   125c4:	ldr	r2, [pc, #916]	; 12960 <dcngettext@plt+0x1970>
   125c8:	mov	r3, #0
   125cc:	bl	264f0 <dcngettext@plt+0x15500>
   125d0:	add	r3, r2, #999424	; 0xf4000
   125d4:	add	r3, r3, #576	; 0x240
   125d8:	mov	r2, #5
   125dc:	str	r2, [sp]
   125e0:	ldr	r2, [pc, #908]	; 12974 <dcngettext@plt+0x1984>
   125e4:	ldr	r1, [pc, #908]	; 12978 <dcngettext@plt+0x1988>
   125e8:	mov	r0, #0
   125ec:	bl	10ff0 <dcngettext@plt>
   125f0:	ldrd	r2, [sp, #72]	; 0x48
   125f4:	strd	r2, [sp]
   125f8:	mov	r2, r0
   125fc:	mov	r1, #0
   12600:	mov	r0, r1
   12604:	bl	10e70 <error@plt>
   12608:	ldrb	r3, [fp, #5]
   1260c:	eor	r3, r3, #1
   12610:	ldr	r2, [sp, #88]	; 0x58
   12614:	orr	r3, r2, r3
   12618:	tst	r3, #255	; 0xff
   1261c:	beq	126ac <dcngettext@plt+0x16bc>
   12620:	ldr	r3, [sp, #88]	; 0x58
   12624:	cmp	r3, #0
   12628:	moveq	r3, #0
   1262c:	beq	126a4 <dcngettext@plt+0x16b4>
   12630:	ldrd	r2, [sp, #64]	; 0x40
   12634:	ldrd	r0, [sp, #72]	; 0x48
   12638:	orr	r2, r2, r0
   1263c:	orr	r3, r3, r1
   12640:	orrs	r3, r2, r3
   12644:	movne	r3, #0
   12648:	bne	126a4 <dcngettext@plt+0x16b4>
   1264c:	ldrb	r3, [fp, #9]
   12650:	eor	r3, r3, #1
   12654:	ldrd	r0, [sp, #24]
   12658:	mov	r2, r0
   1265c:	orrs	r2, r2, r1
   12660:	orreq	r3, r3, #1
   12664:	b	126a4 <dcngettext@plt+0x16b4>
   12668:	mov	r2, #5
   1266c:	ldr	r1, [pc, #776]	; 1297c <dcngettext@plt+0x198c>
   12670:	mov	r0, #0
   12674:	bl	10e04 <dcgettext@plt>
   12678:	mov	r4, r0
   1267c:	ldr	r2, [sp, #60]	; 0x3c
   12680:	mov	r1, #3
   12684:	mov	r0, #0
   12688:	bl	24e2c <dcngettext@plt+0x13e3c>
   1268c:	mov	r3, r0
   12690:	mov	r2, r4
   12694:	mov	r1, #0
   12698:	mov	r0, r1
   1269c:	bl	10e70 <error@plt>
   126a0:	mov	r3, #0
   126a4:	and	r3, r3, #1
   126a8:	b	12454 <dcngettext@plt+0x1464>
   126ac:	mov	r2, #5
   126b0:	ldr	r1, [pc, #712]	; 12980 <dcngettext@plt+0x1990>
   126b4:	mov	r0, #0
   126b8:	bl	10e04 <dcgettext@plt>
   126bc:	mov	r4, r0
   126c0:	ldr	r2, [sp, #60]	; 0x3c
   126c4:	mov	r1, #3
   126c8:	mov	r0, #0
   126cc:	bl	24e2c <dcngettext@plt+0x13e3c>
   126d0:	mov	r3, r0
   126d4:	mov	r2, r4
   126d8:	mov	r1, #0
   126dc:	mov	r0, r1
   126e0:	bl	10e70 <error@plt>
   126e4:	b	12620 <dcngettext@plt+0x1630>
   126e8:	add	r1, sp, #232	; 0xe8
   126ec:	ldr	r3, [sp, #92]	; 0x5c
   126f0:	str	r3, [r1, #-120]!	; 0xffffff88
   126f4:	add	r3, sp, #120	; 0x78
   126f8:	str	r3, [sp]
   126fc:	add	r3, sp, #108	; 0x6c
   12700:	add	r2, sp, #176	; 0xb0
   12704:	mov	r0, r6
   12708:	bl	11350 <dcngettext@plt+0x360>
   1270c:	subs	r7, r0, #0
   12710:	bne	127b0 <dcngettext@plt+0x17c0>
   12714:	str	r7, [sp, #40]	; 0x28
   12718:	ldr	r3, [sp, #56]	; 0x38
   1271c:	ldr	r2, [sp, #20]
   12720:	cmp	r3, r2
   12724:	bls	12a7c <dcngettext@plt+0x1a8c>
   12728:	ldr	r3, [sp, #20]
   1272c:	ldr	r6, [r3], #4
   12730:	str	r3, [sp, #20]
   12734:	ldr	r3, [sp, #16]
   12738:	cmp	r3, #0
   1273c:	beq	126e8 <dcngettext@plt+0x16f8>
   12740:	ldr	r1, [pc, #456]	; 12910 <dcngettext@plt+0x1920>
   12744:	mov	r0, r6
   12748:	bl	10d8c <strcmp@plt>
   1274c:	subs	r3, r0, #0
   12750:	str	r3, [sp, #44]	; 0x2c
   12754:	bne	11da4 <dcngettext@plt+0xdb4>
   12758:	mov	r3, #1
   1275c:	strb	r3, [fp, #4]
   12760:	mov	r2, #5
   12764:	ldr	r1, [pc, #564]	; 129a0 <dcngettext@plt+0x19b0>
   12768:	bl	10e04 <dcgettext@plt>
   1276c:	str	r0, [sp, #60]	; 0x3c
   12770:	ldr	r3, [pc, #548]	; 1299c <dcngettext@plt+0x19ac>
   12774:	ldr	r7, [r3]
   12778:	mov	r3, #0
   1277c:	str	r3, [sp, #100]	; 0x64
   12780:	str	r3, [sp, #104]	; 0x68
   12784:	ldr	r3, [sp, #36]	; 0x24
   12788:	str	r3, [sp, #88]	; 0x58
   1278c:	str	r3, [sp, #80]	; 0x50
   12790:	mov	r2, #0
   12794:	mov	r3, #0
   12798:	strd	r2, [sp, #72]	; 0x48
   1279c:	strd	r2, [sp, #64]	; 0x40
   127a0:	strd	r2, [sp, #24]
   127a4:	mov	r8, #1
   127a8:	mov	r9, #0
   127ac:	b	11f98 <dcngettext@plt+0xfa8>
   127b0:	ldr	r8, [sp, #112]	; 0x70
   127b4:	ldr	r3, [pc, #300]	; 128e8 <dcngettext@plt+0x18f8>
   127b8:	ldrb	sl, [r3]
   127bc:	cmp	sl, #10
   127c0:	ldrne	r7, [sp, #16]
   127c4:	beq	12850 <dcngettext@plt+0x1860>
   127c8:	ldr	r3, [sp, #32]
   127cc:	cmp	r3, #0
   127d0:	bne	129a4 <dcngettext@plt+0x19b4>
   127d4:	ldr	r3, [fp]
   127d8:	cmp	r3, #1
   127dc:	bls	12a00 <dcngettext@plt+0x1a10>
   127e0:	add	r5, sp, #175	; 0xaf
   127e4:	mov	r4, #0
   127e8:	mov	r9, #1
   127ec:	ldrb	r2, [r5, #1]!
   127f0:	ldr	r1, [pc, #396]	; 12984 <dcngettext@plt+0x1994>
   127f4:	mov	r0, r9
   127f8:	bl	10f24 <__printf_chk@plt>
   127fc:	add	r4, r4, #1
   12800:	ldr	r3, [fp]
   12804:	cmp	r4, r3, lsr #1
   12808:	bcc	127ec <dcngettext@plt+0x17fc>
   1280c:	ldr	r3, [sp, #32]
   12810:	cmp	r3, #0
   12814:	beq	12a00 <dcngettext@plt+0x1a10>
   12818:	ldr	r3, [pc, #184]	; 128d8 <dcngettext@plt+0x18e8>
   1281c:	ldr	r0, [r3]
   12820:	ldr	r3, [r0, #20]
   12824:	ldr	r2, [r0, #24]
   12828:	cmp	r3, r2
   1282c:	addcc	r2, r3, #1
   12830:	strcc	r2, [r0, #20]
   12834:	strbcc	sl, [r3]
   12838:	ldrcc	r7, [sp, #40]	; 0x28
   1283c:	bcc	12714 <dcngettext@plt+0x1724>
   12840:	mov	r1, sl
   12844:	bl	10f6c <__overflow@plt>
   12848:	ldr	r7, [sp, #40]	; 0x28
   1284c:	b	12714 <dcngettext@plt+0x1724>
   12850:	mov	r1, #92	; 0x5c
   12854:	mov	r0, r6
   12858:	bl	10ee8 <strchr@plt>
   1285c:	cmp	r0, #0
   12860:	beq	12898 <dcngettext@plt+0x18a8>
   12864:	ldr	r3, [pc, #108]	; 128d8 <dcngettext@plt+0x18e8>
   12868:	ldr	r0, [r3]
   1286c:	ldr	r3, [r0, #20]
   12870:	ldr	r2, [r0, #24]
   12874:	cmp	r3, r2
   12878:	addcc	r2, r3, #1
   1287c:	strcc	r2, [r0, #20]
   12880:	movcc	r2, #92	; 0x5c
   12884:	strbcc	r2, [r3]
   12888:	bcc	127c8 <dcngettext@plt+0x17d8>
   1288c:	mov	r1, #92	; 0x5c
   12890:	bl	10f6c <__overflow@plt>
   12894:	b	127c8 <dcngettext@plt+0x17d8>
   12898:	mov	r1, #10
   1289c:	mov	r0, r6
   128a0:	bl	10ee8 <strchr@plt>
   128a4:	cmp	r0, #0
   128a8:	bne	12864 <dcngettext@plt+0x1874>
   128ac:	mov	r1, #13
   128b0:	mov	r0, r6
   128b4:	bl	10ee8 <strchr@plt>
   128b8:	cmp	r0, #0
   128bc:	ldreq	r7, [sp, #16]
   128c0:	bne	12864 <dcngettext@plt+0x1874>
   128c4:	b	127c8 <dcngettext@plt+0x17d8>
   128c8:			; <UNDEFINED> instruction: 0x000269bc
   128cc:	andeq	r6, r2, ip, lsr #28
   128d0:	ldrdeq	r6, [r2], -r4
   128d4:	andeq	r2, r1, r4, lsr #22
   128d8:	andeq	r8, r3, ip, ror #2
   128dc:	andeq	r6, r2, r4, lsr #14
   128e0:	andeq	r6, r2, ip, lsl pc
   128e4:	andeq	r8, r3, r4, ror r1
   128e8:	strdeq	r8, [r3], -ip
   128ec:	andeq	r0, r0, r1, lsl #2
   128f0:	andeq	r0, r0, r3, lsl #2
   128f4:	andeq	r6, r2, ip, ror #29
   128f8:	strdeq	r6, [r2], -ip
   128fc:	andeq	r6, r2, ip, lsl #30
   12900:	andeq	r8, r3, r4, lsl #2
   12904:	andeq	r6, r2, r8, lsr #28
   12908:	andeq	r6, r2, r8, lsl r8
   1290c:	andeq	r8, r3, r8, asr r1
   12910:	andeq	r6, r2, r0, lsl r8
   12914:	andeq	r6, r2, r4, lsr #30
   12918:	andeq	r6, r2, r8, asr #30
   1291c:	andeq	r6, r2, r4, lsl #31
   12920:	andeq	r6, r2, r0, asr #31
   12924:	andeq	r7, r2, ip
   12928:	andeq	r7, r2, r4, asr r0
   1292c:	muleq	r2, r4, r0
   12930:	ldrdeq	r7, [r2], -r4
   12934:	andeq	r7, r2, r4, lsl r1
   12938:	andeq	r6, r2, r4, lsl r8
   1293c:	andeq	r7, r2, r4, asr #8
   12940:	andeq	r7, r2, r4, ror #2
   12944:	andeq	r7, r2, r0, lsl #3
   12948:			; <UNDEFINED> instruction: 0x000271b0
   1294c:	andeq	r7, r2, r4, asr #3
   12950:	andeq	r6, r2, ip, ror #13
   12954:	ldrdeq	r7, [r2], -r4
   12958:	andeq	r7, r2, ip, asr #3
   1295c:	ldrdeq	r7, [r2], -r8
   12960:	andeq	r4, pc, r0, asr #4
   12964:	andeq	r7, r2, r8, lsl r2
   12968:	andeq	r7, r2, r8, asr #4
   1296c:	andeq	r7, r2, r4, ror r2
   12970:	andeq	r7, r2, r4, lsr #5
   12974:	ldrdeq	r7, [r2], -r0
   12978:	andeq	r7, r2, r0, lsl #6
   1297c:	andeq	r7, r2, r8, ror #3
   12980:	andeq	r7, r2, r0, lsr r3
   12984:	andeq	r7, r2, r8, asr r3
   12988:	muleq	r2, r8, r8
   1298c:	andeq	r7, r2, ip, asr #6
   12990:	andeq	r7, r2, r0, asr r3
   12994:	andeq	r8, r3, ip, ror #2
   12998:	andeq	r8, r3, r4, ror r1
   1299c:	andeq	r8, r3, r8, ror #2
   129a0:	andeq	r7, r2, r4, asr r1
   129a4:	ldr	r4, [pc, #-24]	; 12994 <dcngettext@plt+0x19a4>
   129a8:	ldr	r3, [r4]
   129ac:	mov	r2, #6
   129b0:	mov	r1, #1
   129b4:	ldr	r0, [pc, #-52]	; 12988 <dcngettext@plt+0x1998>
   129b8:	bl	10de0 <fwrite_unlocked@plt>
   129bc:	ldr	r3, [r4]
   129c0:	mov	r2, #2
   129c4:	mov	r1, #1
   129c8:	ldr	r0, [pc, #-68]	; 1298c <dcngettext@plt+0x199c>
   129cc:	bl	10de0 <fwrite_unlocked@plt>
   129d0:	mov	r1, r7
   129d4:	mov	r0, r6
   129d8:	bl	11260 <dcngettext@plt+0x270>
   129dc:	ldr	r3, [r4]
   129e0:	mov	r2, #4
   129e4:	mov	r1, #1
   129e8:	ldr	r0, [pc, #-96]	; 12990 <dcngettext@plt+0x19a0>
   129ec:	bl	10de0 <fwrite_unlocked@plt>
   129f0:	ldr	r3, [fp]
   129f4:	cmp	r3, #1
   129f8:	bhi	127e0 <dcngettext@plt+0x17f0>
   129fc:	b	12818 <dcngettext@plt+0x1828>
   12a00:	ldr	r3, [pc, #-116]	; 12994 <dcngettext@plt+0x19a4>
   12a04:	ldr	r0, [r3]
   12a08:	ldr	r3, [r0, #20]
   12a0c:	ldr	r2, [r0, #24]
   12a10:	cmp	r3, r2
   12a14:	addcc	r2, r3, #1
   12a18:	strcc	r2, [r0, #20]
   12a1c:	movcc	r2, #32
   12a20:	strbcc	r2, [r3]
   12a24:	bcs	12a68 <dcngettext@plt+0x1a78>
   12a28:	cmp	r8, #0
   12a2c:	movne	r1, #42	; 0x2a
   12a30:	moveq	r1, #32
   12a34:	ldr	r3, [pc, #-168]	; 12994 <dcngettext@plt+0x19a4>
   12a38:	ldr	r0, [r3]
   12a3c:	ldr	r3, [r0, #20]
   12a40:	ldr	r2, [r0, #24]
   12a44:	cmp	r3, r2
   12a48:	addcc	r2, r3, #1
   12a4c:	strcc	r2, [r0, #20]
   12a50:	strbcc	r1, [r3]
   12a54:	bcs	12a74 <dcngettext@plt+0x1a84>
   12a58:	mov	r1, r7
   12a5c:	mov	r0, r6
   12a60:	bl	11260 <dcngettext@plt+0x270>
   12a64:	b	12818 <dcngettext@plt+0x1828>
   12a68:	mov	r1, #32
   12a6c:	bl	10f6c <__overflow@plt>
   12a70:	b	12a28 <dcngettext@plt+0x1a38>
   12a74:	bl	10f6c <__overflow@plt>
   12a78:	b	12a58 <dcngettext@plt+0x1a68>
   12a7c:	ldr	r3, [pc, #-236]	; 12998 <dcngettext@plt+0x19a8>
   12a80:	ldrb	r3, [r3, #4]
   12a84:	cmp	r3, #0
   12a88:	bne	12aa0 <dcngettext@plt+0x1ab0>
   12a8c:	ldr	r3, [sp, #40]	; 0x28
   12a90:	eor	r0, r3, #1
   12a94:	uxtb	r0, r0
   12a98:	add	sp, sp, #236	; 0xec
   12a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12aa0:	ldr	r3, [pc, #-268]	; 1299c <dcngettext@plt+0x19ac>
   12aa4:	ldr	r0, [r3]
   12aa8:	bl	2319c <dcngettext@plt+0x121ac>
   12aac:	cmn	r0, #1
   12ab0:	bne	12a8c <dcngettext@plt+0x1a9c>
   12ab4:	bl	10ef4 <__errno_location@plt>
   12ab8:	ldr	r4, [r0]
   12abc:	mov	r2, #5
   12ac0:	ldr	r1, [pc, #-296]	; 129a0 <dcngettext@plt+0x19b0>
   12ac4:	mov	r0, #0
   12ac8:	bl	10e04 <dcgettext@plt>
   12acc:	mov	r2, r0
   12ad0:	mov	r1, r4
   12ad4:	mov	r0, #1
   12ad8:	bl	10e70 <error@plt>
   12adc:	ldr	r3, [sp, #48]	; 0x30
   12ae0:	add	r5, r3, r4
   12ae4:	ldr	r3, [sp, #52]	; 0x34
   12ae8:	cmp	r3, #0
   12aec:	bne	11e44 <dcngettext@plt+0xe54>
   12af0:	add	r4, r4, #1
   12af4:	mov	r3, #0
   12af8:	strb	r3, [r5]
   12afc:	ldr	r2, [sp, #48]	; 0x30
   12b00:	b	11e60 <dcngettext@plt+0xe70>
   12b04:	ldr	r3, [pc, #4]	; 12b10 <dcngettext@plt+0x1b20>
   12b08:	str	r0, [r3]
   12b0c:	bx	lr
   12b10:	andeq	r8, r3, r4, lsl #3
   12b14:	ldr	r3, [pc, #4]	; 12b20 <dcngettext@plt+0x1b30>
   12b18:	strb	r0, [r3, #4]
   12b1c:	bx	lr
   12b20:	andeq	r8, r3, r4, lsl #3
   12b24:	push	{r4, r5, r6, lr}
   12b28:	sub	sp, sp, #8
   12b2c:	ldr	r3, [pc, #200]	; 12bfc <dcngettext@plt+0x1c0c>
   12b30:	ldr	r0, [r3]
   12b34:	bl	25bf4 <dcngettext@plt+0x14c04>
   12b38:	cmp	r0, #0
   12b3c:	beq	12b60 <dcngettext@plt+0x1b70>
   12b40:	ldr	r3, [pc, #184]	; 12c00 <dcngettext@plt+0x1c10>
   12b44:	ldrb	r3, [r3, #4]
   12b48:	cmp	r3, #0
   12b4c:	beq	12b7c <dcngettext@plt+0x1b8c>
   12b50:	bl	10ef4 <__errno_location@plt>
   12b54:	ldr	r3, [r0]
   12b58:	cmp	r3, #32
   12b5c:	bne	12b7c <dcngettext@plt+0x1b8c>
   12b60:	ldr	r3, [pc, #156]	; 12c04 <dcngettext@plt+0x1c14>
   12b64:	ldr	r0, [r3]
   12b68:	bl	25bf4 <dcngettext@plt+0x14c04>
   12b6c:	cmp	r0, #0
   12b70:	bne	12bf0 <dcngettext@plt+0x1c00>
   12b74:	add	sp, sp, #8
   12b78:	pop	{r4, r5, r6, pc}
   12b7c:	mov	r2, #5
   12b80:	ldr	r1, [pc, #128]	; 12c08 <dcngettext@plt+0x1c18>
   12b84:	mov	r0, #0
   12b88:	bl	10e04 <dcgettext@plt>
   12b8c:	mov	r4, r0
   12b90:	ldr	r3, [pc, #104]	; 12c00 <dcngettext@plt+0x1c10>
   12b94:	ldr	r5, [r3]
   12b98:	cmp	r5, #0
   12b9c:	beq	12bd4 <dcngettext@plt+0x1be4>
   12ba0:	bl	10ef4 <__errno_location@plt>
   12ba4:	ldr	r6, [r0]
   12ba8:	mov	r0, r5
   12bac:	bl	24e0c <dcngettext@plt+0x13e1c>
   12bb0:	str	r4, [sp]
   12bb4:	mov	r3, r0
   12bb8:	ldr	r2, [pc, #76]	; 12c0c <dcngettext@plt+0x1c1c>
   12bbc:	mov	r1, r6
   12bc0:	mov	r0, #0
   12bc4:	bl	10e70 <error@plt>
   12bc8:	ldr	r3, [pc, #64]	; 12c10 <dcngettext@plt+0x1c20>
   12bcc:	ldr	r0, [r3]
   12bd0:	bl	10dbc <_exit@plt>
   12bd4:	bl	10ef4 <__errno_location@plt>
   12bd8:	mov	r3, r4
   12bdc:	ldr	r2, [pc, #48]	; 12c14 <dcngettext@plt+0x1c24>
   12be0:	ldr	r1, [r0]
   12be4:	mov	r0, #0
   12be8:	bl	10e70 <error@plt>
   12bec:	b	12bc8 <dcngettext@plt+0x1bd8>
   12bf0:	ldr	r3, [pc, #24]	; 12c10 <dcngettext@plt+0x1c20>
   12bf4:	ldr	r0, [r3]
   12bf8:	bl	10dbc <_exit@plt>
   12bfc:	andeq	r8, r3, ip, ror #2
   12c00:	andeq	r8, r3, r4, lsl #3
   12c04:	andeq	r8, r3, r0, ror #2
   12c08:	andeq	r7, r2, r4, lsr r4
   12c0c:	andeq	r7, r2, r0, asr #8
   12c10:	andeq	r8, r3, r8, lsl #2
   12c14:	andeq	r7, r2, r4, asr #8
   12c18:	push	{r4, r5, r6, r7, r8, r9, lr}
   12c1c:	sub	sp, sp, #348	; 0x15c
   12c20:	mov	r5, r0
   12c24:	mov	r8, r2
   12c28:	ldr	r0, [pc, #200]	; 12cf8 <dcngettext@plt+0x1d08>
   12c2c:	bl	25b74 <dcngettext@plt+0x14b84>
   12c30:	subs	r6, r0, #0
   12c34:	moveq	r0, #1
   12c38:	beq	12cb8 <dcngettext@plt+0x1cc8>
   12c3c:	mov	r0, sp
   12c40:	ldr	r3, [sp, #376]	; 0x178
   12c44:	blx	r3
   12c48:	mov	r7, #1
   12c4c:	mov	r9, #32768	; 0x8000
   12c50:	mov	r4, #0
   12c54:	ldr	r3, [r5]
   12c58:	tst	r3, #16
   12c5c:	bne	12c94 <dcngettext@plt+0x1ca4>
   12c60:	mov	r3, r5
   12c64:	rsb	r2, r4, #32768	; 0x8000
   12c68:	mov	r1, r7
   12c6c:	add	r0, r6, r4
   12c70:	bl	10fc0 <fread_unlocked@plt>
   12c74:	add	r4, r4, r0
   12c78:	cmp	r4, #32768	; 0x8000
   12c7c:	beq	12cd0 <dcngettext@plt+0x1ce0>
   12c80:	cmp	r0, #0
   12c84:	bne	12c54 <dcngettext@plt+0x1c64>
   12c88:	ldr	r3, [r5]
   12c8c:	tst	r3, #32
   12c90:	bne	12cc0 <dcngettext@plt+0x1cd0>
   12c94:	cmp	r4, #0
   12c98:	bne	12ce4 <dcngettext@plt+0x1cf4>
   12c9c:	mov	r1, r8
   12ca0:	mov	r0, sp
   12ca4:	ldr	r3, [sp, #380]	; 0x17c
   12ca8:	blx	r3
   12cac:	mov	r0, r6
   12cb0:	bl	23344 <dcngettext@plt+0x12354>
   12cb4:	mov	r0, #0
   12cb8:	add	sp, sp, #348	; 0x15c
   12cbc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12cc0:	mov	r0, r6
   12cc4:	bl	23344 <dcngettext@plt+0x12354>
   12cc8:	mov	r0, #1
   12ccc:	b	12cb8 <dcngettext@plt+0x1cc8>
   12cd0:	mov	r2, sp
   12cd4:	mov	r1, r9
   12cd8:	mov	r0, r6
   12cdc:	bl	12fa8 <dcngettext@plt+0x1fb8>
   12ce0:	b	12c50 <dcngettext@plt+0x1c60>
   12ce4:	mov	r2, sp
   12ce8:	mov	r1, r4
   12cec:	mov	r0, r6
   12cf0:	bl	22f48 <dcngettext@plt+0x11f58>
   12cf4:	b	12c9c <dcngettext@plt+0x1cac>
   12cf8:	andeq	r8, r0, r8, asr #32
   12cfc:	push	{lr}		; (str lr, [sp, #-4]!)
   12d00:	sub	sp, sp, #12
   12d04:	ldr	r3, [pc, #32]	; 12d2c <dcngettext@plt+0x1d3c>
   12d08:	str	r3, [sp, #4]
   12d0c:	ldr	r3, [pc, #28]	; 12d30 <dcngettext@plt+0x1d40>
   12d10:	str	r3, [sp]
   12d14:	mov	r3, #64	; 0x40
   12d18:	mov	r2, r1
   12d1c:	ldr	r1, [pc, #16]	; 12d34 <dcngettext@plt+0x1d44>
   12d20:	bl	12c18 <dcngettext@plt+0x1c28>
   12d24:	add	sp, sp, #12
   12d28:	pop	{pc}		; (ldr pc, [sp], #4)
   12d2c:	andeq	r2, r2, r8, lsl #30
   12d30:	andeq	r2, r1, r8, ror sp
   12d34:	andeq	r7, r2, r8, asr #8
   12d38:	push	{lr}		; (str lr, [sp, #-4]!)
   12d3c:	sub	sp, sp, #12
   12d40:	ldr	r3, [pc, #32]	; 12d68 <dcngettext@plt+0x1d78>
   12d44:	str	r3, [sp, #4]
   12d48:	ldr	r3, [pc, #28]	; 12d6c <dcngettext@plt+0x1d7c>
   12d4c:	str	r3, [sp]
   12d50:	mov	r3, #48	; 0x30
   12d54:	mov	r2, r1
   12d58:	ldr	r1, [pc, #16]	; 12d70 <dcngettext@plt+0x1d80>
   12d5c:	bl	12c18 <dcngettext@plt+0x1c28>
   12d60:	add	sp, sp, #12
   12d64:	pop	{pc}		; (ldr pc, [sp], #4)
   12d68:	andeq	r2, r2, r8, lsr #30
   12d6c:	andeq	r2, r1, r8, lsr lr
   12d70:	andeq	r7, r2, r0, asr r4
   12d74:	andeq	r0, r0, r0
   12d78:	add	r3, pc, #120	; 0x78
   12d7c:	ldrd	r2, [r3]
   12d80:	strd	r2, [r0]
   12d84:	add	r3, pc, #116	; 0x74
   12d88:	ldrd	r2, [r3]
   12d8c:	strd	r2, [r0, #8]
   12d90:	add	r3, pc, #112	; 0x70
   12d94:	ldrd	r2, [r3]
   12d98:	strd	r2, [r0, #16]
   12d9c:	add	r3, pc, #108	; 0x6c
   12da0:	ldrd	r2, [r3]
   12da4:	strd	r2, [r0, #24]
   12da8:	add	r3, pc, #104	; 0x68
   12dac:	ldrd	r2, [r3]
   12db0:	strd	r2, [r0, #32]
   12db4:	add	r3, pc, #100	; 0x64
   12db8:	ldrd	r2, [r3]
   12dbc:	strd	r2, [r0, #40]	; 0x28
   12dc0:	add	r3, pc, #96	; 0x60
   12dc4:	ldrd	r2, [r3]
   12dc8:	strd	r2, [r0, #48]	; 0x30
   12dcc:	add	r3, pc, #92	; 0x5c
   12dd0:	ldrd	r2, [r3]
   12dd4:	strd	r2, [r0, #56]	; 0x38
   12dd8:	mov	r2, #0
   12ddc:	mov	r3, #0
   12de0:	strd	r2, [r0, #72]	; 0x48
   12de4:	strd	r2, [r0, #64]	; 0x40
   12de8:	mov	r3, #0
   12dec:	str	r3, [r0, #80]	; 0x50
   12df0:	bx	lr
   12df4:	nop			; (mov r0, r0)
   12df8:	vtbl.8	d12, {d12-d13}, d8
   12dfc:	bvs	28c7a0 <stdout@@GLIBC_2.4+0x254634>
   12e00:	strbhi	sl, [sl], #1851	; 0x73b
   12e04:	bllt	19fe820 <stdout@@GLIBC_2.4+0x19c66b4>
   12e08:	vcmla.f32	d15, d4, d27[0], #90
   12e0c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   12e10:	svcpl	0x001d36f1
   12e14:	strbge	pc, [pc, #-1338]	; 128e2 <dcngettext@plt+0x18f2>	; <UNPREDICTABLE>
   12e18:	sfmge	f0, 3, [r6, #836]!	; 0x344
   12e1c:	tstpl	lr, pc, ror r2
   12e20:	blcs	fadea4 <stdout@@GLIBC_2.4+0xf75d38>
   12e24:	blls	16d05c <stdout@@GLIBC_2.4+0x134ef0>
   12e28:	blx	10823de <stdout@@GLIBC_2.4+0x104a272>
   12e2c:	svcne	0x0083d9ab
   12e30:	cmnne	lr, #1073741854	; 0x4000001e
   12e34:	blpl	ff8462a0 <stdout@@GLIBC_2.4+0xff80e134>
   12e38:	add	r3, pc, #120	; 0x78
   12e3c:	ldrd	r2, [r3]
   12e40:	strd	r2, [r0]
   12e44:	add	r3, pc, #116	; 0x74
   12e48:	ldrd	r2, [r3]
   12e4c:	strd	r2, [r0, #8]
   12e50:	add	r3, pc, #112	; 0x70
   12e54:	ldrd	r2, [r3]
   12e58:	strd	r2, [r0, #16]
   12e5c:	add	r3, pc, #108	; 0x6c
   12e60:	ldrd	r2, [r3]
   12e64:	strd	r2, [r0, #24]
   12e68:	add	r3, pc, #104	; 0x68
   12e6c:	ldrd	r2, [r3]
   12e70:	strd	r2, [r0, #32]
   12e74:	add	r3, pc, #100	; 0x64
   12e78:	ldrd	r2, [r3]
   12e7c:	strd	r2, [r0, #40]	; 0x28
   12e80:	add	r3, pc, #96	; 0x60
   12e84:	ldrd	r2, [r3]
   12e88:	strd	r2, [r0, #48]	; 0x30
   12e8c:	add	r3, pc, #92	; 0x5c
   12e90:	ldrd	r2, [r3]
   12e94:	strd	r2, [r0, #56]	; 0x38
   12e98:	mov	r2, #0
   12e9c:	mov	r3, #0
   12ea0:	strd	r2, [r0, #72]	; 0x48
   12ea4:	strd	r2, [r0, #64]	; 0x40
   12ea8:	mov	r3, #0
   12eac:	str	r3, [r0, #80]	; 0x50
   12eb0:	bx	lr
   12eb4:	nop			; (mov r0, r0)
   12eb8:	ldrdgt	r9, [r5, -r8]
   12ebc:	blgt	feefa438 <stdout@@GLIBC_2.4+0xfeec22cc>
   12ec0:	ldrbtcc	sp, [ip], -r7, lsl #10
   12ec4:	addsvs	r2, sl, #688128	; 0xa8000
   12ec8:	rsbscc	sp, r0, r7, lsl sp
   12ecc:	cmpls	r9, sl, asr r1
   12ed0:			; <UNDEFINED> instruction: 0xf70e5939
   12ed4:	strne	lr, [pc, #-3288]!	; 12204 <dcngettext@plt+0x1214>
   12ed8:			; <UNDEFINED> instruction: 0xffc00b31
   12edc:	ldrvs	r2, [r3, -r7, ror #12]!
   12ee0:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   12ee4:			; <UNDEFINED> instruction: 0x8eb44a87
   12ee8:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   12eec:	blle	31e728 <stdout@@GLIBC_2.4+0x2e65bc>
   12ef0:	cdplt	15, 15, cr4, cr10, cr4, {5}
   12ef4:			; <UNDEFINED> instruction: 0x47b5481d
   12ef8:	push	{r4, lr}
   12efc:	sub	sp, sp, #8
   12f00:	mov	r4, r1
   12f04:	sub	ip, r0, #8
   12f08:	mov	r2, r1
   12f0c:	add	lr, r0, #56	; 0x38
   12f10:	ldr	r3, [ip, #8]!
   12f14:	rev	r3, r3
   12f18:	ldr	r1, [ip, #4]
   12f1c:	rev	r1, r1
   12f20:	str	r1, [sp]
   12f24:	str	r3, [sp, #4]
   12f28:	mov	r3, sp
   12f2c:	ldm	r3!, {r0, r1}
   12f30:	str	r0, [r2]
   12f34:	str	r1, [r2, #4]
   12f38:	add	r2, r2, #8
   12f3c:	cmp	ip, lr
   12f40:	bne	12f10 <dcngettext@plt+0x1f20>
   12f44:	mov	r0, r4
   12f48:	add	sp, sp, #8
   12f4c:	pop	{r4, pc}
   12f50:	push	{r4, lr}
   12f54:	sub	sp, sp, #8
   12f58:	mov	r4, r1
   12f5c:	sub	ip, r0, #8
   12f60:	mov	r2, r1
   12f64:	add	lr, r0, #40	; 0x28
   12f68:	ldr	r3, [ip, #8]!
   12f6c:	rev	r3, r3
   12f70:	ldr	r1, [ip, #4]
   12f74:	rev	r1, r1
   12f78:	str	r1, [sp]
   12f7c:	str	r3, [sp, #4]
   12f80:	mov	r3, sp
   12f84:	ldm	r3!, {r0, r1}
   12f88:	str	r0, [r2]
   12f8c:	str	r1, [r2, #4]
   12f90:	add	r2, r2, #8
   12f94:	cmp	ip, lr
   12f98:	bne	12f68 <dcngettext@plt+0x1f78>
   12f9c:	mov	r0, r4
   12fa0:	add	sp, sp, #8
   12fa4:	pop	{r4, pc}
   12fa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fac:	sub	sp, sp, #7232	; 0x1c40
   12fb0:	sub	sp, sp, #20
   12fb4:	mov	lr, r2
   12fb8:	bic	r3, r1, #7
   12fbc:	add	r3, r0, r3
   12fc0:	mov	ip, r3
   12fc4:	add	r3, sp, #7104	; 0x1bc0
   12fc8:	add	r3, r3, #12
   12fcc:	str	ip, [r3]
   12fd0:	ldrd	r2, [r2]
   12fd4:	strd	r2, [sp, #8]
   12fd8:	ldrd	r2, [lr, #8]
   12fdc:	strd	r2, [sp, #48]	; 0x30
   12fe0:	ldrd	r2, [lr, #16]
   12fe4:	strd	r2, [sp, #16]
   12fe8:	ldrd	r2, [lr, #24]
   12fec:	strd	r2, [sp]
   12ff0:	ldrd	sl, [lr, #32]
   12ff4:	ldrd	r2, [lr, #40]	; 0x28
   12ff8:	strd	r2, [sp, #40]	; 0x28
   12ffc:	ldrd	r8, [lr, #48]	; 0x30
   13000:	ldrd	r6, [lr, #56]	; 0x38
   13004:	mov	r5, #0
   13008:	ldrd	r2, [lr, #64]	; 0x40
   1300c:	adds	r2, r2, r1
   13010:	adc	r3, r3, r5
   13014:	strd	r2, [lr, #64]	; 0x40
   13018:	cmp	r5, r3
   1301c:	cmpeq	r1, r2
   13020:	movhi	r1, #1
   13024:	movls	r1, #0
   13028:	ldrd	r2, [lr, #72]	; 0x48
   1302c:	adds	r2, r2, r1
   13030:	adc	r3, r3, #0
   13034:	strd	r2, [lr, #72]	; 0x48
   13038:	cmp	r0, ip
   1303c:	bcs	22df0 <dcngettext@plt+0x11e00>
   13040:	add	r3, sp, #7104	; 0x1bc0
   13044:	add	r3, r3, #8
   13048:	str	r0, [r3]
   1304c:	ldrd	r4, [sp, #8]
   13050:	add	r3, sp, #7104	; 0x1bc0
   13054:	add	r3, r3, #8
   13058:	ldr	r1, [r3]
   1305c:	sub	r2, r1, #8
   13060:	add	r3, sp, #7104	; 0x1bc0
   13064:	add	r3, r3, #16
   13068:	add	ip, r1, #120	; 0x78
   1306c:	ldr	r1, [r2, #8]!
   13070:	rev	r1, r1
   13074:	ldr	r0, [r2, #4]
   13078:	rev	r0, r0
   1307c:	str	r0, [r3]
   13080:	str	r1, [r3, #4]
   13084:	add	r3, r3, #8
   13088:	cmp	r2, ip
   1308c:	bne	1306c <dcngettext@plt+0x207c>
   13090:	add	r3, sp, #7104	; 0x1bc0
   13094:	add	r3, r3, #8
   13098:	ldr	r3, [r3]
   1309c:	add	r3, r3, #128	; 0x80
   130a0:	add	r2, sp, #7104	; 0x1bc0
   130a4:	add	r2, r2, #8
   130a8:	str	r3, [r2]
   130ac:	lsr	r3, sl, #14
   130b0:	orr	r2, r3, fp, lsl #18
   130b4:	str	r2, [sp, #1224]	; 0x4c8
   130b8:	lsr	r3, fp, #14
   130bc:	orr	r2, r3, sl, lsl #18
   130c0:	str	r2, [sp, #1228]	; 0x4cc
   130c4:	lsr	r3, sl, #18
   130c8:	orr	r2, r3, fp, lsl #14
   130cc:	str	r2, [sp, #1232]	; 0x4d0
   130d0:	lsr	r3, fp, #18
   130d4:	orr	r2, r3, sl, lsl #14
   130d8:	str	r2, [sp, #1236]	; 0x4d4
   130dc:	add	r3, sp, #1216	; 0x4c0
   130e0:	add	r3, r3, #8
   130e4:	ldrd	r2, [r3]
   130e8:	add	r1, sp, #1232	; 0x4d0
   130ec:	ldrd	r0, [r1]
   130f0:	eor	r2, r2, r0
   130f4:	eor	r3, r3, r1
   130f8:	lsl	r1, fp, #23
   130fc:	orr	r1, r1, sl, lsr #9
   13100:	str	r1, [sp, #1244]	; 0x4dc
   13104:	lsl	r1, sl, #23
   13108:	orr	r1, r1, fp, lsr #9
   1310c:	str	r1, [sp, #1240]	; 0x4d8
   13110:	add	r1, sp, #1232	; 0x4d0
   13114:	add	r1, r1, #8
   13118:	ldrd	r0, [r1]
   1311c:	eor	r0, r0, r2
   13120:	eor	r1, r1, r3
   13124:	strd	r0, [sp, #8]
   13128:	add	r3, sp, #7104	; 0x1bc0
   1312c:	add	r3, r3, #16
   13130:	ldrd	r0, [r3]
   13134:	add	r3, pc, #868	; 0x364
   13138:	ldrd	r2, [r3]
   1313c:	adds	r0, r0, r2
   13140:	adc	r1, r1, r3
   13144:	adds	r0, r0, r6
   13148:	adc	r1, r1, r7
   1314c:	ldrd	r2, [sp, #8]
   13150:	adds	r2, r2, r0
   13154:	adc	r3, r3, r1
   13158:	ldrd	r0, [sp, #40]	; 0x28
   1315c:	eor	r0, r0, r8
   13160:	eor	r1, r1, r9
   13164:	and	r0, r0, sl
   13168:	and	r1, r1, fp
   1316c:	eor	r0, r0, r8
   13170:	eor	r1, r1, r9
   13174:	adds	r6, r2, r0
   13178:	adc	r7, r3, r1
   1317c:	ldrd	r2, [sp]
   13180:	strd	r6, [sp, #8]
   13184:	adds	r0, r6, r2
   13188:	adc	r1, r7, r3
   1318c:	mov	r2, r0
   13190:	mov	r3, r1
   13194:	strd	r2, [sp]
   13198:	lsr	r3, r4, #28
   1319c:	orr	r1, r3, r5, lsl #4
   131a0:	str	r1, [sp, #1248]	; 0x4e0
   131a4:	lsr	r3, r5, #28
   131a8:	orr	r1, r3, r4, lsl #4
   131ac:	str	r1, [sp, #1252]	; 0x4e4
   131b0:	lsl	r3, r5, #30
   131b4:	orr	r1, r3, r4, lsr #2
   131b8:	str	r1, [sp, #1260]	; 0x4ec
   131bc:	lsl	r3, r4, #30
   131c0:	orr	r1, r3, r5, lsr #2
   131c4:	str	r1, [sp, #1256]	; 0x4e8
   131c8:	add	r3, sp, #1248	; 0x4e0
   131cc:	ldrd	r2, [r3]
   131d0:	add	r1, sp, #1248	; 0x4e0
   131d4:	add	r1, r1, #8
   131d8:	ldrd	r6, [r1]
   131dc:	eor	r2, r2, r6
   131e0:	eor	r3, r3, r7
   131e4:	lsl	r1, r5, #25
   131e8:	orr	r1, r1, r4, lsr #7
   131ec:	str	r1, [sp, #1268]	; 0x4f4
   131f0:	lsl	r1, r4, #25
   131f4:	orr	r1, r1, r5, lsr #7
   131f8:	str	r1, [sp, #1264]	; 0x4f0
   131fc:	add	r1, sp, #1264	; 0x4f0
   13200:	ldrd	r6, [r1]
   13204:	eor	r6, r6, r2
   13208:	eor	r7, r7, r3
   1320c:	strd	r6, [sp, #24]
   13210:	ldrd	r2, [sp, #48]	; 0x30
   13214:	orr	r0, r2, r4
   13218:	orr	r1, r3, r5
   1321c:	ldrd	r6, [sp, #16]
   13220:	and	r6, r6, r0
   13224:	and	r7, r7, r1
   13228:	and	r2, r2, r4
   1322c:	and	r3, r3, r5
   13230:	orr	r2, r2, r6
   13234:	orr	r3, r3, r7
   13238:	ldrd	r6, [sp, #24]
   1323c:	adds	r6, r6, r2
   13240:	adc	r7, r7, r3
   13244:	ldrd	r2, [sp, #8]
   13248:	adds	r2, r2, r6
   1324c:	adc	r3, r3, r7
   13250:	strd	r2, [sp, #8]
   13254:	ldrd	r0, [sp, #40]	; 0x28
   13258:	eor	r0, r0, sl
   1325c:	eor	r1, r1, fp
   13260:	ldrd	r6, [sp]
   13264:	and	r6, r6, r0
   13268:	and	r7, r7, r1
   1326c:	ldrd	r0, [sp, #40]	; 0x28
   13270:	eor	r0, r0, r6
   13274:	eor	r1, r1, r7
   13278:	mov	r2, r0
   1327c:	mov	r3, r1
   13280:	add	r1, sp, #7104	; 0x1bc0
   13284:	add	r1, r1, #24
   13288:	ldrd	r0, [r1]
   1328c:	add	r7, pc, #532	; 0x214
   13290:	ldrd	r6, [r7]
   13294:	adds	r0, r0, r6
   13298:	adc	r1, r1, r7
   1329c:	adds	r0, r0, r8
   132a0:	adc	r1, r1, r9
   132a4:	adds	r2, r2, r0
   132a8:	adc	r3, r3, r1
   132ac:	ldrd	r6, [sp]
   132b0:	lsr	r1, r6, #14
   132b4:	orr	r1, r1, r7, lsl #18
   132b8:	str	r1, [sp, #1272]	; 0x4f8
   132bc:	lsr	r1, r7, #14
   132c0:	orr	r1, r1, r6, lsl #18
   132c4:	str	r1, [sp, #1276]	; 0x4fc
   132c8:	lsr	r1, r6, #18
   132cc:	orr	r1, r1, r7, lsl #14
   132d0:	str	r1, [sp, #1280]	; 0x500
   132d4:	lsr	r1, r7, #18
   132d8:	orr	r1, r1, r6, lsl #14
   132dc:	str	r1, [sp, #1284]	; 0x504
   132e0:	add	r1, sp, #1264	; 0x4f0
   132e4:	add	r1, r1, #8
   132e8:	ldrd	r8, [r1]
   132ec:	add	r1, sp, #1280	; 0x500
   132f0:	ldrd	r0, [r1]
   132f4:	eor	r8, r8, r0
   132f8:	eor	r9, r9, r1
   132fc:	lsl	r1, r7, #23
   13300:	orr	r1, r1, r6, lsr #9
   13304:	str	r1, [sp, #1292]	; 0x50c
   13308:	lsl	r1, r6, #23
   1330c:	orr	r1, r1, r7, lsr #9
   13310:	str	r1, [sp, #1288]	; 0x508
   13314:	add	r1, sp, #1280	; 0x500
   13318:	add	r1, r1, #8
   1331c:	ldrd	r0, [r1]
   13320:	eor	r0, r0, r8
   13324:	eor	r1, r1, r9
   13328:	adds	r8, r0, r2
   1332c:	adc	r9, r1, r3
   13330:	ldrd	r6, [sp, #16]
   13334:	adds	r6, r6, r8
   13338:	adc	r7, r7, r9
   1333c:	strd	r6, [sp, #16]
   13340:	ldrd	r6, [sp, #8]
   13344:	lsr	r3, r6, #28
   13348:	orr	r1, r3, r7, lsl #4
   1334c:	str	r1, [sp, #1296]	; 0x510
   13350:	lsr	r3, r7, #28
   13354:	orr	r1, r3, r6, lsl #4
   13358:	str	r1, [sp, #1300]	; 0x514
   1335c:	lsl	r3, r7, #30
   13360:	orr	r1, r3, r6, lsr #2
   13364:	str	r1, [sp, #1308]	; 0x51c
   13368:	lsl	r3, r6, #30
   1336c:	orr	r1, r3, r7, lsr #2
   13370:	str	r1, [sp, #1304]	; 0x518
   13374:	add	r3, sp, #1296	; 0x510
   13378:	ldrd	r2, [r3]
   1337c:	add	r1, sp, #1296	; 0x510
   13380:	add	r1, r1, #8
   13384:	ldrd	r0, [r1]
   13388:	eor	r2, r2, r0
   1338c:	eor	r3, r3, r1
   13390:	lsl	r1, r7, #25
   13394:	orr	r1, r1, r6, lsr #7
   13398:	str	r1, [sp, #1316]	; 0x524
   1339c:	lsl	r1, r6, #25
   133a0:	orr	r1, r1, r7, lsr #7
   133a4:	str	r1, [sp, #1312]	; 0x520
   133a8:	add	r1, sp, #1312	; 0x520
   133ac:	ldrd	r0, [r1]
   133b0:	eor	r0, r0, r2
   133b4:	eor	r1, r1, r3
   133b8:	mov	r2, r0
   133bc:	mov	r3, r1
   133c0:	orr	r0, r6, r4
   133c4:	orr	r1, r7, r5
   133c8:	ldrd	r6, [sp, #48]	; 0x30
   133cc:	and	r6, r6, r0
   133d0:	and	r7, r7, r1
   133d4:	mov	r0, r6
   133d8:	mov	r1, r7
   133dc:	ldrd	r6, [sp, #8]
   133e0:	and	r6, r6, r4
   133e4:	and	r7, r7, r5
   133e8:	orr	r6, r6, r0
   133ec:	orr	r7, r7, r1
   133f0:	adds	r0, r6, r2
   133f4:	adc	r1, r7, r3
   133f8:	adds	r2, r8, r0
   133fc:	adc	r3, r9, r1
   13400:	strd	r2, [sp, #24]
   13404:	ldrd	r0, [sp]
   13408:	eor	r0, r0, sl
   1340c:	eor	r1, r1, fp
   13410:	ldrd	r6, [sp, #16]
   13414:	mov	r8, r6
   13418:	mov	r9, r7
   1341c:	and	r8, r8, r0
   13420:	and	r9, r9, r1
   13424:	eor	r0, r8, sl
   13428:	eor	r1, r9, fp
   1342c:	add	r3, pc, #124	; 0x7c
   13430:	ldrd	r2, [r3]
   13434:	add	ip, sp, #7104	; 0x1bc0
   13438:	add	ip, ip, #32
   1343c:	ldrd	r8, [ip]
   13440:	adds	r8, r8, r2
   13444:	adc	r9, r9, r3
   13448:	mov	r2, r8
   1344c:	mov	r3, r9
   13450:	ldrd	r8, [sp, #40]	; 0x28
   13454:	adds	r8, r8, r2
   13458:	adc	r9, r9, r3
   1345c:	adds	r2, r8, r0
   13460:	adc	r3, r9, r1
   13464:	lsr	r1, r6, #14
   13468:	mov	r8, r6
   1346c:	mov	r9, r7
   13470:	orr	r1, r1, r7, lsl #18
   13474:	str	r1, [sp, #1320]	; 0x528
   13478:	lsr	r1, r7, #14
   1347c:	orr	r1, r1, r6, lsl #18
   13480:	str	r1, [sp, #1324]	; 0x52c
   13484:	lsr	r1, r6, #18
   13488:	orr	r1, r1, r7, lsl #14
   1348c:	str	r1, [sp, #1328]	; 0x530
   13490:	lsr	r1, r7, #18
   13494:	orr	r1, r1, r6, lsl #14
   13498:	str	r1, [sp, #1332]	; 0x534
   1349c:	b	134c8 <dcngettext@plt+0x24d8>
   134a0:	strle	sl, [r8, -r2, lsr #28]!
   134a4:	addmi	r2, sl, #152, 30	; 0x260
   134a8:	mvncs	r6, #859832320	; 0x33400000
   134ac:	teqvc	r7, r1	; <illegal shifter operand>
   134b0:	mcrr	11, 2, r3, sp, cr15
   134b4:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   134b8:			; <UNDEFINED> instruction: 0x8189dbbc
   134bc:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   134c0:	vqrshl.u8	d27, d24, d8
   134c4:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   134c8:	add	r1, sp, #1312	; 0x520
   134cc:	add	r1, r1, #8
   134d0:	ldrd	r0, [r1]
   134d4:	add	ip, sp, #1328	; 0x530
   134d8:	ldrd	r6, [ip]
   134dc:	eor	r0, r0, r6
   134e0:	eor	r1, r1, r7
   134e4:	lsl	ip, r9, #23
   134e8:	orr	ip, ip, r8, lsr #9
   134ec:	str	ip, [sp, #1340]	; 0x53c
   134f0:	lsl	ip, r8, #23
   134f4:	orr	ip, ip, r9, lsr #9
   134f8:	str	ip, [sp, #1336]	; 0x538
   134fc:	add	ip, sp, #1328	; 0x530
   13500:	add	ip, ip, #8
   13504:	ldrd	r6, [ip]
   13508:	eor	r6, r6, r0
   1350c:	eor	r7, r7, r1
   13510:	adds	r6, r2, r6
   13514:	adc	r7, r3, r7
   13518:	ldrd	r2, [sp, #48]	; 0x30
   1351c:	adds	r2, r2, r6
   13520:	adc	r3, r3, r7
   13524:	strd	r2, [sp, #40]	; 0x28
   13528:	ldrd	r8, [sp, #24]
   1352c:	lsr	r3, r8, #28
   13530:	orr	r1, r3, r9, lsl #4
   13534:	str	r1, [sp, #1344]	; 0x540
   13538:	lsr	r3, r9, #28
   1353c:	orr	r1, r3, r8, lsl #4
   13540:	str	r1, [sp, #1348]	; 0x544
   13544:	lsl	r3, r9, #30
   13548:	orr	r1, r3, r8, lsr #2
   1354c:	str	r1, [sp, #1356]	; 0x54c
   13550:	lsl	r3, r8, #30
   13554:	orr	r1, r3, r9, lsr #2
   13558:	str	r1, [sp, #1352]	; 0x548
   1355c:	add	r3, sp, #1344	; 0x540
   13560:	ldrd	r2, [r3]
   13564:	add	r1, sp, #1344	; 0x540
   13568:	add	r1, r1, #8
   1356c:	ldrd	r0, [r1]
   13570:	eor	r2, r2, r0
   13574:	eor	r3, r3, r1
   13578:	lsl	r1, r9, #25
   1357c:	orr	r1, r1, r8, lsr #7
   13580:	str	r1, [sp, #1364]	; 0x554
   13584:	lsl	r1, r8, #25
   13588:	orr	r1, r1, r9, lsr #7
   1358c:	str	r1, [sp, #1360]	; 0x550
   13590:	add	r1, sp, #1360	; 0x550
   13594:	ldrd	r0, [r1]
   13598:	eor	r0, r0, r2
   1359c:	eor	r1, r1, r3
   135a0:	strd	r0, [sp, #32]
   135a4:	ldrd	r2, [sp, #8]
   135a8:	orr	r0, r2, r8
   135ac:	orr	r1, r3, r9
   135b0:	and	r0, r0, r4
   135b4:	and	r1, r1, r5
   135b8:	and	r2, r2, r8
   135bc:	and	r3, r3, r9
   135c0:	orr	r2, r2, r0
   135c4:	orr	r3, r3, r1
   135c8:	mov	r0, r2
   135cc:	mov	r1, r3
   135d0:	ldrd	r2, [sp, #32]
   135d4:	adds	r2, r2, r0
   135d8:	adc	r3, r3, r1
   135dc:	adds	r6, r6, r2
   135e0:	adc	r7, r7, r3
   135e4:	ldrd	r2, [sp]
   135e8:	ldrd	r0, [sp, #16]
   135ec:	eor	r2, r2, r0
   135f0:	eor	r3, r3, r1
   135f4:	ldrd	r8, [sp, #40]	; 0x28
   135f8:	mov	r0, r8
   135fc:	mov	r1, r9
   13600:	and	r0, r0, r2
   13604:	and	r1, r1, r3
   13608:	mov	r2, r0
   1360c:	mov	r3, r1
   13610:	ldrd	r0, [sp]
   13614:	eor	r0, r0, r2
   13618:	eor	r1, r1, r3
   1361c:	strd	r0, [sp, #32]
   13620:	add	r3, sp, #7104	; 0x1bc0
   13624:	add	r3, r3, #40	; 0x28
   13628:	ldrd	r0, [r3]
   1362c:	sub	r3, pc, #380	; 0x17c
   13630:	ldrd	r2, [r3]
   13634:	adds	r0, r0, r2
   13638:	adc	r1, r1, r3
   1363c:	adds	sl, sl, r0
   13640:	adc	fp, fp, r1
   13644:	ldrd	r0, [sp, #32]
   13648:	adds	r0, r0, sl
   1364c:	adc	r1, r1, fp
   13650:	mov	sl, r0
   13654:	mov	fp, r1
   13658:	lsr	r3, r8, #14
   1365c:	orr	r1, r3, r9, lsl #18
   13660:	str	r1, [sp, #1368]	; 0x558
   13664:	lsr	r3, r9, #14
   13668:	orr	r1, r3, r8, lsl #18
   1366c:	str	r1, [sp, #1372]	; 0x55c
   13670:	lsr	r3, r8, #18
   13674:	orr	r1, r3, r9, lsl #14
   13678:	str	r1, [sp, #1376]	; 0x560
   1367c:	lsr	r3, r9, #18
   13680:	orr	r1, r3, r8, lsl #14
   13684:	str	r1, [sp, #1380]	; 0x564
   13688:	add	r3, sp, #1360	; 0x550
   1368c:	add	r3, r3, #8
   13690:	ldrd	r2, [r3]
   13694:	add	r1, sp, #1376	; 0x560
   13698:	ldrd	r0, [r1]
   1369c:	eor	r2, r2, r0
   136a0:	eor	r3, r3, r1
   136a4:	lsl	r1, r9, #23
   136a8:	orr	r1, r1, r8, lsr #9
   136ac:	str	r1, [sp, #1388]	; 0x56c
   136b0:	lsl	r1, r8, #23
   136b4:	orr	r1, r1, r9, lsr #9
   136b8:	str	r1, [sp, #1384]	; 0x568
   136bc:	add	r1, sp, #1376	; 0x560
   136c0:	add	r1, r1, #8
   136c4:	ldrd	r0, [r1]
   136c8:	eor	r0, r0, r2
   136cc:	eor	r1, r1, r3
   136d0:	adds	sl, sl, r0
   136d4:	adc	fp, fp, r1
   136d8:	adds	r2, sl, r4
   136dc:	adc	r3, fp, r5
   136e0:	strd	r2, [sp, #32]
   136e4:	lsr	r3, r6, #28
   136e8:	orr	r1, r3, r7, lsl #4
   136ec:	str	r1, [sp, #1392]	; 0x570
   136f0:	lsr	r3, r7, #28
   136f4:	orr	r1, r3, r6, lsl #4
   136f8:	str	r1, [sp, #1396]	; 0x574
   136fc:	lsl	r3, r7, #30
   13700:	orr	r1, r3, r6, lsr #2
   13704:	str	r1, [sp, #1404]	; 0x57c
   13708:	lsl	r3, r6, #30
   1370c:	orr	r1, r3, r7, lsr #2
   13710:	str	r1, [sp, #1400]	; 0x578
   13714:	add	r3, sp, #1392	; 0x570
   13718:	ldrd	r2, [r3]
   1371c:	add	r1, sp, #1392	; 0x570
   13720:	add	r1, r1, #8
   13724:	ldrd	r4, [r1]
   13728:	eor	r2, r2, r4
   1372c:	eor	r3, r3, r5
   13730:	lsl	r1, r7, #25
   13734:	orr	r1, r1, r6, lsr #7
   13738:	str	r1, [sp, #1412]	; 0x584
   1373c:	lsl	r1, r6, #25
   13740:	mov	ip, r7
   13744:	orr	r1, r1, r7, lsr #7
   13748:	str	r1, [sp, #1408]	; 0x580
   1374c:	add	r1, sp, #1408	; 0x580
   13750:	ldrd	r4, [r1]
   13754:	eor	r4, r4, r2
   13758:	eor	r5, r5, r3
   1375c:	mov	r2, r4
   13760:	mov	r3, r5
   13764:	ldrd	r4, [sp, #24]
   13768:	orr	r4, r4, r6
   1376c:	orr	r5, r5, r7
   13770:	mov	r0, r4
   13774:	mov	r1, r5
   13778:	ldrd	r4, [sp, #8]
   1377c:	and	r4, r4, r0
   13780:	and	r5, r5, r1
   13784:	mov	r0, r4
   13788:	mov	r1, r5
   1378c:	strd	r6, [sp, #40]	; 0x28
   13790:	mov	r4, r6
   13794:	ldrd	r6, [sp, #24]
   13798:	and	r6, r6, r4
   1379c:	and	r7, r7, ip
   137a0:	orr	r0, r0, r6
   137a4:	orr	r1, r1, r7
   137a8:	adds	r0, r0, r2
   137ac:	adc	r1, r1, r3
   137b0:	adds	sl, sl, r0
   137b4:	adc	fp, fp, r1
   137b8:	strd	r8, [sp, #48]	; 0x30
   137bc:	mov	r2, r8
   137c0:	mov	r3, r9
   137c4:	ldrd	r8, [sp, #16]
   137c8:	eor	r2, r2, r8
   137cc:	eor	r3, r3, r9
   137d0:	ldrd	r6, [sp, #32]
   137d4:	mov	r4, r6
   137d8:	mov	r5, r7
   137dc:	and	r4, r4, r2
   137e0:	and	r5, r5, r3
   137e4:	eor	r8, r8, r4
   137e8:	eor	r9, r9, r5
   137ec:	mov	r2, r8
   137f0:	mov	r3, r9
   137f4:	add	r1, sp, #7104	; 0x1bc0
   137f8:	add	r1, r1, #48	; 0x30
   137fc:	ldrd	r0, [r1]
   13800:	sub	r9, pc, #840	; 0x348
   13804:	ldrd	r8, [r9]
   13808:	adds	r0, r0, r8
   1380c:	adc	r1, r1, r9
   13810:	mov	r4, r0
   13814:	mov	r5, r1
   13818:	ldrd	r0, [sp]
   1381c:	adds	r0, r0, r4
   13820:	adc	r1, r1, r5
   13824:	adds	r2, r2, r0
   13828:	adc	r3, r3, r1
   1382c:	lsr	r1, r6, #14
   13830:	orr	r1, r1, r7, lsl #18
   13834:	str	r1, [sp, #1416]	; 0x588
   13838:	lsr	r1, r7, #14
   1383c:	orr	r1, r1, r6, lsl #18
   13840:	str	r1, [sp, #1420]	; 0x58c
   13844:	lsr	r1, r6, #18
   13848:	orr	r1, r1, r7, lsl #14
   1384c:	str	r1, [sp, #1424]	; 0x590
   13850:	lsr	r1, r7, #18
   13854:	orr	r1, r1, r6, lsl #14
   13858:	str	r1, [sp, #1428]	; 0x594
   1385c:	add	r1, sp, #1408	; 0x580
   13860:	add	r1, r1, #8
   13864:	ldrd	r0, [r1]
   13868:	add	ip, sp, #1424	; 0x590
   1386c:	ldrd	r8, [ip]
   13870:	eor	r0, r0, r8
   13874:	eor	r1, r1, r9
   13878:	lsl	ip, r7, #23
   1387c:	orr	ip, ip, r6, lsr #9
   13880:	str	ip, [sp, #1436]	; 0x59c
   13884:	lsl	ip, r6, #23
   13888:	orr	ip, ip, r7, lsr #9
   1388c:	str	ip, [sp, #1432]	; 0x598
   13890:	add	ip, sp, #1424	; 0x590
   13894:	add	ip, ip, #8
   13898:	ldrd	r8, [ip]
   1389c:	eor	r8, r8, r0
   138a0:	eor	r9, r9, r1
   138a4:	adds	r8, r2, r8
   138a8:	adc	r9, r3, r9
   138ac:	mov	r4, r8
   138b0:	mov	r5, r9
   138b4:	ldrd	r2, [sp, #8]
   138b8:	adds	r2, r2, r8
   138bc:	adc	r3, r3, r9
   138c0:	mov	r0, r2
   138c4:	mov	r1, r3
   138c8:	strd	r0, [sp, #8]
   138cc:	lsr	r3, sl, #28
   138d0:	orr	r1, r3, fp, lsl #4
   138d4:	str	r1, [sp, #1440]	; 0x5a0
   138d8:	lsr	r3, fp, #28
   138dc:	orr	r1, r3, sl, lsl #4
   138e0:	str	r1, [sp, #1444]	; 0x5a4
   138e4:	lsl	r3, fp, #30
   138e8:	orr	r1, r3, sl, lsr #2
   138ec:	str	r1, [sp, #1452]	; 0x5ac
   138f0:	lsl	r3, sl, #30
   138f4:	orr	r1, r3, fp, lsr #2
   138f8:	str	r1, [sp, #1448]	; 0x5a8
   138fc:	add	r3, sp, #1440	; 0x5a0
   13900:	ldrd	r2, [r3]
   13904:	add	r1, sp, #1440	; 0x5a0
   13908:	add	r1, r1, #8
   1390c:	ldrd	r0, [r1]
   13910:	eor	r2, r2, r0
   13914:	eor	r3, r3, r1
   13918:	lsl	r1, fp, #25
   1391c:	orr	r1, r1, sl, lsr #7
   13920:	str	r1, [sp, #1460]	; 0x5b4
   13924:	lsl	r1, sl, #25
   13928:	orr	r1, r1, fp, lsr #7
   1392c:	str	r1, [sp, #1456]	; 0x5b0
   13930:	add	r1, sp, #1456	; 0x5b0
   13934:	ldrd	r0, [r1]
   13938:	eor	r0, r0, r2
   1393c:	eor	r1, r1, r3
   13940:	mov	r2, r0
   13944:	mov	r3, r1
   13948:	ldrd	r6, [sp, #40]	; 0x28
   1394c:	orr	r0, r6, sl
   13950:	orr	r1, r7, fp
   13954:	ldrd	r8, [sp, #24]
   13958:	and	r8, r8, r0
   1395c:	and	r9, r9, r1
   13960:	mov	r0, r8
   13964:	mov	r1, r9
   13968:	mov	r8, r6
   1396c:	mov	r9, r7
   13970:	and	r6, r6, sl
   13974:	and	r7, r7, fp
   13978:	orr	r0, r0, r6
   1397c:	orr	r1, r1, r7
   13980:	adds	r0, r0, r2
   13984:	adc	r1, r1, r3
   13988:	adds	r6, r4, r0
   1398c:	adc	r7, r5, r1
   13990:	strd	r6, [sp, #40]	; 0x28
   13994:	ldrd	r4, [sp, #48]	; 0x30
   13998:	mov	r2, r4
   1399c:	mov	r3, r5
   139a0:	ldrd	r0, [sp, #32]
   139a4:	eor	r2, r2, r0
   139a8:	eor	r3, r3, r1
   139ac:	ldrd	r6, [sp, #8]
   139b0:	and	r6, r6, r2
   139b4:	and	r7, r7, r3
   139b8:	strd	r4, [sp]
   139bc:	mov	r0, r4
   139c0:	mov	r1, r5
   139c4:	eor	r0, r0, r6
   139c8:	eor	r1, r1, r7
   139cc:	add	r3, pc, #892	; 0x37c
   139d0:	ldrd	r2, [r3]
   139d4:	add	ip, sp, #7104	; 0x1bc0
   139d8:	add	ip, ip, #56	; 0x38
   139dc:	ldrd	r6, [ip]
   139e0:	adds	r6, r6, r2
   139e4:	adc	r7, r7, r3
   139e8:	mov	r2, r6
   139ec:	mov	r3, r7
   139f0:	ldrd	r6, [sp, #16]
   139f4:	adds	r6, r6, r2
   139f8:	adc	r7, r7, r3
   139fc:	adds	r2, r6, r0
   13a00:	adc	r3, r7, r1
   13a04:	ldrd	r6, [sp, #8]
   13a08:	lsr	r1, r6, #14
   13a0c:	orr	r1, r1, r7, lsl #18
   13a10:	str	r1, [sp, #1464]	; 0x5b8
   13a14:	lsr	r1, r7, #14
   13a18:	orr	r1, r1, r6, lsl #18
   13a1c:	str	r1, [sp, #1468]	; 0x5bc
   13a20:	lsr	r1, r6, #18
   13a24:	orr	r1, r1, r7, lsl #14
   13a28:	str	r1, [sp, #1472]	; 0x5c0
   13a2c:	lsr	r1, r7, #18
   13a30:	mov	r4, r6
   13a34:	mov	r5, r7
   13a38:	orr	r1, r1, r6, lsl #14
   13a3c:	str	r1, [sp, #1476]	; 0x5c4
   13a40:	add	r1, sp, #1456	; 0x5b0
   13a44:	add	r1, r1, #8
   13a48:	ldrd	r6, [r1]
   13a4c:	add	r1, sp, #1472	; 0x5c0
   13a50:	ldrd	r0, [r1]
   13a54:	eor	r6, r6, r0
   13a58:	eor	r7, r7, r1
   13a5c:	mov	r0, r6
   13a60:	mov	r1, r7
   13a64:	lsl	ip, r5, #23
   13a68:	orr	ip, ip, r4, lsr #9
   13a6c:	str	ip, [sp, #1484]	; 0x5cc
   13a70:	lsl	ip, r4, #23
   13a74:	orr	ip, ip, r5, lsr #9
   13a78:	str	ip, [sp, #1480]	; 0x5c8
   13a7c:	add	ip, sp, #1472	; 0x5c0
   13a80:	add	ip, ip, #8
   13a84:	ldrd	r6, [ip]
   13a88:	eor	r6, r6, r0
   13a8c:	eor	r7, r7, r1
   13a90:	adds	r6, r2, r6
   13a94:	adc	r7, r3, r7
   13a98:	ldrd	r0, [sp, #24]
   13a9c:	adds	r0, r0, r6
   13aa0:	adc	r1, r1, r7
   13aa4:	mov	r2, r0
   13aa8:	mov	r3, r1
   13aac:	strd	r2, [sp, #16]
   13ab0:	ldrd	r0, [sp, #40]	; 0x28
   13ab4:	lsr	r3, r0, #28
   13ab8:	mov	r4, r0
   13abc:	mov	r5, r1
   13ac0:	orr	r1, r3, r1, lsl #4
   13ac4:	str	r1, [sp, #1488]	; 0x5d0
   13ac8:	lsr	r3, r5, #28
   13acc:	orr	r1, r3, r4, lsl #4
   13ad0:	str	r1, [sp, #1492]	; 0x5d4
   13ad4:	lsl	r3, r5, #30
   13ad8:	orr	r1, r3, r4, lsr #2
   13adc:	str	r1, [sp, #1500]	; 0x5dc
   13ae0:	lsl	r3, r4, #30
   13ae4:	orr	r1, r3, r5, lsr #2
   13ae8:	str	r1, [sp, #1496]	; 0x5d8
   13aec:	add	r3, sp, #1488	; 0x5d0
   13af0:	ldrd	r2, [r3]
   13af4:	add	r1, sp, #1488	; 0x5d0
   13af8:	add	r1, r1, #8
   13afc:	ldrd	r0, [r1]
   13b00:	eor	r2, r2, r0
   13b04:	eor	r3, r3, r1
   13b08:	lsl	r1, r5, #25
   13b0c:	orr	r1, r1, r4, lsr #7
   13b10:	str	r1, [sp, #1508]	; 0x5e4
   13b14:	lsl	r1, r4, #25
   13b18:	orr	r1, r1, r5, lsr #7
   13b1c:	str	r1, [sp, #1504]	; 0x5e0
   13b20:	add	r1, sp, #1504	; 0x5e0
   13b24:	ldrd	r0, [r1]
   13b28:	eor	r0, r0, r2
   13b2c:	eor	r1, r1, r3
   13b30:	mov	r2, r0
   13b34:	mov	r3, r1
   13b38:	orr	r0, r4, sl
   13b3c:	orr	r1, r5, fp
   13b40:	strd	r8, [sp, #24]
   13b44:	and	r8, r8, r0
   13b48:	and	r9, r9, r1
   13b4c:	mov	r0, r8
   13b50:	mov	r1, r9
   13b54:	mov	r8, r4
   13b58:	mov	r9, r5
   13b5c:	and	r8, r8, sl
   13b60:	and	r9, r9, fp
   13b64:	orr	r0, r0, r8
   13b68:	orr	r1, r1, r9
   13b6c:	adds	r0, r0, r2
   13b70:	adc	r1, r1, r3
   13b74:	adds	r6, r6, r0
   13b78:	adc	r7, r7, r1
   13b7c:	mov	r8, r6
   13b80:	mov	r9, r7
   13b84:	ldrd	r6, [sp, #32]
   13b88:	ldrd	r2, [sp, #8]
   13b8c:	eor	r2, r2, r6
   13b90:	eor	r3, r3, r7
   13b94:	ldrd	r0, [sp, #16]
   13b98:	and	r0, r0, r2
   13b9c:	and	r1, r1, r3
   13ba0:	mov	r2, r0
   13ba4:	mov	r3, r1
   13ba8:	mov	r0, r6
   13bac:	mov	r1, r7
   13bb0:	eor	r0, r0, r2
   13bb4:	eor	r1, r1, r3
   13bb8:	mov	r2, r0
   13bbc:	mov	r3, r1
   13bc0:	add	r1, sp, #7168	; 0x1c00
   13bc4:	ldrd	r0, [r1]
   13bc8:	add	r7, pc, #392	; 0x188
   13bcc:	ldrd	r6, [r7]
   13bd0:	adds	r0, r0, r6
   13bd4:	adc	r1, r1, r7
   13bd8:	ldrd	r4, [sp]
   13bdc:	adds	r4, r4, r0
   13be0:	adc	r5, r5, r1
   13be4:	adds	r2, r2, r4
   13be8:	adc	r3, r3, r5
   13bec:	ldrd	r4, [sp, #16]
   13bf0:	lsr	r1, r4, #14
   13bf4:	orr	r1, r1, r5, lsl #18
   13bf8:	str	r1, [sp, #1512]	; 0x5e8
   13bfc:	lsr	r1, r5, #14
   13c00:	orr	r1, r1, r4, lsl #18
   13c04:	str	r1, [sp, #1516]	; 0x5ec
   13c08:	lsr	r1, r4, #18
   13c0c:	orr	r1, r1, r5, lsl #14
   13c10:	str	r1, [sp, #1520]	; 0x5f0
   13c14:	lsr	r1, r5, #18
   13c18:	orr	r1, r1, r4, lsl #14
   13c1c:	str	r1, [sp, #1524]	; 0x5f4
   13c20:	add	r1, sp, #1504	; 0x5e0
   13c24:	add	r1, r1, #8
   13c28:	ldrd	r6, [r1]
   13c2c:	add	r1, sp, #1520	; 0x5f0
   13c30:	ldrd	r0, [r1]
   13c34:	eor	r6, r6, r0
   13c38:	eor	r7, r7, r1
   13c3c:	mov	r0, r6
   13c40:	mov	r1, r7
   13c44:	lsl	ip, r5, #23
   13c48:	orr	ip, ip, r4, lsr #9
   13c4c:	str	ip, [sp, #1532]	; 0x5fc
   13c50:	lsl	ip, r4, #23
   13c54:	orr	ip, ip, r5, lsr #9
   13c58:	str	ip, [sp, #1528]	; 0x5f8
   13c5c:	add	ip, sp, #1520	; 0x5f0
   13c60:	add	ip, ip, #8
   13c64:	ldrd	r6, [ip]
   13c68:	eor	r6, r6, r0
   13c6c:	eor	r7, r7, r1
   13c70:	adds	r4, r2, r6
   13c74:	adc	r5, r3, r7
   13c78:	ldrd	r2, [sp, #24]
   13c7c:	adds	r2, r2, r4
   13c80:	adc	r3, r3, r5
   13c84:	strd	r2, [sp]
   13c88:	lsr	r3, r8, #28
   13c8c:	orr	r1, r3, r9, lsl #4
   13c90:	str	r1, [sp, #1536]	; 0x600
   13c94:	lsr	r3, r9, #28
   13c98:	orr	r1, r3, r8, lsl #4
   13c9c:	str	r1, [sp, #1540]	; 0x604
   13ca0:	lsl	r3, r9, #30
   13ca4:	orr	r1, r3, r8, lsr #2
   13ca8:	str	r1, [sp, #1548]	; 0x60c
   13cac:	lsl	r3, r8, #30
   13cb0:	orr	r1, r3, r9, lsr #2
   13cb4:	str	r1, [sp, #1544]	; 0x608
   13cb8:	add	r3, sp, #1536	; 0x600
   13cbc:	ldrd	r6, [r3]
   13cc0:	add	r3, sp, #1536	; 0x600
   13cc4:	add	r3, r3, #8
   13cc8:	ldrd	r2, [r3]
   13ccc:	eor	r6, r6, r2
   13cd0:	eor	r7, r7, r3
   13cd4:	mov	r2, r6
   13cd8:	mov	r3, r7
   13cdc:	lsl	r1, r9, #25
   13ce0:	orr	r1, r1, r8, lsr #7
   13ce4:	str	r1, [sp, #1556]	; 0x614
   13ce8:	lsl	r1, r8, #25
   13cec:	orr	r1, r1, r9, lsr #7
   13cf0:	str	r1, [sp, #1552]	; 0x610
   13cf4:	add	r1, sp, #1552	; 0x610
   13cf8:	ldrd	r6, [r1]
   13cfc:	eor	r6, r6, r2
   13d00:	eor	r7, r7, r3
   13d04:	mov	r2, r6
   13d08:	mov	r3, r7
   13d0c:	ldrd	r6, [sp, #40]	; 0x28
   13d10:	orr	r0, r6, r8
   13d14:	orr	r1, r7, r9
   13d18:	and	r0, r0, sl
   13d1c:	and	r1, r1, fp
   13d20:	and	r6, r6, r8
   13d24:	and	r7, r7, r9
   13d28:	orr	r6, r6, r0
   13d2c:	orr	r7, r7, r1
   13d30:	adds	r0, r6, r2
   13d34:	adc	r1, r7, r3
   13d38:	adds	r4, r4, r0
   13d3c:	adc	r5, r5, r1
   13d40:	mov	r6, r4
   13d44:	mov	r7, r5
   13d48:	ldrd	r2, [sp, #16]
   13d4c:	b	13d70 <dcngettext@plt+0x2d80>
   13d50:			; <UNDEFINED> instruction: 0xb605d019
   13d54:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   13d58:	svcge	0x00194f9b
   13d5c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   13d60:	ble	1b741c8 <stdout@@GLIBC_2.4+0x1b3c05c>
   13d64:	blge	72b8c0 <stdout@@GLIBC_2.4+0x6f3754>
   13d68:	movwge	r0, #12866	; 0x3242
   13d6c:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   13d70:	ldrd	r4, [sp, #8]
   13d74:	eor	r4, r4, r2
   13d78:	eor	r5, r5, r3
   13d7c:	ldrd	r0, [sp]
   13d80:	and	r0, r0, r4
   13d84:	and	r1, r1, r5
   13d88:	ldrd	r4, [sp, #8]
   13d8c:	eor	r4, r4, r0
   13d90:	eor	r5, r5, r1
   13d94:	mov	r2, r4
   13d98:	mov	r3, r5
   13d9c:	add	r1, sp, #7168	; 0x1c00
   13da0:	add	r1, r1, #8
   13da4:	ldrd	r0, [r1]
   13da8:	sub	r5, pc, #80	; 0x50
   13dac:	ldrd	r4, [r5]
   13db0:	adds	r0, r0, r4
   13db4:	adc	r1, r1, r5
   13db8:	ldrd	r4, [sp, #32]
   13dbc:	adds	r4, r4, r0
   13dc0:	adc	r5, r5, r1
   13dc4:	adds	r2, r2, r4
   13dc8:	adc	r3, r3, r5
   13dcc:	ldrd	r4, [sp]
   13dd0:	lsr	r1, r4, #14
   13dd4:	orr	r1, r1, r5, lsl #18
   13dd8:	str	r1, [sp, #1560]	; 0x618
   13ddc:	lsr	r1, r5, #14
   13de0:	orr	r1, r1, r4, lsl #18
   13de4:	str	r1, [sp, #1564]	; 0x61c
   13de8:	lsr	r1, r4, #18
   13dec:	orr	r1, r1, r5, lsl #14
   13df0:	str	r1, [sp, #1568]	; 0x620
   13df4:	lsr	r1, r5, #18
   13df8:	orr	r1, r1, r4, lsl #14
   13dfc:	str	r1, [sp, #1572]	; 0x624
   13e00:	add	r1, sp, #1552	; 0x610
   13e04:	add	r1, r1, #8
   13e08:	ldrd	r0, [r1]
   13e0c:	add	ip, sp, #1568	; 0x620
   13e10:	ldrd	r4, [ip]
   13e14:	eor	r0, r0, r4
   13e18:	eor	r1, r1, r5
   13e1c:	ldrd	r4, [sp]
   13e20:	lsl	ip, r5, #23
   13e24:	orr	ip, ip, r4, lsr #9
   13e28:	str	ip, [sp, #1580]	; 0x62c
   13e2c:	ldrd	r4, [sp]
   13e30:	lsl	ip, r4, #23
   13e34:	orr	ip, ip, r5, lsr #9
   13e38:	str	ip, [sp, #1576]	; 0x628
   13e3c:	add	ip, sp, #1568	; 0x620
   13e40:	add	ip, ip, #8
   13e44:	ldrd	r4, [ip]
   13e48:	eor	r4, r4, r0
   13e4c:	eor	r5, r5, r1
   13e50:	adds	r4, r2, r4
   13e54:	adc	r5, r3, r5
   13e58:	strd	r4, [sp, #24]
   13e5c:	adds	r0, r4, sl
   13e60:	adc	r1, r5, fp
   13e64:	strd	r0, [sp, #56]	; 0x38
   13e68:	lsr	r3, r6, #28
   13e6c:	orr	r1, r3, r7, lsl #4
   13e70:	str	r1, [sp, #1584]	; 0x630
   13e74:	lsr	r3, r7, #28
   13e78:	orr	r1, r3, r6, lsl #4
   13e7c:	str	r1, [sp, #1588]	; 0x634
   13e80:	lsl	r3, r7, #30
   13e84:	orr	r1, r3, r6, lsr #2
   13e88:	str	r1, [sp, #1596]	; 0x63c
   13e8c:	lsl	r3, r6, #30
   13e90:	orr	r1, r3, r7, lsr #2
   13e94:	str	r1, [sp, #1592]	; 0x638
   13e98:	add	r3, sp, #1584	; 0x630
   13e9c:	ldrd	r2, [r3]
   13ea0:	add	r1, sp, #1584	; 0x630
   13ea4:	add	r1, r1, #8
   13ea8:	ldrd	sl, [r1]
   13eac:	eor	r2, r2, sl
   13eb0:	eor	r3, r3, fp
   13eb4:	lsl	r1, r7, #25
   13eb8:	orr	r1, r1, r6, lsr #7
   13ebc:	str	r1, [sp, #1604]	; 0x644
   13ec0:	lsl	r1, r6, #25
   13ec4:	orr	r1, r1, r7, lsr #7
   13ec8:	str	r1, [sp, #1600]	; 0x640
   13ecc:	add	r1, sp, #1600	; 0x640
   13ed0:	ldrd	sl, [r1]
   13ed4:	eor	sl, sl, r2
   13ed8:	eor	fp, fp, r3
   13edc:	mov	r2, sl
   13ee0:	mov	r3, fp
   13ee4:	orr	r4, r6, r8
   13ee8:	orr	r5, r7, r9
   13eec:	mov	r0, r4
   13ef0:	mov	r1, r5
   13ef4:	ldrd	r4, [sp, #40]	; 0x28
   13ef8:	and	r4, r4, r0
   13efc:	and	r5, r5, r1
   13f00:	strd	r6, [sp, #48]	; 0x30
   13f04:	and	r6, r6, r8
   13f08:	and	r7, r7, r9
   13f0c:	orr	r0, r4, r6
   13f10:	orr	r1, r5, r7
   13f14:	adds	r0, r0, r2
   13f18:	adc	r1, r1, r3
   13f1c:	ldrd	sl, [sp, #24]
   13f20:	adds	sl, sl, r0
   13f24:	adc	fp, fp, r1
   13f28:	ldrd	r4, [sp, #16]
   13f2c:	mov	r2, r4
   13f30:	mov	r3, r5
   13f34:	ldrd	r0, [sp]
   13f38:	eor	r2, r2, r0
   13f3c:	eor	r3, r3, r1
   13f40:	ldrd	r6, [sp, #56]	; 0x38
   13f44:	mov	r0, r6
   13f48:	mov	r1, r7
   13f4c:	and	r0, r0, r2
   13f50:	and	r1, r1, r3
   13f54:	mov	r2, r0
   13f58:	mov	r3, r1
   13f5c:	mov	r0, r4
   13f60:	mov	r1, r5
   13f64:	eor	r0, r0, r2
   13f68:	eor	r1, r1, r3
   13f6c:	mov	r2, r0
   13f70:	mov	r3, r1
   13f74:	add	r1, sp, #7168	; 0x1c00
   13f78:	add	r1, r1, #16
   13f7c:	ldrd	r0, [r1]
   13f80:	sub	r5, pc, #544	; 0x220
   13f84:	ldrd	r4, [r5]
   13f88:	adds	r0, r0, r4
   13f8c:	adc	r1, r1, r5
   13f90:	ldrd	r4, [sp, #8]
   13f94:	adds	r4, r4, r0
   13f98:	adc	r5, r5, r1
   13f9c:	adds	r2, r2, r4
   13fa0:	adc	r3, r3, r5
   13fa4:	lsr	r1, r6, #14
   13fa8:	mov	r4, r6
   13fac:	mov	r5, r7
   13fb0:	orr	r1, r1, r7, lsl #18
   13fb4:	str	r1, [sp, #1608]	; 0x648
   13fb8:	lsr	r1, r7, #14
   13fbc:	orr	r1, r1, r6, lsl #18
   13fc0:	str	r1, [sp, #1612]	; 0x64c
   13fc4:	lsr	r1, r6, #18
   13fc8:	orr	r1, r1, r7, lsl #14
   13fcc:	str	r1, [sp, #1616]	; 0x650
   13fd0:	lsr	r1, r7, #18
   13fd4:	orr	r1, r1, r6, lsl #14
   13fd8:	str	r1, [sp, #1620]	; 0x654
   13fdc:	add	r1, sp, #1600	; 0x640
   13fe0:	add	r1, r1, #8
   13fe4:	ldrd	r0, [r1]
   13fe8:	add	ip, sp, #1616	; 0x650
   13fec:	ldrd	r6, [ip]
   13ff0:	eor	r0, r0, r6
   13ff4:	eor	r1, r1, r7
   13ff8:	lsl	ip, r5, #23
   13ffc:	orr	ip, ip, r4, lsr #9
   14000:	str	ip, [sp, #1628]	; 0x65c
   14004:	lsl	ip, r4, #23
   14008:	orr	ip, ip, r5, lsr #9
   1400c:	str	ip, [sp, #1624]	; 0x658
   14010:	add	ip, sp, #1616	; 0x650
   14014:	add	ip, ip, #8
   14018:	ldrd	r6, [ip]
   1401c:	eor	r6, r6, r0
   14020:	eor	r7, r7, r1
   14024:	adds	r6, r2, r6
   14028:	adc	r7, r3, r7
   1402c:	mov	r2, r6
   14030:	mov	r3, r7
   14034:	strd	r2, [sp, #24]
   14038:	ldrd	r0, [sp, #40]	; 0x28
   1403c:	adds	r0, r0, r6
   14040:	adc	r1, r1, r7
   14044:	mov	r2, r0
   14048:	mov	r3, r1
   1404c:	strd	r2, [sp, #8]
   14050:	lsr	r3, sl, #28
   14054:	orr	r1, r3, fp, lsl #4
   14058:	str	r1, [sp, #1632]	; 0x660
   1405c:	lsr	r3, fp, #28
   14060:	orr	r1, r3, sl, lsl #4
   14064:	str	r1, [sp, #1636]	; 0x664
   14068:	lsl	r3, fp, #30
   1406c:	orr	r1, r3, sl, lsr #2
   14070:	str	r1, [sp, #1644]	; 0x66c
   14074:	lsl	r3, sl, #30
   14078:	orr	r1, r3, fp, lsr #2
   1407c:	str	r1, [sp, #1640]	; 0x668
   14080:	add	r3, sp, #1632	; 0x660
   14084:	ldrd	r0, [r3]
   14088:	add	r3, sp, #1632	; 0x660
   1408c:	add	r3, r3, #8
   14090:	ldrd	r2, [r3]
   14094:	eor	r0, r0, r2
   14098:	eor	r1, r1, r3
   1409c:	mov	r2, r0
   140a0:	mov	r3, r1
   140a4:	lsl	r1, fp, #25
   140a8:	orr	r1, r1, sl, lsr #7
   140ac:	str	r1, [sp, #1652]	; 0x674
   140b0:	lsl	r1, sl, #25
   140b4:	orr	r1, r1, fp, lsr #7
   140b8:	str	r1, [sp, #1648]	; 0x670
   140bc:	add	r1, sp, #1648	; 0x670
   140c0:	ldrd	r0, [r1]
   140c4:	eor	r0, r0, r2
   140c8:	eor	r1, r1, r3
   140cc:	mov	r2, r0
   140d0:	mov	r3, r1
   140d4:	ldrd	r6, [sp, #48]	; 0x30
   140d8:	strd	sl, [sp, #32]
   140dc:	orr	sl, sl, r6
   140e0:	orr	fp, fp, r7
   140e4:	mov	r0, sl
   140e8:	mov	r1, fp
   140ec:	and	r0, r0, r8
   140f0:	and	r1, r1, r9
   140f4:	ldrd	sl, [sp, #32]
   140f8:	and	sl, sl, r6
   140fc:	and	fp, fp, r7
   14100:	orr	r0, r0, sl
   14104:	orr	r1, r1, fp
   14108:	adds	r0, r0, r2
   1410c:	adc	r1, r1, r3
   14110:	ldrd	r2, [sp, #24]
   14114:	adds	r2, r2, r0
   14118:	adc	r3, r3, r1
   1411c:	strd	r2, [sp, #24]
   14120:	strd	r4, [sp, #40]	; 0x28
   14124:	mov	r2, r4
   14128:	mov	r3, r5
   1412c:	ldrd	sl, [sp]
   14130:	eor	r2, r2, sl
   14134:	eor	r3, r3, fp
   14138:	ldrd	r4, [sp, #8]
   1413c:	mov	r6, r4
   14140:	mov	r7, r5
   14144:	and	r6, r6, r2
   14148:	and	r7, r7, r3
   1414c:	eor	sl, sl, r6
   14150:	eor	fp, fp, r7
   14154:	mov	r2, sl
   14158:	mov	r3, fp
   1415c:	add	r1, sp, #7168	; 0x1c00
   14160:	add	r1, r1, #24
   14164:	ldrd	r0, [r1]
   14168:	add	r7, pc, #888	; 0x378
   1416c:	ldrd	r6, [r7]
   14170:	adds	r0, r0, r6
   14174:	adc	r1, r1, r7
   14178:	ldrd	sl, [sp, #16]
   1417c:	adds	sl, sl, r0
   14180:	adc	fp, fp, r1
   14184:	adds	r2, r2, sl
   14188:	adc	r3, r3, fp
   1418c:	lsr	r1, r4, #14
   14190:	mov	r6, r4
   14194:	mov	r7, r5
   14198:	orr	r1, r1, r5, lsl #18
   1419c:	str	r1, [sp, #1656]	; 0x678
   141a0:	lsr	r1, r5, #14
   141a4:	orr	r1, r1, r4, lsl #18
   141a8:	str	r1, [sp, #1660]	; 0x67c
   141ac:	lsr	r1, r4, #18
   141b0:	orr	r1, r1, r5, lsl #14
   141b4:	str	r1, [sp, #1664]	; 0x680
   141b8:	lsr	r1, r5, #18
   141bc:	orr	r1, r1, r4, lsl #14
   141c0:	str	r1, [sp, #1668]	; 0x684
   141c4:	add	r1, sp, #1648	; 0x670
   141c8:	add	r1, r1, #8
   141cc:	ldrd	r0, [r1]
   141d0:	add	ip, sp, #1664	; 0x680
   141d4:	ldrd	sl, [ip]
   141d8:	eor	r0, r0, sl
   141dc:	eor	r1, r1, fp
   141e0:	lsl	ip, r5, #23
   141e4:	orr	ip, ip, r4, lsr #9
   141e8:	str	ip, [sp, #1676]	; 0x68c
   141ec:	lsl	ip, r6, #23
   141f0:	orr	ip, ip, r7, lsr #9
   141f4:	str	ip, [sp, #1672]	; 0x688
   141f8:	add	ip, sp, #1664	; 0x680
   141fc:	add	ip, ip, #8
   14200:	ldrd	sl, [ip]
   14204:	eor	sl, sl, r0
   14208:	eor	fp, fp, r1
   1420c:	adds	sl, r2, sl
   14210:	adc	fp, r3, fp
   14214:	mov	r6, sl
   14218:	mov	r7, fp
   1421c:	strd	r6, [sp, #16]
   14220:	adds	r2, sl, r8
   14224:	adc	r3, fp, r9
   14228:	mov	sl, r2
   1422c:	mov	fp, r3
   14230:	ldrd	r4, [sp, #24]
   14234:	lsr	r3, r4, #28
   14238:	orr	r2, r3, r5, lsl #4
   1423c:	str	r2, [sp, #1680]	; 0x690
   14240:	lsr	r3, r5, #28
   14244:	orr	r2, r3, r4, lsl #4
   14248:	str	r2, [sp, #1684]	; 0x694
   1424c:	lsl	r3, r5, #30
   14250:	orr	r2, r3, r4, lsr #2
   14254:	str	r2, [sp, #1692]	; 0x69c
   14258:	lsl	r3, r4, #30
   1425c:	orr	r2, r3, r5, lsr #2
   14260:	str	r2, [sp, #1688]	; 0x698
   14264:	add	r3, sp, #1680	; 0x690
   14268:	ldrd	r2, [r3]
   1426c:	add	r1, sp, #1680	; 0x690
   14270:	add	r1, r1, #8
   14274:	ldrd	r8, [r1]
   14278:	eor	r2, r2, r8
   1427c:	eor	r3, r3, r9
   14280:	lsl	r1, r5, #25
   14284:	orr	r1, r1, r4, lsr #7
   14288:	str	r1, [sp, #1700]	; 0x6a4
   1428c:	lsl	r1, r4, #25
   14290:	orr	r1, r1, r5, lsr #7
   14294:	str	r1, [sp, #1696]	; 0x6a0
   14298:	add	r1, sp, #1696	; 0x6a0
   1429c:	ldrd	r8, [r1]
   142a0:	eor	r8, r8, r2
   142a4:	eor	r9, r9, r3
   142a8:	mov	r2, r8
   142ac:	mov	r3, r9
   142b0:	ldrd	r6, [sp, #32]
   142b4:	orr	r0, r6, r4
   142b8:	orr	r1, r7, r5
   142bc:	ldrd	r8, [sp, #48]	; 0x30
   142c0:	and	r8, r8, r0
   142c4:	and	r9, r9, r1
   142c8:	mov	r0, r8
   142cc:	mov	r1, r9
   142d0:	mov	r8, r6
   142d4:	mov	r9, r7
   142d8:	and	r8, r8, r4
   142dc:	and	r9, r9, r5
   142e0:	orr	r0, r0, r8
   142e4:	orr	r1, r1, r9
   142e8:	adds	r0, r0, r2
   142ec:	adc	r1, r1, r3
   142f0:	ldrd	r6, [sp, #16]
   142f4:	adds	r6, r6, r0
   142f8:	adc	r7, r7, r1
   142fc:	mov	r8, r6
   14300:	mov	r9, r7
   14304:	ldrd	r4, [sp, #40]	; 0x28
   14308:	ldrd	r6, [sp, #8]
   1430c:	eor	r6, r6, r4
   14310:	eor	r7, r7, r5
   14314:	mov	r2, r6
   14318:	mov	r3, r7
   1431c:	strd	sl, [sp, #40]	; 0x28
   14320:	mov	r6, sl
   14324:	mov	r7, fp
   14328:	and	r6, r6, r2
   1432c:	and	r7, r7, r3
   14330:	mov	r0, r4
   14334:	mov	r1, r5
   14338:	eor	r0, r0, r6
   1433c:	eor	r1, r1, r7
   14340:	mov	r2, r0
   14344:	mov	r3, r1
   14348:	add	r1, sp, #7168	; 0x1c00
   1434c:	add	r1, r1, #32
   14350:	ldrd	r0, [r1]
   14354:	add	r5, pc, #404	; 0x194
   14358:	ldrd	r4, [r5]
   1435c:	adds	r0, r0, r4
   14360:	adc	r1, r1, r5
   14364:	ldrd	sl, [sp]
   14368:	adds	sl, sl, r0
   1436c:	adc	fp, fp, r1
   14370:	adds	r2, r2, sl
   14374:	adc	r3, r3, fp
   14378:	ldrd	r6, [sp, #40]	; 0x28
   1437c:	lsr	r1, r6, #14
   14380:	orr	r1, r1, r7, lsl #18
   14384:	str	r1, [sp, #1704]	; 0x6a8
   14388:	lsr	r1, r7, #14
   1438c:	orr	r1, r1, r6, lsl #18
   14390:	str	r1, [sp, #1708]	; 0x6ac
   14394:	lsr	r1, r6, #18
   14398:	orr	r1, r1, r7, lsl #14
   1439c:	str	r1, [sp, #1712]	; 0x6b0
   143a0:	lsr	r1, r7, #18
   143a4:	orr	r1, r1, r6, lsl #14
   143a8:	str	r1, [sp, #1716]	; 0x6b4
   143ac:	add	r1, sp, #1696	; 0x6a0
   143b0:	add	r1, r1, #8
   143b4:	ldrd	r0, [r1]
   143b8:	add	ip, sp, #1712	; 0x6b0
   143bc:	ldrd	sl, [ip]
   143c0:	eor	r0, r0, sl
   143c4:	eor	r1, r1, fp
   143c8:	lsl	ip, r7, #23
   143cc:	orr	ip, ip, r6, lsr #9
   143d0:	str	ip, [sp, #1724]	; 0x6bc
   143d4:	lsl	ip, r6, #23
   143d8:	orr	ip, ip, r7, lsr #9
   143dc:	str	ip, [sp, #1720]	; 0x6b8
   143e0:	add	ip, sp, #1712	; 0x6b0
   143e4:	add	ip, ip, #8
   143e8:	ldrd	sl, [ip]
   143ec:	eor	sl, sl, r0
   143f0:	eor	fp, fp, r1
   143f4:	adds	sl, r2, sl
   143f8:	adc	fp, r3, fp
   143fc:	ldrd	r2, [sp, #48]	; 0x30
   14400:	adds	r2, r2, sl
   14404:	adc	r3, r3, fp
   14408:	strd	r2, [sp, #16]
   1440c:	lsr	r3, r8, #28
   14410:	orr	r1, r3, r9, lsl #4
   14414:	str	r1, [sp, #1728]	; 0x6c0
   14418:	lsr	r3, r9, #28
   1441c:	orr	r1, r3, r8, lsl #4
   14420:	str	r1, [sp, #1732]	; 0x6c4
   14424:	lsl	r3, r9, #30
   14428:	orr	r1, r3, r8, lsr #2
   1442c:	str	r1, [sp, #1740]	; 0x6cc
   14430:	lsl	r3, r8, #30
   14434:	orr	r1, r3, r9, lsr #2
   14438:	str	r1, [sp, #1736]	; 0x6c8
   1443c:	add	r3, sp, #1728	; 0x6c0
   14440:	ldrd	r2, [r3]
   14444:	add	r1, sp, #1728	; 0x6c0
   14448:	add	r1, r1, #8
   1444c:	ldrd	r4, [r1]
   14450:	eor	r2, r2, r4
   14454:	eor	r3, r3, r5
   14458:	lsl	r1, r9, #25
   1445c:	orr	r1, r1, r8, lsr #7
   14460:	str	r1, [sp, #1748]	; 0x6d4
   14464:	lsl	r1, r8, #25
   14468:	orr	r1, r1, r9, lsr #7
   1446c:	str	r1, [sp, #1744]	; 0x6d0
   14470:	add	r1, sp, #1744	; 0x6d0
   14474:	ldrd	r0, [r1]
   14478:	eor	r0, r0, r2
   1447c:	eor	r1, r1, r3
   14480:	mov	r2, r0
   14484:	mov	r3, r1
   14488:	ldrd	r0, [sp, #24]
   1448c:	orr	r0, r0, r8
   14490:	orr	r1, r1, r9
   14494:	ldrd	r4, [sp, #32]
   14498:	and	r4, r4, r0
   1449c:	and	r5, r5, r1
   144a0:	ldrd	r0, [sp, #24]
   144a4:	and	r0, r0, r8
   144a8:	and	r1, r1, r9
   144ac:	orr	r0, r0, r4
   144b0:	orr	r1, r1, r5
   144b4:	adds	r0, r0, r2
   144b8:	adc	r1, r1, r3
   144bc:	adds	sl, sl, r0
   144c0:	adc	fp, fp, r1
   144c4:	mov	r2, r6
   144c8:	mov	r3, r7
   144cc:	ldrd	r4, [sp, #8]
   144d0:	mov	r6, r4
   144d4:	mov	r7, r5
   144d8:	eor	r6, r6, r2
   144dc:	eor	r7, r7, r3
   144e0:	mov	r2, r6
   144e4:	b	14508 <dcngettext@plt+0x3518>
   144e8:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   144ec:	addne	r5, r3, #1024	; 0x400
   144f0:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   144f4:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   144f8:	ldrble	fp, [pc, #1250]!	; 149e2 <dcngettext@plt+0x39f2>
   144fc:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   14500:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   14504:	adcsvc	r5, lr, #116, 26	; 0x1d00
   14508:	mov	r3, r7
   1450c:	ldrd	r6, [sp, #16]
   14510:	mov	r0, r6
   14514:	mov	r1, r7
   14518:	and	r0, r0, r2
   1451c:	and	r1, r1, r3
   14520:	mov	r2, r0
   14524:	mov	r3, r1
   14528:	mov	r0, r4
   1452c:	mov	r1, r5
   14530:	eor	r0, r0, r2
   14534:	eor	r1, r1, r3
   14538:	sub	r3, pc, #72	; 0x48
   1453c:	ldrd	r2, [r3]
   14540:	add	ip, sp, #7168	; 0x1c00
   14544:	add	ip, ip, #40	; 0x28
   14548:	ldrd	r4, [ip]
   1454c:	adds	r4, r4, r2
   14550:	adc	r5, r5, r3
   14554:	mov	r2, r4
   14558:	mov	r3, r5
   1455c:	ldrd	r4, [sp, #56]	; 0x38
   14560:	adds	r4, r4, r2
   14564:	adc	r5, r5, r3
   14568:	adds	r2, r4, r0
   1456c:	adc	r3, r5, r1
   14570:	lsr	r1, r6, #14
   14574:	orr	r1, r1, r7, lsl #18
   14578:	str	r1, [sp, #1752]	; 0x6d8
   1457c:	lsr	r1, r7, #14
   14580:	orr	r1, r1, r6, lsl #18
   14584:	str	r1, [sp, #1756]	; 0x6dc
   14588:	lsr	r1, r6, #18
   1458c:	orr	r1, r1, r7, lsl #14
   14590:	str	r1, [sp, #1760]	; 0x6e0
   14594:	lsr	r1, r7, #18
   14598:	orr	r1, r1, r6, lsl #14
   1459c:	str	r1, [sp, #1764]	; 0x6e4
   145a0:	add	r1, sp, #1744	; 0x6d0
   145a4:	add	r1, r1, #8
   145a8:	ldrd	r0, [r1]
   145ac:	add	ip, sp, #1760	; 0x6e0
   145b0:	ldrd	r4, [ip]
   145b4:	eor	r0, r0, r4
   145b8:	eor	r1, r1, r5
   145bc:	lsl	ip, r7, #23
   145c0:	orr	ip, ip, r6, lsr #9
   145c4:	str	ip, [sp, #1772]	; 0x6ec
   145c8:	lsl	ip, r6, #23
   145cc:	orr	ip, ip, r7, lsr #9
   145d0:	str	ip, [sp, #1768]	; 0x6e8
   145d4:	add	ip, sp, #1760	; 0x6e0
   145d8:	add	ip, ip, #8
   145dc:	ldrd	r4, [ip]
   145e0:	eor	r4, r4, r0
   145e4:	eor	r5, r5, r1
   145e8:	adds	r4, r2, r4
   145ec:	adc	r5, r3, r5
   145f0:	mov	r6, r4
   145f4:	mov	r7, r5
   145f8:	ldrd	r2, [sp, #32]
   145fc:	adds	r2, r2, r4
   14600:	adc	r3, r3, r5
   14604:	mov	r4, r2
   14608:	mov	r5, r3
   1460c:	strd	r4, [sp]
   14610:	lsr	r3, sl, #28
   14614:	orr	r1, r3, fp, lsl #4
   14618:	str	r1, [sp, #1776]	; 0x6f0
   1461c:	lsr	r3, fp, #28
   14620:	orr	r1, r3, sl, lsl #4
   14624:	str	r1, [sp, #1780]	; 0x6f4
   14628:	lsl	r3, fp, #30
   1462c:	orr	r1, r3, sl, lsr #2
   14630:	str	r1, [sp, #1788]	; 0x6fc
   14634:	lsl	r3, sl, #30
   14638:	orr	r1, r3, fp, lsr #2
   1463c:	str	r1, [sp, #1784]	; 0x6f8
   14640:	add	r3, sp, #1776	; 0x6f0
   14644:	ldrd	r2, [r3]
   14648:	add	r1, sp, #1776	; 0x6f0
   1464c:	add	r1, r1, #8
   14650:	ldrd	r0, [r1]
   14654:	eor	r2, r2, r0
   14658:	eor	r3, r3, r1
   1465c:	lsl	r1, fp, #25
   14660:	orr	r1, r1, sl, lsr #7
   14664:	str	r1, [sp, #1796]	; 0x704
   14668:	lsl	r1, sl, #25
   1466c:	orr	r1, r1, fp, lsr #7
   14670:	str	r1, [sp, #1792]	; 0x700
   14674:	add	r1, sp, #1792	; 0x700
   14678:	ldrd	r0, [r1]
   1467c:	eor	r0, r0, r2
   14680:	eor	r1, r1, r3
   14684:	mov	r2, r0
   14688:	mov	r3, r1
   1468c:	orr	r0, sl, r8
   14690:	orr	r1, fp, r9
   14694:	ldrd	r4, [sp, #24]
   14698:	and	r4, r4, r0
   1469c:	and	r5, r5, r1
   146a0:	strd	sl, [sp, #32]
   146a4:	and	sl, sl, r8
   146a8:	and	fp, fp, r9
   146ac:	orr	r0, r4, sl
   146b0:	orr	r1, r5, fp
   146b4:	adds	r0, r0, r2
   146b8:	adc	r1, r1, r3
   146bc:	adds	r4, r6, r0
   146c0:	adc	r5, r7, r1
   146c4:	mov	sl, r4
   146c8:	mov	fp, r5
   146cc:	ldrd	r6, [sp, #40]	; 0x28
   146d0:	mov	r4, r6
   146d4:	mov	r5, r7
   146d8:	ldrd	r2, [sp, #16]
   146dc:	eor	r4, r4, r2
   146e0:	eor	r5, r5, r3
   146e4:	mov	r2, r4
   146e8:	mov	r3, r5
   146ec:	ldrd	r4, [sp]
   146f0:	and	r4, r4, r2
   146f4:	and	r5, r5, r3
   146f8:	eor	r6, r6, r4
   146fc:	eor	r7, r7, r5
   14700:	mov	r0, r6
   14704:	mov	r1, r7
   14708:	sub	r3, pc, #528	; 0x210
   1470c:	ldrd	r2, [r3]
   14710:	add	ip, sp, #7168	; 0x1c00
   14714:	add	ip, ip, #48	; 0x30
   14718:	ldrd	r6, [ip]
   1471c:	adds	r6, r6, r2
   14720:	adc	r7, r7, r3
   14724:	mov	r2, r6
   14728:	mov	r3, r7
   1472c:	ldrd	r6, [sp, #8]
   14730:	adds	r6, r6, r2
   14734:	adc	r7, r7, r3
   14738:	adds	r2, r6, r0
   1473c:	adc	r3, r7, r1
   14740:	ldrd	r4, [sp]
   14744:	lsr	r1, r4, #14
   14748:	orr	r1, r1, r5, lsl #18
   1474c:	str	r1, [sp, #1800]	; 0x708
   14750:	lsr	r1, r5, #14
   14754:	orr	r1, r1, r4, lsl #18
   14758:	str	r1, [sp, #1804]	; 0x70c
   1475c:	lsr	r1, r4, #18
   14760:	orr	r1, r1, r5, lsl #14
   14764:	str	r1, [sp, #1808]	; 0x710
   14768:	lsr	r1, r5, #18
   1476c:	orr	r1, r1, r4, lsl #14
   14770:	str	r1, [sp, #1812]	; 0x714
   14774:	add	r1, sp, #1792	; 0x700
   14778:	add	r1, r1, #8
   1477c:	ldrd	r0, [r1]
   14780:	add	ip, sp, #1808	; 0x710
   14784:	ldrd	r6, [ip]
   14788:	eor	r0, r0, r6
   1478c:	eor	r1, r1, r7
   14790:	lsl	ip, r5, #23
   14794:	orr	ip, ip, r4, lsr #9
   14798:	str	ip, [sp, #1820]	; 0x71c
   1479c:	lsl	ip, r4, #23
   147a0:	orr	ip, ip, r5, lsr #9
   147a4:	str	ip, [sp, #1816]	; 0x718
   147a8:	add	ip, sp, #1808	; 0x710
   147ac:	add	ip, ip, #8
   147b0:	ldrd	r4, [ip]
   147b4:	eor	r4, r4, r0
   147b8:	eor	r5, r5, r1
   147bc:	adds	r4, r2, r4
   147c0:	adc	r5, r3, r5
   147c4:	strd	r4, [sp, #56]	; 0x38
   147c8:	ldrd	r2, [sp, #24]
   147cc:	adds	r2, r2, r4
   147d0:	adc	r3, r3, r5
   147d4:	mov	r4, r2
   147d8:	mov	r5, r3
   147dc:	strd	r4, [sp, #8]
   147e0:	lsr	r3, sl, #28
   147e4:	orr	r1, r3, fp, lsl #4
   147e8:	str	r1, [sp, #1824]	; 0x720
   147ec:	lsr	r3, fp, #28
   147f0:	orr	r1, r3, sl, lsl #4
   147f4:	str	r1, [sp, #1828]	; 0x724
   147f8:	lsl	r3, fp, #30
   147fc:	orr	r1, r3, sl, lsr #2
   14800:	str	r1, [sp, #1836]	; 0x72c
   14804:	lsl	r3, sl, #30
   14808:	orr	r1, r3, fp, lsr #2
   1480c:	str	r1, [sp, #1832]	; 0x728
   14810:	add	r3, sp, #1824	; 0x720
   14814:	ldrd	r2, [r3]
   14818:	add	r1, sp, #1824	; 0x720
   1481c:	add	r1, r1, #8
   14820:	ldrd	r0, [r1]
   14824:	eor	r2, r2, r0
   14828:	eor	r3, r3, r1
   1482c:	lsl	r1, fp, #25
   14830:	orr	r1, r1, sl, lsr #7
   14834:	str	r1, [sp, #1844]	; 0x734
   14838:	lsl	r1, sl, #25
   1483c:	orr	r1, r1, fp, lsr #7
   14840:	str	r1, [sp, #1840]	; 0x730
   14844:	add	r1, sp, #1840	; 0x730
   14848:	ldrd	r0, [r1]
   1484c:	eor	r0, r0, r2
   14850:	eor	r1, r1, r3
   14854:	mov	r2, r0
   14858:	mov	r3, r1
   1485c:	ldrd	r4, [sp, #32]
   14860:	orr	r0, r4, sl
   14864:	orr	r1, r5, fp
   14868:	and	r0, r0, r8
   1486c:	and	r1, r1, r9
   14870:	strd	r4, [sp, #48]	; 0x30
   14874:	mov	r6, r4
   14878:	mov	r7, r5
   1487c:	and	r6, r6, sl
   14880:	and	r7, r7, fp
   14884:	orr	r0, r0, r6
   14888:	orr	r1, r1, r7
   1488c:	adds	r0, r0, r2
   14890:	adc	r1, r1, r3
   14894:	ldrd	r2, [sp, #56]	; 0x38
   14898:	adds	r2, r2, r0
   1489c:	adc	r3, r3, r1
   148a0:	strd	r2, [sp, #24]
   148a4:	ldrd	r2, [sp]
   148a8:	ldrd	r0, [sp, #16]
   148ac:	eor	r2, r2, r0
   148b0:	eor	r3, r3, r1
   148b4:	ldrd	r4, [sp, #8]
   148b8:	mov	r6, r4
   148bc:	mov	r7, r5
   148c0:	and	r6, r6, r2
   148c4:	and	r7, r7, r3
   148c8:	mov	r2, r6
   148cc:	mov	r3, r7
   148d0:	mov	r6, r0
   148d4:	mov	r7, r1
   148d8:	eor	r6, r6, r2
   148dc:	eor	r7, r7, r3
   148e0:	mov	r2, r6
   148e4:	mov	r3, r7
   148e8:	add	r1, sp, #7168	; 0x1c00
   148ec:	add	r1, r1, #56	; 0x38
   148f0:	ldrd	r0, [r1]
   148f4:	add	r7, pc, #884	; 0x374
   148f8:	ldrd	r6, [r7]
   148fc:	adds	r0, r0, r6
   14900:	adc	r1, r1, r7
   14904:	ldrd	r6, [sp, #40]	; 0x28
   14908:	adds	r6, r6, r0
   1490c:	adc	r7, r7, r1
   14910:	adds	r2, r2, r6
   14914:	adc	r3, r3, r7
   14918:	lsr	r1, r4, #14
   1491c:	orr	r1, r1, r5, lsl #18
   14920:	str	r1, [sp, #1848]	; 0x738
   14924:	lsr	r1, r5, #14
   14928:	orr	r1, r1, r4, lsl #18
   1492c:	str	r1, [sp, #1852]	; 0x73c
   14930:	lsr	r1, r4, #18
   14934:	orr	r1, r1, r5, lsl #14
   14938:	str	r1, [sp, #1856]	; 0x740
   1493c:	lsr	r1, r5, #18
   14940:	orr	r1, r1, r4, lsl #14
   14944:	str	r1, [sp, #1860]	; 0x744
   14948:	add	r1, sp, #1840	; 0x730
   1494c:	add	r1, r1, #8
   14950:	ldrd	r0, [r1]
   14954:	add	ip, sp, #1856	; 0x740
   14958:	ldrd	r6, [ip]
   1495c:	eor	r0, r0, r6
   14960:	eor	r1, r1, r7
   14964:	lsl	ip, r5, #23
   14968:	orr	ip, ip, r4, lsr #9
   1496c:	str	ip, [sp, #1868]	; 0x74c
   14970:	lsl	ip, r4, #23
   14974:	orr	ip, ip, r5, lsr #9
   14978:	str	ip, [sp, #1864]	; 0x748
   1497c:	add	ip, sp, #1856	; 0x740
   14980:	add	ip, ip, #8
   14984:	ldrd	r6, [ip]
   14988:	eor	r6, r6, r0
   1498c:	eor	r7, r7, r1
   14990:	adds	r6, r2, r6
   14994:	adc	r7, r3, r7
   14998:	mov	r2, r6
   1499c:	mov	r3, r7
   149a0:	strd	r2, [sp, #40]	; 0x28
   149a4:	adds	r2, r6, r8
   149a8:	adc	r3, r7, r9
   149ac:	strd	r2, [sp, #32]
   149b0:	ldrd	r6, [sp, #24]
   149b4:	lsr	r3, r6, #28
   149b8:	orr	r1, r3, r7, lsl #4
   149bc:	str	r1, [sp, #1872]	; 0x750
   149c0:	lsr	r3, r7, #28
   149c4:	orr	r1, r3, r6, lsl #4
   149c8:	str	r1, [sp, #1876]	; 0x754
   149cc:	lsl	r3, r7, #30
   149d0:	orr	r1, r3, r6, lsr #2
   149d4:	str	r1, [sp, #1884]	; 0x75c
   149d8:	lsl	r3, r6, #30
   149dc:	orr	r1, r3, r7, lsr #2
   149e0:	str	r1, [sp, #1880]	; 0x758
   149e4:	add	r3, sp, #1872	; 0x750
   149e8:	ldrd	r8, [r3]
   149ec:	add	r3, sp, #1872	; 0x750
   149f0:	add	r3, r3, #8
   149f4:	ldrd	r0, [r3]
   149f8:	eor	r8, r8, r0
   149fc:	eor	r9, r9, r1
   14a00:	mov	r2, r8
   14a04:	mov	r3, r9
   14a08:	lsl	r1, r7, #25
   14a0c:	orr	r1, r1, r6, lsr #7
   14a10:	str	r1, [sp, #1892]	; 0x764
   14a14:	lsl	r1, r6, #25
   14a18:	orr	r1, r1, r7, lsr #7
   14a1c:	str	r1, [sp, #1888]	; 0x760
   14a20:	add	r1, sp, #1888	; 0x760
   14a24:	ldrd	r8, [r1]
   14a28:	eor	r8, r8, r2
   14a2c:	eor	r9, r9, r3
   14a30:	mov	r2, r8
   14a34:	mov	r3, r9
   14a38:	orr	r0, r6, sl
   14a3c:	orr	r1, r7, fp
   14a40:	ldrd	r4, [sp, #48]	; 0x30
   14a44:	and	r4, r4, r0
   14a48:	and	r5, r5, r1
   14a4c:	mov	r8, r6
   14a50:	mov	r9, r7
   14a54:	and	r8, r8, sl
   14a58:	and	r9, r9, fp
   14a5c:	orr	r8, r8, r4
   14a60:	orr	r9, r9, r5
   14a64:	adds	r0, r8, r2
   14a68:	adc	r1, r9, r3
   14a6c:	ldrd	r2, [sp, #40]	; 0x28
   14a70:	adds	r2, r2, r0
   14a74:	adc	r3, r3, r1
   14a78:	mov	r8, r2
   14a7c:	mov	r9, r3
   14a80:	ldrd	r0, [sp]
   14a84:	ldrd	r4, [sp, #8]
   14a88:	eor	r4, r4, r0
   14a8c:	eor	r5, r5, r1
   14a90:	mov	r2, r4
   14a94:	mov	r3, r5
   14a98:	ldrd	r6, [sp, #32]
   14a9c:	mov	r4, r6
   14aa0:	mov	r5, r7
   14aa4:	and	r4, r4, r2
   14aa8:	and	r5, r5, r3
   14aac:	eor	r0, r0, r4
   14ab0:	eor	r1, r1, r5
   14ab4:	mov	r2, r0
   14ab8:	mov	r3, r1
   14abc:	add	r1, sp, #7232	; 0x1c40
   14ac0:	ldrd	r0, [r1]
   14ac4:	add	r5, pc, #428	; 0x1ac
   14ac8:	ldrd	r4, [r5]
   14acc:	adds	r0, r0, r4
   14ad0:	adc	r1, r1, r5
   14ad4:	ldrd	r4, [sp, #16]
   14ad8:	adds	r4, r4, r0
   14adc:	adc	r5, r5, r1
   14ae0:	adds	r2, r2, r4
   14ae4:	adc	r3, r3, r5
   14ae8:	lsr	r1, r6, #14
   14aec:	orr	r1, r1, r7, lsl #18
   14af0:	str	r1, [sp, #1896]	; 0x768
   14af4:	lsr	r1, r7, #14
   14af8:	orr	r1, r1, r6, lsl #18
   14afc:	str	r1, [sp, #1900]	; 0x76c
   14b00:	lsr	r1, r6, #18
   14b04:	orr	r1, r1, r7, lsl #14
   14b08:	str	r1, [sp, #1904]	; 0x770
   14b0c:	lsr	r1, r7, #18
   14b10:	orr	r1, r1, r6, lsl #14
   14b14:	str	r1, [sp, #1908]	; 0x774
   14b18:	add	r1, sp, #1888	; 0x760
   14b1c:	add	r1, r1, #8
   14b20:	ldrd	r0, [r1]
   14b24:	add	ip, sp, #1904	; 0x770
   14b28:	ldrd	r4, [ip]
   14b2c:	eor	r0, r0, r4
   14b30:	eor	r1, r1, r5
   14b34:	lsl	ip, r7, #23
   14b38:	orr	ip, ip, r6, lsr #9
   14b3c:	str	ip, [sp, #1916]	; 0x77c
   14b40:	lsl	ip, r6, #23
   14b44:	orr	ip, ip, r7, lsr #9
   14b48:	str	ip, [sp, #1912]	; 0x778
   14b4c:	add	ip, sp, #1904	; 0x770
   14b50:	add	ip, ip, #8
   14b54:	ldrd	r4, [ip]
   14b58:	eor	r4, r4, r0
   14b5c:	eor	r5, r5, r1
   14b60:	adds	r4, r2, r4
   14b64:	adc	r5, r3, r5
   14b68:	mov	r6, r4
   14b6c:	mov	r7, r5
   14b70:	ldrd	r4, [sp, #48]	; 0x30
   14b74:	adds	r4, r4, r6
   14b78:	adc	r5, r5, r7
   14b7c:	strd	r4, [sp, #48]	; 0x30
   14b80:	lsr	r3, r8, #28
   14b84:	orr	r2, r3, r9, lsl #4
   14b88:	str	r2, [sp, #1920]	; 0x780
   14b8c:	lsr	r3, r9, #28
   14b90:	orr	r2, r3, r8, lsl #4
   14b94:	str	r2, [sp, #1924]	; 0x784
   14b98:	lsl	r3, r9, #30
   14b9c:	orr	r2, r3, r8, lsr #2
   14ba0:	str	r2, [sp, #1932]	; 0x78c
   14ba4:	lsl	r3, r8, #30
   14ba8:	orr	r2, r3, r9, lsr #2
   14bac:	str	r2, [sp, #1928]	; 0x788
   14bb0:	add	r3, sp, #1920	; 0x780
   14bb4:	ldrd	r2, [r3]
   14bb8:	add	r1, sp, #1920	; 0x780
   14bbc:	add	r1, r1, #8
   14bc0:	ldrd	r0, [r1]
   14bc4:	eor	r2, r2, r0
   14bc8:	eor	r3, r3, r1
   14bcc:	lsl	r1, r9, #25
   14bd0:	orr	r1, r1, r8, lsr #7
   14bd4:	str	r1, [sp, #1940]	; 0x794
   14bd8:	lsl	r1, r8, #25
   14bdc:	orr	r1, r1, r9, lsr #7
   14be0:	str	r1, [sp, #1936]	; 0x790
   14be4:	add	r1, sp, #1936	; 0x790
   14be8:	ldrd	r0, [r1]
   14bec:	eor	r0, r0, r2
   14bf0:	eor	r1, r1, r3
   14bf4:	strd	r0, [sp, #16]
   14bf8:	ldrd	r4, [sp, #24]
   14bfc:	orr	r2, r4, r8
   14c00:	orr	r3, r5, r9
   14c04:	mov	r0, r2
   14c08:	mov	r1, r3
   14c0c:	and	r0, r0, sl
   14c10:	and	r1, r1, fp
   14c14:	strd	r8, [sp, #40]	; 0x28
   14c18:	and	r4, r4, r8
   14c1c:	and	r5, r5, r9
   14c20:	orr	r8, r4, r0
   14c24:	orr	r9, r5, r1
   14c28:	ldrd	r2, [sp, #16]
   14c2c:	adds	r2, r2, r8
   14c30:	adc	r3, r3, r9
   14c34:	mov	r0, r2
   14c38:	mov	r1, r3
   14c3c:	adds	r2, r6, r0
   14c40:	adc	r3, r7, r1
   14c44:	mov	r8, r2
   14c48:	mov	r9, r3
   14c4c:	ldrd	r4, [sp, #8]
   14c50:	mov	r0, r4
   14c54:	mov	r1, r5
   14c58:	ldrd	r6, [sp, #32]
   14c5c:	eor	r0, r0, r6
   14c60:	eor	r1, r1, r7
   14c64:	ldrd	r6, [sp, #48]	; 0x30
   14c68:	b	14c88 <dcngettext@plt+0x3c98>
   14c6c:	nop			; (mov r0, r0)
   14c70:	blcc	5ba73c <stdout@@GLIBC_2.4+0x5825d0>
   14c74:	ldrshhi	fp, [lr], #30
   14c78:	strbcs	r1, [r7, #565]	; 0x235
   14c7c:	blls	ff716720 <stdout@@GLIBC_2.4+0xff6de5b4>
   14c80:	svcgt	0x00692694
   14c84:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   14c88:	mov	r2, r6
   14c8c:	mov	r3, r7
   14c90:	and	r2, r2, r0
   14c94:	and	r3, r3, r1
   14c98:	mov	r0, r2
   14c9c:	mov	r1, r3
   14ca0:	mov	r2, r4
   14ca4:	mov	r3, r5
   14ca8:	eor	r2, r2, r0
   14cac:	eor	r3, r3, r1
   14cb0:	mov	r0, r2
   14cb4:	mov	r1, r3
   14cb8:	add	r3, sp, #7232	; 0x1c40
   14cbc:	add	r3, r3, #8
   14cc0:	ldrd	r2, [r3]
   14cc4:	sub	r5, pc, #76	; 0x4c
   14cc8:	ldrd	r4, [r5]
   14ccc:	adds	r2, r2, r4
   14cd0:	adc	r3, r3, r5
   14cd4:	ldrd	r4, [sp]
   14cd8:	adds	r4, r4, r2
   14cdc:	adc	r5, r5, r3
   14ce0:	adds	r0, r0, r4
   14ce4:	adc	r1, r1, r5
   14ce8:	lsr	r3, r6, #14
   14cec:	orr	ip, r3, r7, lsl #18
   14cf0:	str	ip, [sp, #1944]	; 0x798
   14cf4:	lsr	r3, r7, #14
   14cf8:	orr	ip, r3, r6, lsl #18
   14cfc:	str	ip, [sp, #1948]	; 0x79c
   14d00:	lsr	r3, r6, #18
   14d04:	orr	ip, r3, r7, lsl #14
   14d08:	str	ip, [sp, #1952]	; 0x7a0
   14d0c:	lsr	r3, r7, #18
   14d10:	orr	ip, r3, r6, lsl #14
   14d14:	str	ip, [sp, #1956]	; 0x7a4
   14d18:	add	r3, sp, #1936	; 0x790
   14d1c:	add	r3, r3, #8
   14d20:	ldrd	r2, [r3]
   14d24:	add	ip, sp, #1952	; 0x7a0
   14d28:	ldrd	r4, [ip]
   14d2c:	eor	r2, r2, r4
   14d30:	eor	r3, r3, r5
   14d34:	lsl	ip, r7, #23
   14d38:	orr	ip, ip, r6, lsr #9
   14d3c:	str	ip, [sp, #1964]	; 0x7ac
   14d40:	lsl	ip, r6, #23
   14d44:	orr	ip, ip, r7, lsr #9
   14d48:	str	ip, [sp, #1960]	; 0x7a8
   14d4c:	add	ip, sp, #1952	; 0x7a0
   14d50:	add	ip, ip, #8
   14d54:	ldrd	r4, [ip]
   14d58:	eor	r4, r4, r2
   14d5c:	eor	r5, r5, r3
   14d60:	adds	r4, r0, r4
   14d64:	adc	r5, r1, r5
   14d68:	mov	r0, r4
   14d6c:	mov	r1, r5
   14d70:	strd	r0, [sp, #16]
   14d74:	adds	r0, r4, sl
   14d78:	adc	r1, r5, fp
   14d7c:	strd	r0, [sp]
   14d80:	lsr	r3, r8, #28
   14d84:	mov	r4, r8
   14d88:	mov	r5, r9
   14d8c:	orr	r1, r3, r9, lsl #4
   14d90:	str	r1, [sp, #1968]	; 0x7b0
   14d94:	lsr	r3, r9, #28
   14d98:	orr	r1, r3, r8, lsl #4
   14d9c:	str	r1, [sp, #1972]	; 0x7b4
   14da0:	lsl	r3, r9, #30
   14da4:	orr	r1, r3, r8, lsr #2
   14da8:	str	r1, [sp, #1980]	; 0x7bc
   14dac:	lsl	r3, r8, #30
   14db0:	orr	r1, r3, r9, lsr #2
   14db4:	str	r1, [sp, #1976]	; 0x7b8
   14db8:	add	r3, sp, #1968	; 0x7b0
   14dbc:	ldrd	r2, [r3]
   14dc0:	add	r1, sp, #1968	; 0x7b0
   14dc4:	add	r1, r1, #8
   14dc8:	ldrd	sl, [r1]
   14dcc:	eor	r2, r2, sl
   14dd0:	eor	r3, r3, fp
   14dd4:	lsl	r1, r9, #25
   14dd8:	orr	r1, r1, r8, lsr #7
   14ddc:	str	r1, [sp, #1988]	; 0x7c4
   14de0:	lsl	r1, r8, #25
   14de4:	orr	r1, r1, r9, lsr #7
   14de8:	str	r1, [sp, #1984]	; 0x7c0
   14dec:	add	r1, sp, #1984	; 0x7c0
   14df0:	ldrd	sl, [r1]
   14df4:	eor	sl, sl, r2
   14df8:	eor	fp, fp, r3
   14dfc:	mov	r2, sl
   14e00:	mov	r3, fp
   14e04:	ldrd	r8, [sp, #40]	; 0x28
   14e08:	orr	r0, r8, r4
   14e0c:	orr	r1, r9, r5
   14e10:	ldrd	sl, [sp, #24]
   14e14:	and	sl, sl, r0
   14e18:	and	fp, fp, r1
   14e1c:	and	r8, r8, r4
   14e20:	and	r9, r9, r5
   14e24:	orr	r8, r8, sl
   14e28:	orr	r9, r9, fp
   14e2c:	adds	r0, r8, r2
   14e30:	adc	r1, r9, r3
   14e34:	ldrd	r2, [sp, #16]
   14e38:	adds	r2, r2, r0
   14e3c:	adc	r3, r3, r1
   14e40:	mov	sl, r2
   14e44:	mov	fp, r3
   14e48:	add	r3, sp, #7232	; 0x1c40
   14e4c:	ldr	r2, [r3]
   14e50:	lsr	r3, r2, #19
   14e54:	add	r2, sp, #7232	; 0x1c40
   14e58:	add	r2, r2, #4
   14e5c:	ldr	r2, [r2]
   14e60:	orr	r2, r3, r2, lsl #13
   14e64:	str	r2, [sp, #1992]	; 0x7c8
   14e68:	add	r3, sp, #7232	; 0x1c40
   14e6c:	add	r3, r3, #4
   14e70:	ldr	r2, [r3]
   14e74:	lsr	r3, r2, #19
   14e78:	add	r2, sp, #7232	; 0x1c40
   14e7c:	ldr	r2, [r2]
   14e80:	orr	r2, r3, r2, lsl #13
   14e84:	str	r2, [sp, #1996]	; 0x7cc
   14e88:	add	r3, sp, #7232	; 0x1c40
   14e8c:	add	r3, r3, #4
   14e90:	ldr	r2, [r3]
   14e94:	lsl	r3, r2, #3
   14e98:	add	r2, sp, #7232	; 0x1c40
   14e9c:	ldr	r2, [r2]
   14ea0:	orr	r2, r3, r2, lsr #29
   14ea4:	str	r2, [sp, #2004]	; 0x7d4
   14ea8:	add	r3, sp, #7232	; 0x1c40
   14eac:	ldr	r2, [r3]
   14eb0:	lsl	r3, r2, #3
   14eb4:	add	r2, sp, #7232	; 0x1c40
   14eb8:	add	r2, r2, #4
   14ebc:	ldr	r2, [r2]
   14ec0:	orr	r2, r3, r2, lsr #29
   14ec4:	str	r2, [sp, #2000]	; 0x7d0
   14ec8:	add	r3, sp, #1984	; 0x7c0
   14ecc:	add	r3, r3, #8
   14ed0:	ldrd	r0, [r3]
   14ed4:	add	r3, sp, #2000	; 0x7d0
   14ed8:	ldrd	r2, [r3]
   14edc:	eor	r0, r0, r2
   14ee0:	eor	r1, r1, r3
   14ee4:	add	r3, sp, #7232	; 0x1c40
   14ee8:	ldr	r2, [r3]
   14eec:	lsr	r2, r2, #6
   14ef0:	add	r3, sp, #7232	; 0x1c40
   14ef4:	add	r3, r3, #4
   14ef8:	ldr	ip, [r3]
   14efc:	orr	r2, r2, ip, lsl #26
   14f00:	str	r2, [sp, #200]	; 0xc8
   14f04:	lsr	r2, ip, #6
   14f08:	str	r2, [sp, #204]	; 0xcc
   14f0c:	ldrd	r2, [sp, #200]	; 0xc8
   14f10:	eor	r2, r2, r0
   14f14:	eor	r3, r3, r1
   14f18:	mov	r0, r2
   14f1c:	mov	r1, r3
   14f20:	add	r3, sp, #7104	; 0x1bc0
   14f24:	add	r3, r3, #16
   14f28:	ldrd	r2, [r3]
   14f2c:	add	ip, sp, #7168	; 0x1c00
   14f30:	add	ip, ip, #24
   14f34:	ldrd	r8, [ip]
   14f38:	adds	r2, r2, r8
   14f3c:	adc	r3, r3, r9
   14f40:	adds	r2, r2, r0
   14f44:	adc	r3, r3, r1
   14f48:	add	r1, sp, #7104	; 0x1bc0
   14f4c:	add	r1, r1, #24
   14f50:	ldr	r1, [r1]
   14f54:	lsr	r1, r1, #1
   14f58:	add	r0, sp, #7104	; 0x1bc0
   14f5c:	add	r0, r0, #28
   14f60:	ldr	ip, [r0]
   14f64:	orr	r1, r1, ip, lsl #31
   14f68:	str	r1, [sp, #2008]	; 0x7d8
   14f6c:	lsr	r1, ip, #1
   14f70:	add	r0, sp, #7104	; 0x1bc0
   14f74:	add	r0, r0, #24
   14f78:	ldr	ip, [r0]
   14f7c:	orr	r1, r1, ip, lsl #31
   14f80:	str	r1, [sp, #2012]	; 0x7dc
   14f84:	lsr	r1, ip, #8
   14f88:	add	r0, sp, #7104	; 0x1bc0
   14f8c:	add	r0, r0, #28
   14f90:	ldr	ip, [r0]
   14f94:	orr	r1, r1, ip, lsl #24
   14f98:	str	r1, [sp, #2016]	; 0x7e0
   14f9c:	lsr	r1, ip, #8
   14fa0:	add	r0, sp, #7104	; 0x1bc0
   14fa4:	add	r0, r0, #24
   14fa8:	ldr	ip, [r0]
   14fac:	orr	r1, r1, ip, lsl #24
   14fb0:	str	r1, [sp, #2020]	; 0x7e4
   14fb4:	add	r1, sp, #2000	; 0x7d0
   14fb8:	add	r1, r1, #8
   14fbc:	ldrd	r0, [r1]
   14fc0:	add	ip, sp, #2016	; 0x7e0
   14fc4:	ldrd	r8, [ip]
   14fc8:	eor	r0, r0, r8
   14fcc:	eor	r1, r1, r9
   14fd0:	add	ip, sp, #7104	; 0x1bc0
   14fd4:	add	ip, ip, #24
   14fd8:	ldr	ip, [ip]
   14fdc:	lsr	ip, ip, #7
   14fe0:	add	r8, sp, #7104	; 0x1bc0
   14fe4:	add	r8, r8, #28
   14fe8:	ldr	r9, [r8]
   14fec:	orr	ip, ip, r9, lsl #25
   14ff0:	str	ip, [sp, #208]	; 0xd0
   14ff4:	lsr	ip, r9, #7
   14ff8:	str	ip, [sp, #212]	; 0xd4
   14ffc:	ldrd	r8, [sp, #208]	; 0xd0
   15000:	eor	r8, r8, r0
   15004:	eor	r9, r9, r1
   15008:	adds	r8, r2, r8
   1500c:	adc	r9, r3, r9
   15010:	strd	r6, [sp, #56]	; 0x38
   15014:	mov	r0, r6
   15018:	mov	r1, r7
   1501c:	ldrd	r2, [sp, #32]
   15020:	mov	r6, r2
   15024:	mov	r7, r3
   15028:	eor	r6, r6, r0
   1502c:	eor	r7, r7, r1
   15030:	mov	r0, r6
   15034:	mov	r1, r7
   15038:	ldrd	r6, [sp]
   1503c:	and	r6, r6, r0
   15040:	and	r7, r7, r1
   15044:	mov	r0, r6
   15048:	mov	r1, r7
   1504c:	mov	r6, r2
   15050:	mov	r7, r3
   15054:	eor	r6, r6, r0
   15058:	eor	r7, r7, r1
   1505c:	mov	r0, r6
   15060:	mov	r1, r7
   15064:	add	r3, pc, #908	; 0x38c
   15068:	ldrd	r2, [r3]
   1506c:	strd	r8, [sp, #48]	; 0x30
   15070:	adds	r6, r8, r2
   15074:	adc	r7, r9, r3
   15078:	mov	r2, r6
   1507c:	mov	r3, r7
   15080:	ldrd	r6, [sp, #8]
   15084:	adds	r6, r6, r2
   15088:	adc	r7, r7, r3
   1508c:	adds	r0, r0, r6
   15090:	adc	r1, r1, r7
   15094:	ldrd	r8, [sp]
   15098:	lsr	r3, r8, #14
   1509c:	orr	r2, r3, r9, lsl #18
   150a0:	str	r2, [sp, #2024]	; 0x7e8
   150a4:	lsr	r3, r9, #14
   150a8:	orr	r2, r3, r8, lsl #18
   150ac:	str	r2, [sp, #2028]	; 0x7ec
   150b0:	lsr	r3, r8, #18
   150b4:	orr	r2, r3, r9, lsl #14
   150b8:	str	r2, [sp, #2032]	; 0x7f0
   150bc:	lsr	r3, r9, #18
   150c0:	orr	r2, r3, r8, lsl #14
   150c4:	str	r2, [sp, #2036]	; 0x7f4
   150c8:	add	r3, sp, #2016	; 0x7e0
   150cc:	add	r3, r3, #8
   150d0:	ldrd	r2, [r3]
   150d4:	add	ip, sp, #2032	; 0x7f0
   150d8:	ldrd	r6, [ip]
   150dc:	eor	r2, r2, r6
   150e0:	eor	r3, r3, r7
   150e4:	lsl	ip, r9, #23
   150e8:	mov	r6, r8
   150ec:	mov	r7, r9
   150f0:	orr	ip, ip, r8, lsr #9
   150f4:	str	ip, [sp, #2044]	; 0x7fc
   150f8:	lsl	ip, r6, #23
   150fc:	orr	ip, ip, r7, lsr #9
   15100:	str	ip, [sp, #2040]	; 0x7f8
   15104:	add	ip, sp, #2032	; 0x7f0
   15108:	add	ip, ip, #8
   1510c:	ldrd	r6, [ip]
   15110:	eor	r6, r6, r2
   15114:	eor	r7, r7, r3
   15118:	adds	r6, r0, r6
   1511c:	adc	r7, r1, r7
   15120:	ldrd	r2, [sp, #24]
   15124:	strd	r6, [sp, #16]
   15128:	adds	r2, r2, r6
   1512c:	adc	r3, r3, r7
   15130:	strd	r2, [sp, #8]
   15134:	lsr	r3, sl, #28
   15138:	orr	r2, r3, fp, lsl #4
   1513c:	str	r2, [sp, #2048]	; 0x800
   15140:	lsr	r3, fp, #28
   15144:	orr	r2, r3, sl, lsl #4
   15148:	str	r2, [sp, #2052]	; 0x804
   1514c:	lsl	r3, fp, #30
   15150:	orr	r2, r3, sl, lsr #2
   15154:	str	r2, [sp, #2060]	; 0x80c
   15158:	lsl	r3, sl, #30
   1515c:	orr	r2, r3, fp, lsr #2
   15160:	str	r2, [sp, #2056]	; 0x808
   15164:	add	r3, sp, #2048	; 0x800
   15168:	ldrd	r2, [r3]
   1516c:	add	r1, sp, #2048	; 0x800
   15170:	add	r1, r1, #8
   15174:	ldrd	r0, [r1]
   15178:	eor	r2, r2, r0
   1517c:	eor	r3, r3, r1
   15180:	lsl	r1, fp, #25
   15184:	orr	r1, r1, sl, lsr #7
   15188:	str	r1, [sp, #2068]	; 0x814
   1518c:	lsl	r1, sl, #25
   15190:	orr	r1, r1, fp, lsr #7
   15194:	str	r1, [sp, #2064]	; 0x810
   15198:	add	r1, sp, #2064	; 0x810
   1519c:	ldrd	r0, [r1]
   151a0:	eor	r0, r0, r2
   151a4:	eor	r1, r1, r3
   151a8:	mov	r2, r0
   151ac:	mov	r3, r1
   151b0:	orr	r0, r4, sl
   151b4:	orr	r1, r5, fp
   151b8:	ldrd	r8, [sp, #40]	; 0x28
   151bc:	and	r8, r8, r0
   151c0:	and	r9, r9, r1
   151c4:	strd	r4, [sp, #24]
   151c8:	mov	r6, r4
   151cc:	mov	r7, r5
   151d0:	strd	sl, [sp, #80]	; 0x50
   151d4:	and	r6, r6, sl
   151d8:	and	r7, r7, fp
   151dc:	orr	r6, r6, r8
   151e0:	orr	r7, r7, r9
   151e4:	adds	r0, r6, r2
   151e8:	adc	r1, r7, r3
   151ec:	ldrd	r4, [sp, #16]
   151f0:	adds	r4, r4, r0
   151f4:	adc	r5, r5, r1
   151f8:	strd	r4, [sp, #16]
   151fc:	add	r3, sp, #7232	; 0x1c40
   15200:	add	r3, r3, #8
   15204:	ldr	r2, [r3]
   15208:	lsr	r3, r2, #19
   1520c:	add	r2, sp, #7232	; 0x1c40
   15210:	add	r2, r2, #12
   15214:	ldr	r2, [r2]
   15218:	orr	r2, r3, r2, lsl #13
   1521c:	str	r2, [sp, #2072]	; 0x818
   15220:	add	r3, sp, #7232	; 0x1c40
   15224:	add	r3, r3, #12
   15228:	ldr	r2, [r3]
   1522c:	lsr	r3, r2, #19
   15230:	add	r2, sp, #7232	; 0x1c40
   15234:	add	r2, r2, #8
   15238:	ldr	r2, [r2]
   1523c:	orr	r2, r3, r2, lsl #13
   15240:	str	r2, [sp, #2076]	; 0x81c
   15244:	add	r3, sp, #7232	; 0x1c40
   15248:	add	r3, r3, #12
   1524c:	ldr	r2, [r3]
   15250:	lsl	r3, r2, #3
   15254:	add	r2, sp, #7232	; 0x1c40
   15258:	add	r2, r2, #8
   1525c:	ldr	r2, [r2]
   15260:	orr	r2, r3, r2, lsr #29
   15264:	str	r2, [sp, #2084]	; 0x824
   15268:	add	r3, sp, #7232	; 0x1c40
   1526c:	add	r3, r3, #8
   15270:	ldr	r2, [r3]
   15274:	lsl	r3, r2, #3
   15278:	add	r2, sp, #7232	; 0x1c40
   1527c:	add	r2, r2, #12
   15280:	ldr	r2, [r2]
   15284:	orr	r2, r3, r2, lsr #29
   15288:	str	r2, [sp, #2080]	; 0x820
   1528c:	add	r3, sp, #2064	; 0x810
   15290:	add	r3, r3, #8
   15294:	ldrd	r2, [r3]
   15298:	add	r1, sp, #2080	; 0x820
   1529c:	ldrd	r4, [r1]
   152a0:	eor	r2, r2, r4
   152a4:	eor	r3, r3, r5
   152a8:	mov	r0, r2
   152ac:	mov	r1, r3
   152b0:	add	r3, sp, #7232	; 0x1c40
   152b4:	add	r3, r3, #8
   152b8:	ldr	r2, [r3]
   152bc:	lsr	r2, r2, #6
   152c0:	add	r3, sp, #7232	; 0x1c40
   152c4:	add	r3, r3, #12
   152c8:	ldr	ip, [r3]
   152cc:	orr	r2, r2, ip, lsl #26
   152d0:	str	r2, [sp, #216]	; 0xd8
   152d4:	lsr	r2, ip, #6
   152d8:	str	r2, [sp, #220]	; 0xdc
   152dc:	ldrd	r2, [sp, #216]	; 0xd8
   152e0:	eor	r2, r2, r0
   152e4:	eor	r3, r3, r1
   152e8:	mov	r0, r2
   152ec:	mov	r1, r3
   152f0:	add	r3, sp, #7104	; 0x1bc0
   152f4:	add	r3, r3, #24
   152f8:	ldrd	r2, [r3]
   152fc:	add	ip, sp, #7168	; 0x1c00
   15300:	add	ip, ip, #32
   15304:	ldrd	r4, [ip]
   15308:	adds	r2, r2, r4
   1530c:	adc	r3, r3, r5
   15310:	adds	r2, r2, r0
   15314:	adc	r3, r3, r1
   15318:	add	r1, sp, #7104	; 0x1bc0
   1531c:	add	r1, r1, #32
   15320:	ldr	r1, [r1]
   15324:	lsr	r1, r1, #1
   15328:	add	r0, sp, #7104	; 0x1bc0
   1532c:	add	r0, r0, #36	; 0x24
   15330:	ldr	ip, [r0]
   15334:	orr	r1, r1, ip, lsl #31
   15338:	str	r1, [sp, #2088]	; 0x828
   1533c:	lsr	r1, ip, #1
   15340:	add	r0, sp, #7104	; 0x1bc0
   15344:	add	r0, r0, #32
   15348:	ldr	ip, [r0]
   1534c:	orr	r1, r1, ip, lsl #31
   15350:	str	r1, [sp, #2092]	; 0x82c
   15354:	lsr	r1, ip, #8
   15358:	add	r0, sp, #7104	; 0x1bc0
   1535c:	add	r0, r0, #36	; 0x24
   15360:	ldr	ip, [r0]
   15364:	orr	r1, r1, ip, lsl #24
   15368:	str	r1, [sp, #2096]	; 0x830
   1536c:	lsr	r1, ip, #8
   15370:	add	r0, sp, #7104	; 0x1bc0
   15374:	add	r0, r0, #32
   15378:	ldr	ip, [r0]
   1537c:	orr	r1, r1, ip, lsl #24
   15380:	str	r1, [sp, #2100]	; 0x834
   15384:	add	r1, sp, #2080	; 0x820
   15388:	add	r1, r1, #8
   1538c:	ldrd	r4, [r1]
   15390:	add	r1, sp, #2096	; 0x830
   15394:	ldrd	sl, [r1]
   15398:	eor	r4, r4, sl
   1539c:	eor	r5, r5, fp
   153a0:	mov	r0, r4
   153a4:	mov	r1, r5
   153a8:	add	ip, sp, #7104	; 0x1bc0
   153ac:	add	ip, ip, #32
   153b0:	ldr	ip, [ip]
   153b4:	lsr	ip, ip, #7
   153b8:	add	r4, sp, #7104	; 0x1bc0
   153bc:	add	r4, r4, #36	; 0x24
   153c0:	ldr	r5, [r4]
   153c4:	orr	ip, ip, r5, lsl #25
   153c8:	str	ip, [sp, #224]	; 0xe0
   153cc:	lsr	ip, r5, #7
   153d0:	str	ip, [sp, #228]	; 0xe4
   153d4:	ldrd	r4, [sp, #224]	; 0xe0
   153d8:	eor	r4, r4, r0
   153dc:	eor	r5, r5, r1
   153e0:	adds	r4, r2, r4
   153e4:	adc	r5, r3, r5
   153e8:	mov	r8, r4
   153ec:	mov	r9, r5
   153f0:	b	15408 <dcngettext@plt+0x4418>
   153f4:	nop			; (mov r0, r0)
   153f8:			; <UNDEFINED> instruction: 0x9ef14ad2
   153fc:	ldr	r6, [fp], #2497	; 0x9c1
   15400:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   15404:	svc	0x00be4786
   15408:	ldrd	r4, [sp, #56]	; 0x38
   1540c:	ldrd	sl, [sp]
   15410:	eor	sl, sl, r4
   15414:	eor	fp, fp, r5
   15418:	ldrd	r6, [sp, #8]
   1541c:	mov	r2, r6
   15420:	mov	r3, r7
   15424:	and	r2, r2, sl
   15428:	and	r3, r3, fp
   1542c:	mov	r0, r2
   15430:	mov	r1, r3
   15434:	strd	r4, [sp, #72]	; 0x48
   15438:	mov	r2, r4
   1543c:	mov	r3, r5
   15440:	eor	r2, r2, r0
   15444:	eor	r3, r3, r1
   15448:	mov	r0, r2
   1544c:	mov	r1, r3
   15450:	sub	r3, pc, #88	; 0x58
   15454:	ldrd	r2, [r3]
   15458:	strd	r8, [sp, #56]	; 0x38
   1545c:	adds	r8, r8, r2
   15460:	adc	r9, r9, r3
   15464:	mov	r2, r8
   15468:	mov	r3, r9
   1546c:	ldrd	r8, [sp, #32]
   15470:	adds	r8, r8, r2
   15474:	adc	r9, r9, r3
   15478:	adds	r0, r0, r8
   1547c:	adc	r1, r1, r9
   15480:	lsr	r3, r6, #14
   15484:	orr	r2, r3, r7, lsl #18
   15488:	str	r2, [sp, #2104]	; 0x838
   1548c:	lsr	r3, r7, #14
   15490:	orr	r2, r3, r6, lsl #18
   15494:	str	r2, [sp, #2108]	; 0x83c
   15498:	lsr	r3, r6, #18
   1549c:	orr	r2, r3, r7, lsl #14
   154a0:	str	r2, [sp, #2112]	; 0x840
   154a4:	lsr	r3, r7, #18
   154a8:	orr	r2, r3, r6, lsl #14
   154ac:	str	r2, [sp, #2116]	; 0x844
   154b0:	add	r3, sp, #2096	; 0x830
   154b4:	add	r3, r3, #8
   154b8:	ldrd	r2, [r3]
   154bc:	add	ip, sp, #2112	; 0x840
   154c0:	ldrd	sl, [ip]
   154c4:	eor	r2, r2, sl
   154c8:	eor	r3, r3, fp
   154cc:	lsl	ip, r7, #23
   154d0:	orr	ip, ip, r6, lsr #9
   154d4:	str	ip, [sp, #2124]	; 0x84c
   154d8:	lsl	ip, r6, #23
   154dc:	orr	ip, ip, r7, lsr #9
   154e0:	str	ip, [sp, #2120]	; 0x848
   154e4:	add	ip, sp, #2112	; 0x840
   154e8:	add	ip, ip, #8
   154ec:	ldrd	sl, [ip]
   154f0:	eor	sl, sl, r2
   154f4:	eor	fp, fp, r3
   154f8:	adds	r6, r0, sl
   154fc:	adc	r7, r1, fp
   15500:	mov	sl, r6
   15504:	mov	fp, r7
   15508:	ldrd	r8, [sp, #40]	; 0x28
   1550c:	adds	r8, r8, r6
   15510:	adc	r9, r9, r7
   15514:	ldrd	r4, [sp, #16]
   15518:	lsr	r3, r4, #28
   1551c:	orr	r2, r3, r5, lsl #4
   15520:	str	r2, [sp, #2128]	; 0x850
   15524:	lsr	r3, r5, #28
   15528:	orr	r2, r3, r4, lsl #4
   1552c:	str	r2, [sp, #2132]	; 0x854
   15530:	lsl	r3, r5, #30
   15534:	orr	r2, r3, r4, lsr #2
   15538:	str	r2, [sp, #2140]	; 0x85c
   1553c:	lsl	r3, r4, #30
   15540:	orr	r2, r3, r5, lsr #2
   15544:	str	r2, [sp, #2136]	; 0x858
   15548:	add	r3, sp, #2128	; 0x850
   1554c:	ldrd	r2, [r3]
   15550:	add	r1, sp, #2128	; 0x850
   15554:	add	r1, r1, #8
   15558:	ldrd	r0, [r1]
   1555c:	eor	r2, r2, r0
   15560:	eor	r3, r3, r1
   15564:	lsl	r1, r5, #25
   15568:	orr	r1, r1, r4, lsr #7
   1556c:	str	r1, [sp, #2148]	; 0x864
   15570:	lsl	r1, r4, #25
   15574:	orr	r1, r1, r5, lsr #7
   15578:	str	r1, [sp, #2144]	; 0x860
   1557c:	add	r1, sp, #2144	; 0x860
   15580:	ldrd	r0, [r1]
   15584:	eor	r0, r0, r2
   15588:	eor	r1, r1, r3
   1558c:	strd	r0, [sp, #32]
   15590:	ldrd	r0, [sp, #80]	; 0x50
   15594:	mov	r2, r4
   15598:	mov	r3, r5
   1559c:	orr	r4, r4, r0
   155a0:	orr	r5, r5, r1
   155a4:	ldrd	r6, [sp, #24]
   155a8:	and	r6, r6, r4
   155ac:	and	r7, r7, r5
   155b0:	mov	r0, r6
   155b4:	mov	r1, r7
   155b8:	ldrd	r6, [sp, #80]	; 0x50
   155bc:	mov	r4, r2
   155c0:	mov	r5, r3
   155c4:	and	r4, r4, r6
   155c8:	and	r5, r5, r7
   155cc:	orr	r6, r4, r0
   155d0:	orr	r7, r5, r1
   155d4:	ldrd	r2, [sp, #32]
   155d8:	adds	r2, r2, r6
   155dc:	adc	r3, r3, r7
   155e0:	mov	r0, r2
   155e4:	mov	r1, r3
   155e8:	adds	r2, sl, r0
   155ec:	adc	r3, fp, r1
   155f0:	mov	sl, r2
   155f4:	mov	fp, r3
   155f8:	add	r3, sp, #7104	; 0x1bc0
   155fc:	add	r3, r3, #40	; 0x28
   15600:	ldr	r2, [r3]
   15604:	lsr	r3, r2, #1
   15608:	add	r2, sp, #7104	; 0x1bc0
   1560c:	add	r2, r2, #44	; 0x2c
   15610:	ldr	r2, [r2]
   15614:	orr	r2, r3, r2, lsl #31
   15618:	str	r2, [sp, #2152]	; 0x868
   1561c:	add	r3, sp, #7104	; 0x1bc0
   15620:	add	r3, r3, #44	; 0x2c
   15624:	ldr	r2, [r3]
   15628:	lsr	r3, r2, #1
   1562c:	add	r2, sp, #7104	; 0x1bc0
   15630:	add	r2, r2, #40	; 0x28
   15634:	ldr	r2, [r2]
   15638:	orr	r2, r3, r2, lsl #31
   1563c:	str	r2, [sp, #2156]	; 0x86c
   15640:	add	r3, sp, #7104	; 0x1bc0
   15644:	add	r3, r3, #40	; 0x28
   15648:	ldr	r2, [r3]
   1564c:	lsr	r3, r2, #8
   15650:	add	r2, sp, #7104	; 0x1bc0
   15654:	add	r2, r2, #44	; 0x2c
   15658:	ldr	r2, [r2]
   1565c:	orr	r2, r3, r2, lsl #24
   15660:	str	r2, [sp, #2160]	; 0x870
   15664:	add	r3, sp, #7104	; 0x1bc0
   15668:	add	r3, r3, #44	; 0x2c
   1566c:	ldr	r2, [r3]
   15670:	lsr	r3, r2, #8
   15674:	add	r2, sp, #7104	; 0x1bc0
   15678:	add	r2, r2, #40	; 0x28
   1567c:	ldr	r2, [r2]
   15680:	orr	r2, r3, r2, lsl #24
   15684:	str	r2, [sp, #2164]	; 0x874
   15688:	add	r3, sp, #2144	; 0x860
   1568c:	add	r3, r3, #8
   15690:	ldrd	r0, [r3]
   15694:	add	r3, sp, #2160	; 0x870
   15698:	ldrd	r2, [r3]
   1569c:	eor	r0, r0, r2
   156a0:	eor	r1, r1, r3
   156a4:	add	r3, sp, #7104	; 0x1bc0
   156a8:	add	r3, r3, #40	; 0x28
   156ac:	ldr	r2, [r3]
   156b0:	lsr	r2, r2, #7
   156b4:	add	r3, sp, #7104	; 0x1bc0
   156b8:	add	r3, r3, #44	; 0x2c
   156bc:	ldr	ip, [r3]
   156c0:	orr	r2, r2, ip, lsl #25
   156c4:	str	r2, [sp, #232]	; 0xe8
   156c8:	lsr	r2, ip, #7
   156cc:	str	r2, [sp, #236]	; 0xec
   156d0:	ldrd	r2, [sp, #232]	; 0xe8
   156d4:	eor	r2, r2, r0
   156d8:	eor	r3, r3, r1
   156dc:	mov	r0, r2
   156e0:	mov	r1, r3
   156e4:	add	r3, sp, #7104	; 0x1bc0
   156e8:	add	r3, r3, #32
   156ec:	ldrd	r2, [r3]
   156f0:	add	ip, sp, #7168	; 0x1c00
   156f4:	add	ip, ip, #40	; 0x28
   156f8:	ldrd	r6, [ip]
   156fc:	adds	r2, r2, r6
   15700:	adc	r3, r3, r7
   15704:	adds	r6, r2, r0
   15708:	adc	r7, r3, r1
   1570c:	mov	r4, r6
   15710:	mov	r5, r7
   15714:	ldrd	r6, [sp, #48]	; 0x30
   15718:	lsr	r1, r6, #19
   1571c:	orr	r2, r1, r7, lsl #13
   15720:	str	r2, [sp, #2168]	; 0x878
   15724:	lsr	r1, r7, #19
   15728:	orr	r2, r1, r6, lsl #13
   1572c:	str	r2, [sp, #2172]	; 0x87c
   15730:	lsl	r1, r7, #3
   15734:	orr	r2, r1, r6, lsr #29
   15738:	str	r2, [sp, #2180]	; 0x884
   1573c:	lsl	r1, r6, #3
   15740:	orr	r2, r1, r7, lsr #29
   15744:	str	r2, [sp, #2176]	; 0x880
   15748:	add	r3, sp, #2160	; 0x870
   1574c:	add	r3, r3, #8
   15750:	ldrd	r0, [r3]
   15754:	add	r3, sp, #2176	; 0x880
   15758:	ldrd	r2, [r3]
   1575c:	eor	r0, r0, r2
   15760:	eor	r1, r1, r3
   15764:	lsr	r2, r6, #6
   15768:	orr	r2, r2, r7, lsl #26
   1576c:	str	r2, [sp, #240]	; 0xf0
   15770:	lsr	r2, r7, #6
   15774:	str	r2, [sp, #244]	; 0xf4
   15778:	ldrd	r6, [sp, #240]	; 0xf0
   1577c:	eor	r6, r6, r0
   15780:	eor	r7, r7, r1
   15784:	mov	r0, r6
   15788:	mov	r1, r7
   1578c:	adds	r6, r4, r0
   15790:	adc	r7, r5, r1
   15794:	ldrd	r4, [sp]
   15798:	mov	r0, r4
   1579c:	mov	r1, r5
   157a0:	ldrd	r2, [sp, #8]
   157a4:	eor	r0, r0, r2
   157a8:	eor	r1, r1, r3
   157ac:	and	r0, r0, r8
   157b0:	and	r1, r1, r9
   157b4:	eor	r4, r4, r0
   157b8:	eor	r5, r5, r1
   157bc:	mov	r0, r4
   157c0:	mov	r1, r5
   157c4:	add	r3, pc, #900	; 0x384
   157c8:	ldrd	r2, [r3]
   157cc:	strd	r6, [sp, #64]	; 0x40
   157d0:	adds	r6, r6, r2
   157d4:	adc	r7, r7, r3
   157d8:	ldrd	r4, [sp, #72]	; 0x48
   157dc:	adds	r4, r4, r6
   157e0:	adc	r5, r5, r7
   157e4:	adds	r0, r0, r4
   157e8:	adc	r1, r1, r5
   157ec:	lsr	r3, r8, #14
   157f0:	orr	r2, r3, r9, lsl #18
   157f4:	str	r2, [sp, #2184]	; 0x888
   157f8:	lsr	r3, r9, #14
   157fc:	orr	r2, r3, r8, lsl #18
   15800:	str	r2, [sp, #2188]	; 0x88c
   15804:	lsr	r3, r8, #18
   15808:	orr	r2, r3, r9, lsl #14
   1580c:	str	r2, [sp, #2192]	; 0x890
   15810:	lsr	r3, r9, #18
   15814:	orr	r2, r3, r8, lsl #14
   15818:	str	r2, [sp, #2196]	; 0x894
   1581c:	add	r3, sp, #2176	; 0x880
   15820:	add	r3, r3, #8
   15824:	ldrd	r2, [r3]
   15828:	add	ip, sp, #2192	; 0x890
   1582c:	ldrd	r4, [ip]
   15830:	eor	r2, r2, r4
   15834:	eor	r3, r3, r5
   15838:	lsl	ip, r9, #23
   1583c:	orr	ip, ip, r8, lsr #9
   15840:	str	ip, [sp, #2204]	; 0x89c
   15844:	lsl	ip, r8, #23
   15848:	orr	ip, ip, r9, lsr #9
   1584c:	str	ip, [sp, #2200]	; 0x898
   15850:	add	ip, sp, #2192	; 0x890
   15854:	add	ip, ip, #8
   15858:	ldrd	r4, [ip]
   1585c:	eor	r4, r4, r2
   15860:	eor	r5, r5, r3
   15864:	adds	r4, r0, r4
   15868:	adc	r5, r1, r5
   1586c:	ldrd	r6, [sp, #24]
   15870:	adds	r6, r6, r4
   15874:	adc	r7, r7, r5
   15878:	lsr	r3, sl, #28
   1587c:	orr	r2, r3, fp, lsl #4
   15880:	str	r2, [sp, #2208]	; 0x8a0
   15884:	lsr	r3, fp, #28
   15888:	orr	r2, r3, sl, lsl #4
   1588c:	str	r2, [sp, #2212]	; 0x8a4
   15890:	lsl	r3, fp, #30
   15894:	orr	r2, r3, sl, lsr #2
   15898:	str	r2, [sp, #2220]	; 0x8ac
   1589c:	lsl	r3, sl, #30
   158a0:	orr	r2, r3, fp, lsr #2
   158a4:	str	r2, [sp, #2216]	; 0x8a8
   158a8:	add	r3, sp, #2208	; 0x8a0
   158ac:	ldrd	r2, [r3]
   158b0:	add	r1, sp, #2208	; 0x8a0
   158b4:	add	r1, r1, #8
   158b8:	ldrd	r0, [r1]
   158bc:	eor	r2, r2, r0
   158c0:	eor	r3, r3, r1
   158c4:	lsl	r1, fp, #25
   158c8:	orr	r1, r1, sl, lsr #7
   158cc:	str	r1, [sp, #2228]	; 0x8b4
   158d0:	lsl	r1, sl, #25
   158d4:	orr	r1, r1, fp, lsr #7
   158d8:	str	r1, [sp, #2224]	; 0x8b0
   158dc:	add	r1, sp, #2224	; 0x8b0
   158e0:	ldrd	r0, [r1]
   158e4:	eor	r0, r0, r2
   158e8:	eor	r1, r1, r3
   158ec:	strd	r0, [sp, #24]
   158f0:	ldrd	r2, [sp, #16]
   158f4:	orr	r2, r2, sl
   158f8:	orr	r3, r3, fp
   158fc:	mov	r0, r2
   15900:	mov	r1, r3
   15904:	ldrd	r2, [sp, #80]	; 0x50
   15908:	and	r2, r2, r0
   1590c:	and	r3, r3, r1
   15910:	mov	r0, r2
   15914:	mov	r1, r3
   15918:	strd	sl, [sp, #40]	; 0x28
   1591c:	ldrd	r2, [sp, #16]
   15920:	and	r2, r2, sl
   15924:	and	r3, r3, fp
   15928:	orr	sl, r2, r0
   1592c:	orr	fp, r3, r1
   15930:	mov	r0, sl
   15934:	mov	r1, fp
   15938:	ldrd	sl, [sp, #24]
   1593c:	adds	sl, sl, r0
   15940:	adc	fp, fp, r1
   15944:	adds	r4, r4, sl
   15948:	adc	r5, r5, fp
   1594c:	strd	r4, [sp, #24]
   15950:	add	r3, sp, #7104	; 0x1bc0
   15954:	add	r3, r3, #48	; 0x30
   15958:	ldr	r1, [r3]
   1595c:	lsr	r3, r1, #1
   15960:	add	r2, sp, #7104	; 0x1bc0
   15964:	add	r2, r2, #52	; 0x34
   15968:	ldr	r1, [r2]
   1596c:	orr	r1, r3, r1, lsl #31
   15970:	str	r1, [sp, #2232]	; 0x8b8
   15974:	ldr	r1, [r2]
   15978:	lsr	r3, r1, #1
   1597c:	add	r2, sp, #7104	; 0x1bc0
   15980:	add	r2, r2, #48	; 0x30
   15984:	ldr	r1, [r2]
   15988:	orr	r1, r3, r1, lsl #31
   1598c:	str	r1, [sp, #2236]	; 0x8bc
   15990:	ldr	r1, [r2]
   15994:	lsr	r3, r1, #8
   15998:	add	r2, sp, #7104	; 0x1bc0
   1599c:	add	r2, r2, #52	; 0x34
   159a0:	ldr	r1, [r2]
   159a4:	orr	r1, r3, r1, lsl #24
   159a8:	str	r1, [sp, #2240]	; 0x8c0
   159ac:	ldr	r1, [r2]
   159b0:	lsr	r3, r1, #8
   159b4:	add	r2, sp, #7104	; 0x1bc0
   159b8:	add	r2, r2, #48	; 0x30
   159bc:	ldr	r1, [r2]
   159c0:	orr	r1, r3, r1, lsl #24
   159c4:	str	r1, [sp, #2244]	; 0x8c4
   159c8:	add	r3, sp, #2224	; 0x8b0
   159cc:	add	r3, r3, #8
   159d0:	ldrd	r0, [r3]
   159d4:	add	r3, sp, #2240	; 0x8c0
   159d8:	ldrd	r2, [r3]
   159dc:	eor	r0, r0, r2
   159e0:	eor	r1, r1, r3
   159e4:	add	r3, sp, #7104	; 0x1bc0
   159e8:	add	r3, r3, #48	; 0x30
   159ec:	ldr	ip, [r3]
   159f0:	lsr	ip, ip, #7
   159f4:	add	r3, sp, #7104	; 0x1bc0
   159f8:	add	r3, r3, #52	; 0x34
   159fc:	ldr	r5, [r3]
   15a00:	orr	ip, ip, r5, lsl #25
   15a04:	str	ip, [sp, #248]	; 0xf8
   15a08:	lsr	ip, r5, #7
   15a0c:	str	ip, [sp, #252]	; 0xfc
   15a10:	ldrd	r2, [sp, #248]	; 0xf8
   15a14:	eor	r2, r2, r0
   15a18:	eor	r3, r3, r1
   15a1c:	mov	r0, r2
   15a20:	mov	r1, r3
   15a24:	add	r3, sp, #7104	; 0x1bc0
   15a28:	add	r3, r3, #40	; 0x28
   15a2c:	ldrd	r2, [r3]
   15a30:	add	ip, sp, #7168	; 0x1c00
   15a34:	add	ip, ip, #48	; 0x30
   15a38:	ldrd	r4, [ip]
   15a3c:	adds	r2, r2, r4
   15a40:	adc	r3, r3, r5
   15a44:	adds	r2, r2, r0
   15a48:	adc	r3, r3, r1
   15a4c:	ldrd	r4, [sp, #56]	; 0x38
   15a50:	lsr	r1, r4, #19
   15a54:	orr	r1, r1, r5, lsl #13
   15a58:	str	r1, [sp, #2248]	; 0x8c8
   15a5c:	lsr	r1, r5, #19
   15a60:	orr	r1, r1, r4, lsl #13
   15a64:	str	r1, [sp, #2252]	; 0x8cc
   15a68:	lsl	r1, r5, #3
   15a6c:	orr	r1, r1, r4, lsr #29
   15a70:	str	r1, [sp, #2260]	; 0x8d4
   15a74:	lsl	r1, r4, #3
   15a78:	orr	r1, r1, r5, lsr #29
   15a7c:	str	r1, [sp, #2256]	; 0x8d0
   15a80:	add	r1, sp, #2240	; 0x8c0
   15a84:	add	r1, r1, #8
   15a88:	ldrd	r0, [r1]
   15a8c:	add	ip, sp, #2256	; 0x8d0
   15a90:	ldrd	sl, [ip]
   15a94:	eor	r0, r0, sl
   15a98:	eor	r1, r1, fp
   15a9c:	lsr	ip, r4, #6
   15aa0:	orr	ip, ip, r5, lsl #26
   15aa4:	str	ip, [sp, #256]	; 0x100
   15aa8:	lsr	ip, r5, #6
   15aac:	str	ip, [sp, #260]	; 0x104
   15ab0:	add	ip, sp, #256	; 0x100
   15ab4:	ldrd	r4, [ip]
   15ab8:	eor	r4, r4, r0
   15abc:	eor	r5, r5, r1
   15ac0:	adds	r4, r2, r4
   15ac4:	adc	r5, r3, r5
   15ac8:	mov	sl, r4
   15acc:	mov	fp, r5
   15ad0:	ldrd	r4, [sp, #8]
   15ad4:	mov	r0, r4
   15ad8:	mov	r1, r5
   15adc:	eor	r0, r0, r8
   15ae0:	eor	r1, r1, r9
   15ae4:	mov	r2, r6
   15ae8:	mov	r3, r7
   15aec:	and	r2, r2, r0
   15af0:	and	r3, r3, r1
   15af4:	mov	r0, r2
   15af8:	mov	r1, r3
   15afc:	mov	r2, r4
   15b00:	mov	r3, r5
   15b04:	eor	r2, r2, r0
   15b08:	eor	r3, r3, r1
   15b0c:	mov	r0, r2
   15b10:	mov	r1, r3
   15b14:	add	r3, pc, #60	; 0x3c
   15b18:	ldrd	r2, [r3]
   15b1c:	strd	sl, [sp, #72]	; 0x48
   15b20:	adds	sl, sl, r2
   15b24:	adc	fp, fp, r3
   15b28:	mov	r2, sl
   15b2c:	mov	r3, fp
   15b30:	ldrd	sl, [sp]
   15b34:	adds	sl, sl, r2
   15b38:	adc	fp, fp, r3
   15b3c:	adds	r0, r0, sl
   15b40:	adc	r1, r1, fp
   15b44:	lsr	r3, r6, #14
   15b48:	b	15b68 <dcngettext@plt+0x4b78>
   15b4c:	nop			; (mov r0, r0)
   15b50:	blhi	fe34b22c <stdout@@GLIBC_2.4+0xfe3130c0>
   15b54:	svceq	0x00c19dc6
   15b58:	strvc	r9, [ip, r5, ror #24]!
   15b5c:	strcs	sl, [ip], #-460	; 0xfffffe34
   15b60:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   15b64:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   15b68:	mov	r4, r6
   15b6c:	mov	r5, r7
   15b70:	orr	ip, r3, r7, lsl #18
   15b74:	str	ip, [sp, #2264]	; 0x8d8
   15b78:	lsr	r3, r7, #14
   15b7c:	orr	ip, r3, r6, lsl #18
   15b80:	str	ip, [sp, #2268]	; 0x8dc
   15b84:	lsr	r3, r6, #18
   15b88:	orr	ip, r3, r7, lsl #14
   15b8c:	str	ip, [sp, #2272]	; 0x8e0
   15b90:	lsr	r3, r7, #18
   15b94:	orr	ip, r3, r6, lsl #14
   15b98:	str	ip, [sp, #2276]	; 0x8e4
   15b9c:	add	r3, sp, #2256	; 0x8d0
   15ba0:	add	r3, r3, #8
   15ba4:	ldrd	r2, [r3]
   15ba8:	add	ip, sp, #2272	; 0x8e0
   15bac:	ldrd	r6, [ip]
   15bb0:	eor	r2, r2, r6
   15bb4:	eor	r3, r3, r7
   15bb8:	lsl	ip, r5, #23
   15bbc:	orr	ip, ip, r4, lsr #9
   15bc0:	str	ip, [sp, #2284]	; 0x8ec
   15bc4:	lsl	ip, r4, #23
   15bc8:	orr	ip, ip, r5, lsr #9
   15bcc:	str	ip, [sp, #2280]	; 0x8e8
   15bd0:	add	ip, sp, #2272	; 0x8e0
   15bd4:	add	ip, ip, #8
   15bd8:	ldrd	r6, [ip]
   15bdc:	eor	r6, r6, r2
   15be0:	eor	r7, r7, r3
   15be4:	adds	r6, r0, r6
   15be8:	adc	r7, r1, r7
   15bec:	mov	r0, r6
   15bf0:	mov	r1, r7
   15bf4:	ldrd	r2, [sp, #80]	; 0x50
   15bf8:	strd	r0, [sp]
   15bfc:	adds	r2, r2, r6
   15c00:	adc	r3, r3, r7
   15c04:	strd	r2, [sp, #32]
   15c08:	ldrd	r6, [sp, #24]
   15c0c:	lsr	r3, r6, #28
   15c10:	orr	r1, r3, r7, lsl #4
   15c14:	str	r1, [sp, #2288]	; 0x8f0
   15c18:	lsr	r3, r7, #28
   15c1c:	orr	r1, r3, r6, lsl #4
   15c20:	str	r1, [sp, #2292]	; 0x8f4
   15c24:	lsl	r3, r7, #30
   15c28:	orr	r1, r3, r6, lsr #2
   15c2c:	str	r1, [sp, #2300]	; 0x8fc
   15c30:	lsl	r3, r6, #30
   15c34:	orr	r1, r3, r7, lsr #2
   15c38:	str	r1, [sp, #2296]	; 0x8f8
   15c3c:	add	r3, sp, #2288	; 0x8f0
   15c40:	ldrd	r2, [r3]
   15c44:	add	r1, sp, #2288	; 0x8f0
   15c48:	add	r1, r1, #8
   15c4c:	ldrd	r0, [r1]
   15c50:	eor	r2, r2, r0
   15c54:	eor	r3, r3, r1
   15c58:	lsl	r1, r7, #25
   15c5c:	orr	r1, r1, r6, lsr #7
   15c60:	str	r1, [sp, #2308]	; 0x904
   15c64:	lsl	r1, r6, #25
   15c68:	orr	r1, r1, r7, lsr #7
   15c6c:	str	r1, [sp, #2304]	; 0x900
   15c70:	add	r1, sp, #2304	; 0x900
   15c74:	ldrd	r0, [r1]
   15c78:	eor	r0, r0, r2
   15c7c:	eor	r1, r1, r3
   15c80:	strd	r0, [sp, #80]	; 0x50
   15c84:	ldrd	sl, [sp, #40]	; 0x28
   15c88:	orr	r0, sl, r6
   15c8c:	orr	r1, fp, r7
   15c90:	ldrd	r2, [sp, #16]
   15c94:	and	r2, r2, r0
   15c98:	and	r3, r3, r1
   15c9c:	and	sl, sl, r6
   15ca0:	and	fp, fp, r7
   15ca4:	orr	sl, sl, r2
   15ca8:	orr	fp, fp, r3
   15cac:	ldrd	r2, [sp, #80]	; 0x50
   15cb0:	adds	r2, r2, sl
   15cb4:	adc	r3, r3, fp
   15cb8:	mov	r0, r2
   15cbc:	mov	r1, r3
   15cc0:	ldrd	r2, [sp]
   15cc4:	adds	r2, r2, r0
   15cc8:	adc	r3, r3, r1
   15ccc:	strd	r2, [sp]
   15cd0:	add	r3, sp, #7104	; 0x1bc0
   15cd4:	add	r3, r3, #56	; 0x38
   15cd8:	ldr	r1, [r3]
   15cdc:	lsr	r3, r1, #1
   15ce0:	add	r2, sp, #7104	; 0x1bc0
   15ce4:	add	r2, r2, #60	; 0x3c
   15ce8:	ldr	r1, [r2]
   15cec:	orr	r1, r3, r1, lsl #31
   15cf0:	str	r1, [sp, #2312]	; 0x908
   15cf4:	ldr	r1, [r2]
   15cf8:	lsr	r3, r1, #1
   15cfc:	add	r2, sp, #7104	; 0x1bc0
   15d00:	add	r2, r2, #56	; 0x38
   15d04:	ldr	r1, [r2]
   15d08:	orr	r1, r3, r1, lsl #31
   15d0c:	str	r1, [sp, #2316]	; 0x90c
   15d10:	ldr	r1, [r2]
   15d14:	lsr	r3, r1, #8
   15d18:	add	r2, sp, #7104	; 0x1bc0
   15d1c:	add	r2, r2, #60	; 0x3c
   15d20:	ldr	r1, [r2]
   15d24:	orr	r1, r3, r1, lsl #24
   15d28:	str	r1, [sp, #2320]	; 0x910
   15d2c:	ldr	r1, [r2]
   15d30:	lsr	r3, r1, #8
   15d34:	add	r2, sp, #7104	; 0x1bc0
   15d38:	add	r2, r2, #56	; 0x38
   15d3c:	ldr	r1, [r2]
   15d40:	orr	r1, r3, r1, lsl #24
   15d44:	str	r1, [sp, #2324]	; 0x914
   15d48:	add	r3, sp, #2304	; 0x900
   15d4c:	add	r3, r3, #8
   15d50:	ldrd	r2, [r3]
   15d54:	add	r1, sp, #2320	; 0x910
   15d58:	ldrd	r0, [r1]
   15d5c:	eor	r2, r2, r0
   15d60:	eor	r3, r3, r1
   15d64:	mov	r0, r2
   15d68:	mov	r1, r3
   15d6c:	add	r3, sp, #7104	; 0x1bc0
   15d70:	add	r3, r3, #56	; 0x38
   15d74:	ldr	ip, [r3]
   15d78:	lsr	ip, ip, #7
   15d7c:	add	r3, sp, #7104	; 0x1bc0
   15d80:	add	r3, r3, #60	; 0x3c
   15d84:	ldr	r7, [r3]
   15d88:	orr	ip, ip, r7, lsl #25
   15d8c:	str	ip, [sp, #264]	; 0x108
   15d90:	lsr	ip, r7, #7
   15d94:	str	ip, [sp, #268]	; 0x10c
   15d98:	add	r3, sp, #264	; 0x108
   15d9c:	ldrd	r2, [r3]
   15da0:	eor	r2, r2, r0
   15da4:	eor	r3, r3, r1
   15da8:	mov	r0, r2
   15dac:	mov	r1, r3
   15db0:	add	r3, sp, #7104	; 0x1bc0
   15db4:	add	r3, r3, #48	; 0x30
   15db8:	ldrd	r2, [r3]
   15dbc:	add	ip, sp, #7168	; 0x1c00
   15dc0:	add	ip, ip, #56	; 0x38
   15dc4:	ldrd	r6, [ip]
   15dc8:	adds	r2, r2, r6
   15dcc:	adc	r3, r3, r7
   15dd0:	adds	r2, r2, r0
   15dd4:	adc	r3, r3, r1
   15dd8:	ldrd	sl, [sp, #64]	; 0x40
   15ddc:	lsr	r1, sl, #19
   15de0:	orr	r1, r1, fp, lsl #13
   15de4:	str	r1, [sp, #2328]	; 0x918
   15de8:	lsr	r1, fp, #19
   15dec:	orr	r1, r1, sl, lsl #13
   15df0:	str	r1, [sp, #2332]	; 0x91c
   15df4:	lsl	r1, fp, #3
   15df8:	orr	r1, r1, sl, lsr #29
   15dfc:	str	r1, [sp, #2340]	; 0x924
   15e00:	lsl	r1, sl, #3
   15e04:	orr	r1, r1, fp, lsr #29
   15e08:	str	r1, [sp, #2336]	; 0x920
   15e0c:	add	r1, sp, #2320	; 0x910
   15e10:	add	r1, r1, #8
   15e14:	ldrd	r0, [r1]
   15e18:	add	ip, sp, #2336	; 0x920
   15e1c:	ldrd	r6, [ip]
   15e20:	eor	r0, r0, r6
   15e24:	eor	r1, r1, r7
   15e28:	lsr	ip, sl, #6
   15e2c:	orr	ip, ip, fp, lsl #26
   15e30:	str	ip, [sp, #272]	; 0x110
   15e34:	lsr	ip, fp, #6
   15e38:	str	ip, [sp, #276]	; 0x114
   15e3c:	add	ip, sp, #272	; 0x110
   15e40:	ldrd	r6, [ip]
   15e44:	eor	r6, r6, r0
   15e48:	eor	r7, r7, r1
   15e4c:	adds	r6, r2, r6
   15e50:	adc	r7, r3, r7
   15e54:	strd	r4, [sp, #88]	; 0x58
   15e58:	mov	r0, r4
   15e5c:	mov	r1, r5
   15e60:	eor	r0, r0, r8
   15e64:	eor	r1, r1, r9
   15e68:	ldrd	sl, [sp, #32]
   15e6c:	mov	r4, sl
   15e70:	mov	r5, fp
   15e74:	and	r4, r4, r0
   15e78:	and	r5, r5, r1
   15e7c:	mov	r0, r4
   15e80:	mov	r1, r5
   15e84:	eor	r0, r0, r8
   15e88:	eor	r1, r1, r9
   15e8c:	sub	r3, pc, #820	; 0x334
   15e90:	ldrd	r2, [r3]
   15e94:	strd	r6, [sp, #80]	; 0x50
   15e98:	adds	r6, r6, r2
   15e9c:	adc	r7, r7, r3
   15ea0:	mov	r2, r6
   15ea4:	mov	r3, r7
   15ea8:	ldrd	r6, [sp, #8]
   15eac:	adds	r6, r6, r2
   15eb0:	adc	r7, r7, r3
   15eb4:	adds	r0, r0, r6
   15eb8:	adc	r1, r1, r7
   15ebc:	lsr	r3, sl, #14
   15ec0:	orr	ip, r3, fp, lsl #18
   15ec4:	str	ip, [sp, #2344]	; 0x928
   15ec8:	lsr	r3, fp, #14
   15ecc:	orr	ip, r3, sl, lsl #18
   15ed0:	str	ip, [sp, #2348]	; 0x92c
   15ed4:	lsr	r3, sl, #18
   15ed8:	orr	ip, r3, fp, lsl #14
   15edc:	str	ip, [sp, #2352]	; 0x930
   15ee0:	lsr	r3, fp, #18
   15ee4:	orr	ip, r3, sl, lsl #14
   15ee8:	str	ip, [sp, #2356]	; 0x934
   15eec:	add	r3, sp, #2336	; 0x920
   15ef0:	add	r3, r3, #8
   15ef4:	ldrd	r2, [r3]
   15ef8:	add	ip, sp, #2352	; 0x930
   15efc:	ldrd	r6, [ip]
   15f00:	eor	r2, r2, r6
   15f04:	eor	r3, r3, r7
   15f08:	lsl	ip, fp, #23
   15f0c:	orr	ip, ip, sl, lsr #9
   15f10:	str	ip, [sp, #2364]	; 0x93c
   15f14:	lsl	ip, sl, #23
   15f18:	orr	ip, ip, fp, lsr #9
   15f1c:	str	ip, [sp, #2360]	; 0x938
   15f20:	add	ip, sp, #2352	; 0x930
   15f24:	add	ip, ip, #8
   15f28:	ldrd	r6, [ip]
   15f2c:	eor	r6, r6, r2
   15f30:	eor	r7, r7, r3
   15f34:	adds	r6, r0, r6
   15f38:	adc	r7, r1, r7
   15f3c:	mov	r2, r6
   15f40:	mov	r3, r7
   15f44:	strd	r2, [sp, #96]	; 0x60
   15f48:	ldrd	r0, [sp, #16]
   15f4c:	adds	r0, r0, r6
   15f50:	adc	r1, r1, r7
   15f54:	mov	r2, r0
   15f58:	mov	r3, r1
   15f5c:	strd	r2, [sp, #8]
   15f60:	ldrd	sl, [sp]
   15f64:	lsr	r3, sl, #28
   15f68:	orr	r1, r3, fp, lsl #4
   15f6c:	str	r1, [sp, #2368]	; 0x940
   15f70:	lsr	r3, fp, #28
   15f74:	orr	r1, r3, sl, lsl #4
   15f78:	str	r1, [sp, #2372]	; 0x944
   15f7c:	lsl	r3, fp, #30
   15f80:	orr	r1, r3, sl, lsr #2
   15f84:	str	r1, [sp, #2380]	; 0x94c
   15f88:	lsl	r3, sl, #30
   15f8c:	orr	r1, r3, fp, lsr #2
   15f90:	str	r1, [sp, #2376]	; 0x948
   15f94:	add	r3, sp, #2368	; 0x940
   15f98:	ldrd	r2, [r3]
   15f9c:	add	r1, sp, #2368	; 0x940
   15fa0:	add	r1, r1, #8
   15fa4:	ldrd	r0, [r1]
   15fa8:	eor	r2, r2, r0
   15fac:	eor	r3, r3, r1
   15fb0:	lsl	r1, fp, #25
   15fb4:	orr	r1, r1, sl, lsr #7
   15fb8:	str	r1, [sp, #2388]	; 0x954
   15fbc:	lsl	r1, sl, #25
   15fc0:	orr	r1, r1, fp, lsr #7
   15fc4:	str	r1, [sp, #2384]	; 0x950
   15fc8:	add	r1, sp, #2384	; 0x950
   15fcc:	ldrd	r0, [r1]
   15fd0:	eor	r0, r0, r2
   15fd4:	eor	r1, r1, r3
   15fd8:	mov	r2, r0
   15fdc:	mov	r3, r1
   15fe0:	ldrd	r4, [sp, #24]
   15fe4:	orr	r6, r4, sl
   15fe8:	orr	r7, r5, fp
   15fec:	ldrd	sl, [sp, #40]	; 0x28
   15ff0:	and	sl, sl, r6
   15ff4:	and	fp, fp, r7
   15ff8:	mov	r6, r4
   15ffc:	mov	r7, r5
   16000:	ldrd	r4, [sp]
   16004:	and	r6, r6, r4
   16008:	and	r7, r7, r5
   1600c:	orr	r0, sl, r6
   16010:	orr	r1, fp, r7
   16014:	adds	r0, r0, r2
   16018:	adc	r1, r1, r3
   1601c:	ldrd	r2, [sp, #96]	; 0x60
   16020:	adds	r2, r2, r0
   16024:	adc	r3, r3, r1
   16028:	strd	r2, [sp, #16]
   1602c:	add	r3, sp, #7168	; 0x1c00
   16030:	ldr	r2, [r3]
   16034:	lsr	r3, r2, #1
   16038:	add	r2, sp, #7168	; 0x1c00
   1603c:	add	r2, r2, #4
   16040:	ldr	r2, [r2]
   16044:	orr	r2, r3, r2, lsl #31
   16048:	str	r2, [sp, #2392]	; 0x958
   1604c:	add	r3, sp, #7168	; 0x1c00
   16050:	add	r3, r3, #4
   16054:	ldr	r2, [r3]
   16058:	lsr	r3, r2, #1
   1605c:	add	r2, sp, #7168	; 0x1c00
   16060:	ldr	r2, [r2]
   16064:	orr	r2, r3, r2, lsl #31
   16068:	str	r2, [sp, #2396]	; 0x95c
   1606c:	add	r3, sp, #7168	; 0x1c00
   16070:	ldr	r2, [r3]
   16074:	lsr	r3, r2, #8
   16078:	add	r2, sp, #7168	; 0x1c00
   1607c:	add	r2, r2, #4
   16080:	ldr	r2, [r2]
   16084:	orr	r2, r3, r2, lsl #24
   16088:	str	r2, [sp, #2400]	; 0x960
   1608c:	add	r3, sp, #7168	; 0x1c00
   16090:	add	r3, r3, #4
   16094:	ldr	r2, [r3]
   16098:	lsr	r3, r2, #8
   1609c:	add	r2, sp, #7168	; 0x1c00
   160a0:	ldr	r2, [r2]
   160a4:	orr	r2, r3, r2, lsl #24
   160a8:	str	r2, [sp, #2404]	; 0x964
   160ac:	add	r3, sp, #2384	; 0x950
   160b0:	add	r3, r3, #8
   160b4:	ldrd	r2, [r3]
   160b8:	add	r1, sp, #2400	; 0x960
   160bc:	ldrd	r0, [r1]
   160c0:	eor	r2, r2, r0
   160c4:	eor	r3, r3, r1
   160c8:	mov	r0, r2
   160cc:	mov	r1, r3
   160d0:	add	r3, sp, #7168	; 0x1c00
   160d4:	ldr	r2, [r3]
   160d8:	lsr	r2, r2, #7
   160dc:	add	r3, sp, #7168	; 0x1c00
   160e0:	add	r3, r3, #4
   160e4:	ldr	ip, [r3]
   160e8:	orr	r2, r2, ip, lsl #25
   160ec:	str	r2, [sp, #280]	; 0x118
   160f0:	lsr	r2, ip, #7
   160f4:	str	r2, [sp, #284]	; 0x11c
   160f8:	add	r3, sp, #280	; 0x118
   160fc:	ldrd	r2, [r3]
   16100:	eor	r2, r2, r0
   16104:	eor	r3, r3, r1
   16108:	mov	r0, r2
   1610c:	mov	r1, r3
   16110:	add	r3, sp, #7104	; 0x1bc0
   16114:	add	r3, r3, #56	; 0x38
   16118:	ldrd	r2, [r3]
   1611c:	add	ip, sp, #7232	; 0x1c40
   16120:	ldrd	r6, [ip]
   16124:	adds	r2, r2, r6
   16128:	adc	r3, r3, r7
   1612c:	adds	r2, r2, r0
   16130:	adc	r3, r3, r1
   16134:	ldrd	sl, [sp, #72]	; 0x48
   16138:	lsr	r1, sl, #19
   1613c:	orr	r1, r1, fp, lsl #13
   16140:	str	r1, [sp, #2408]	; 0x968
   16144:	lsr	r1, fp, #19
   16148:	orr	r1, r1, sl, lsl #13
   1614c:	str	r1, [sp, #2412]	; 0x96c
   16150:	lsl	r1, fp, #3
   16154:	orr	r1, r1, sl, lsr #29
   16158:	str	r1, [sp, #2420]	; 0x974
   1615c:	lsl	r1, sl, #3
   16160:	orr	r1, r1, fp, lsr #29
   16164:	str	r1, [sp, #2416]	; 0x970
   16168:	add	r1, sp, #2400	; 0x960
   1616c:	add	r1, r1, #8
   16170:	ldrd	r0, [r1]
   16174:	add	ip, sp, #2416	; 0x970
   16178:	ldrd	r6, [ip]
   1617c:	eor	r0, r0, r6
   16180:	eor	r1, r1, r7
   16184:	lsr	ip, sl, #6
   16188:	orr	ip, ip, fp, lsl #26
   1618c:	str	ip, [sp, #288]	; 0x120
   16190:	lsr	ip, fp, #6
   16194:	str	ip, [sp, #292]	; 0x124
   16198:	add	ip, sp, #288	; 0x120
   1619c:	ldrd	sl, [ip]
   161a0:	eor	sl, sl, r0
   161a4:	eor	fp, fp, r1
   161a8:	adds	r4, r2, sl
   161ac:	adc	r5, r3, fp
   161b0:	mov	sl, r4
   161b4:	mov	fp, r5
   161b8:	ldrd	r4, [sp, #88]	; 0x58
   161bc:	ldrd	r2, [sp, #32]
   161c0:	eor	r2, r2, r4
   161c4:	eor	r3, r3, r5
   161c8:	ldrd	r6, [sp, #8]
   161cc:	and	r6, r6, r2
   161d0:	and	r7, r7, r3
   161d4:	strd	r4, [sp, #104]	; 0x68
   161d8:	mov	r2, r4
   161dc:	mov	r3, r5
   161e0:	eor	r2, r2, r6
   161e4:	eor	r3, r3, r7
   161e8:	mov	r0, r2
   161ec:	mov	r1, r3
   161f0:	add	r3, pc, #896	; 0x380
   161f4:	ldrd	r2, [r3]
   161f8:	strd	sl, [sp, #88]	; 0x58
   161fc:	adds	sl, sl, r2
   16200:	adc	fp, fp, r3
   16204:	adds	r8, r8, sl
   16208:	adc	r9, r9, fp
   1620c:	adds	r0, r0, r8
   16210:	adc	r1, r1, r9
   16214:	ldrd	r6, [sp, #8]
   16218:	lsr	r3, r6, #14
   1621c:	orr	r2, r3, r7, lsl #18
   16220:	str	r2, [sp, #2424]	; 0x978
   16224:	lsr	r3, r7, #14
   16228:	orr	r2, r3, r6, lsl #18
   1622c:	str	r2, [sp, #2428]	; 0x97c
   16230:	lsr	r3, r6, #18
   16234:	orr	r2, r3, r7, lsl #14
   16238:	str	r2, [sp, #2432]	; 0x980
   1623c:	lsr	r3, r7, #18
   16240:	orr	r2, r3, r6, lsl #14
   16244:	str	r2, [sp, #2436]	; 0x984
   16248:	add	r3, sp, #2416	; 0x970
   1624c:	add	r3, r3, #8
   16250:	ldrd	r2, [r3]
   16254:	add	ip, sp, #2432	; 0x980
   16258:	ldrd	r8, [ip]
   1625c:	eor	r2, r2, r8
   16260:	eor	r3, r3, r9
   16264:	lsl	ip, r7, #23
   16268:	orr	ip, ip, r6, lsr #9
   1626c:	str	ip, [sp, #2444]	; 0x98c
   16270:	lsl	ip, r6, #23
   16274:	orr	ip, ip, r7, lsr #9
   16278:	str	ip, [sp, #2440]	; 0x988
   1627c:	add	ip, sp, #2432	; 0x980
   16280:	add	ip, ip, #8
   16284:	ldrd	r8, [ip]
   16288:	eor	r8, r8, r2
   1628c:	eor	r9, r9, r3
   16290:	adds	r8, r0, r8
   16294:	adc	r9, r1, r9
   16298:	mov	sl, r8
   1629c:	mov	fp, r9
   162a0:	ldrd	r8, [sp, #40]	; 0x28
   162a4:	adds	r8, r8, sl
   162a8:	adc	r9, r9, fp
   162ac:	ldrd	r4, [sp, #16]
   162b0:	lsr	r3, r4, #28
   162b4:	orr	r2, r3, r5, lsl #4
   162b8:	str	r2, [sp, #2448]	; 0x990
   162bc:	lsr	r3, r5, #28
   162c0:	orr	r2, r3, r4, lsl #4
   162c4:	str	r2, [sp, #2452]	; 0x994
   162c8:	lsl	r3, r5, #30
   162cc:	orr	r2, r3, r4, lsr #2
   162d0:	str	r2, [sp, #2460]	; 0x99c
   162d4:	lsl	r3, r4, #30
   162d8:	orr	r2, r3, r5, lsr #2
   162dc:	str	r2, [sp, #2456]	; 0x998
   162e0:	add	r3, sp, #2448	; 0x990
   162e4:	ldrd	r2, [r3]
   162e8:	add	r1, sp, #2448	; 0x990
   162ec:	add	r1, r1, #8
   162f0:	ldrd	r0, [r1]
   162f4:	eor	r2, r2, r0
   162f8:	eor	r3, r3, r1
   162fc:	lsl	r1, r5, #25
   16300:	orr	r1, r1, r4, lsr #7
   16304:	str	r1, [sp, #2468]	; 0x9a4
   16308:	lsl	r1, r4, #25
   1630c:	orr	r1, r1, r5, lsr #7
   16310:	str	r1, [sp, #2464]	; 0x9a0
   16314:	add	r1, sp, #2464	; 0x9a0
   16318:	ldrd	r0, [r1]
   1631c:	eor	r0, r0, r2
   16320:	eor	r1, r1, r3
   16324:	strd	r0, [sp, #40]	; 0x28
   16328:	ldrd	r2, [sp]
   1632c:	orr	r6, r4, r2
   16330:	orr	r7, r5, r3
   16334:	mov	r0, r6
   16338:	mov	r1, r7
   1633c:	ldrd	r6, [sp, #24]
   16340:	and	r6, r6, r0
   16344:	and	r7, r7, r1
   16348:	mov	r0, r6
   1634c:	mov	r1, r7
   16350:	and	r4, r4, r2
   16354:	and	r5, r5, r3
   16358:	orr	r6, r4, r0
   1635c:	orr	r7, r5, r1
   16360:	ldrd	r2, [sp, #40]	; 0x28
   16364:	adds	r2, r2, r6
   16368:	adc	r3, r3, r7
   1636c:	mov	r0, r2
   16370:	mov	r1, r3
   16374:	adds	r2, sl, r0
   16378:	adc	r3, fp, r1
   1637c:	strd	r2, [sp, #40]	; 0x28
   16380:	add	r3, sp, #7168	; 0x1c00
   16384:	add	r3, r3, #8
   16388:	ldr	r1, [r3]
   1638c:	lsr	r3, r1, #1
   16390:	add	r2, sp, #7168	; 0x1c00
   16394:	add	r2, r2, #12
   16398:	ldr	r1, [r2]
   1639c:	orr	r1, r3, r1, lsl #31
   163a0:	str	r1, [sp, #2472]	; 0x9a8
   163a4:	ldr	r1, [r2]
   163a8:	lsr	r3, r1, #1
   163ac:	add	r2, sp, #7168	; 0x1c00
   163b0:	add	r2, r2, #8
   163b4:	ldr	r1, [r2]
   163b8:	orr	r1, r3, r1, lsl #31
   163bc:	str	r1, [sp, #2476]	; 0x9ac
   163c0:	ldr	r1, [r2]
   163c4:	lsr	r3, r1, #8
   163c8:	add	r2, sp, #7168	; 0x1c00
   163cc:	add	r2, r2, #12
   163d0:	ldr	r1, [r2]
   163d4:	orr	r1, r3, r1, lsl #24
   163d8:	str	r1, [sp, #2480]	; 0x9b0
   163dc:	ldr	r1, [r2]
   163e0:	lsr	r3, r1, #8
   163e4:	add	r2, sp, #7168	; 0x1c00
   163e8:	add	r2, r2, #8
   163ec:	ldr	r1, [r2]
   163f0:	orr	r1, r3, r1, lsl #24
   163f4:	str	r1, [sp, #2484]	; 0x9b4
   163f8:	add	r3, sp, #2464	; 0x9a0
   163fc:	add	r3, r3, #8
   16400:	ldrd	r2, [r3]
   16404:	add	r1, sp, #2480	; 0x9b0
   16408:	ldrd	r0, [r1]
   1640c:	eor	r2, r2, r0
   16410:	eor	r3, r3, r1
   16414:	mov	r0, r2
   16418:	mov	r1, r3
   1641c:	add	r3, sp, #7168	; 0x1c00
   16420:	add	r3, r3, #8
   16424:	ldr	ip, [r3]
   16428:	lsr	ip, ip, #7
   1642c:	add	r3, sp, #7168	; 0x1c00
   16430:	add	r3, r3, #12
   16434:	ldr	r7, [r3]
   16438:	orr	ip, ip, r7, lsl #25
   1643c:	str	ip, [sp, #296]	; 0x128
   16440:	lsr	ip, r7, #7
   16444:	str	ip, [sp, #300]	; 0x12c
   16448:	add	r3, sp, #296	; 0x128
   1644c:	ldrd	r2, [r3]
   16450:	eor	r2, r2, r0
   16454:	eor	r3, r3, r1
   16458:	mov	r0, r2
   1645c:	mov	r1, r3
   16460:	add	r3, sp, #7168	; 0x1c00
   16464:	ldrd	r2, [r3]
   16468:	add	ip, sp, #7232	; 0x1c40
   1646c:	add	ip, ip, #8
   16470:	ldrd	r6, [ip]
   16474:	adds	r2, r2, r6
   16478:	adc	r3, r3, r7
   1647c:	adds	r2, r2, r0
   16480:	adc	r3, r3, r1
   16484:	ldrd	sl, [sp, #80]	; 0x50
   16488:	lsr	r1, sl, #19
   1648c:	orr	r1, r1, fp, lsl #13
   16490:	str	r1, [sp, #2488]	; 0x9b8
   16494:	lsr	r1, fp, #19
   16498:	orr	r1, r1, sl, lsl #13
   1649c:	str	r1, [sp, #2492]	; 0x9bc
   164a0:	lsl	r1, fp, #3
   164a4:	orr	r1, r1, sl, lsr #29
   164a8:	str	r1, [sp, #2500]	; 0x9c4
   164ac:	lsl	r1, sl, #3
   164b0:	orr	r1, r1, fp, lsr #29
   164b4:	str	r1, [sp, #2496]	; 0x9c0
   164b8:	add	r1, sp, #2480	; 0x9b0
   164bc:	add	r1, r1, #8
   164c0:	ldrd	r6, [r1]
   164c4:	add	r1, sp, #2496	; 0x9c0
   164c8:	ldrd	r0, [r1]
   164cc:	eor	r6, r6, r0
   164d0:	eor	r7, r7, r1
   164d4:	mov	r0, r6
   164d8:	mov	r1, r7
   164dc:	lsr	ip, sl, #6
   164e0:	orr	ip, ip, fp, lsl #26
   164e4:	str	ip, [sp, #304]	; 0x130
   164e8:	lsr	ip, fp, #6
   164ec:	str	ip, [sp, #308]	; 0x134
   164f0:	add	ip, sp, #304	; 0x130
   164f4:	ldrd	r6, [ip]
   164f8:	eor	r6, r6, r0
   164fc:	eor	r7, r7, r1
   16500:	adds	r6, r2, r6
   16504:	adc	r7, r3, r7
   16508:	ldrd	sl, [sp, #32]
   1650c:	mov	r0, sl
   16510:	mov	r1, fp
   16514:	ldrd	r2, [sp, #8]
   16518:	eor	r0, r0, r2
   1651c:	eor	r1, r1, r3
   16520:	and	r0, r0, r8
   16524:	and	r1, r1, r9
   16528:	eor	sl, sl, r0
   1652c:	eor	fp, fp, r1
   16530:	add	r3, pc, #72	; 0x48
   16534:	ldrd	r2, [r3]
   16538:	strd	r6, [sp, #96]	; 0x60
   1653c:	adds	r6, r6, r2
   16540:	adc	r7, r7, r3
   16544:	ldrd	r4, [sp, #104]	; 0x68
   16548:	adds	r4, r4, r6
   1654c:	adc	r5, r5, r7
   16550:	adds	r0, sl, r4
   16554:	adc	r1, fp, r5
   16558:	lsr	r3, r8, #14
   1655c:	orr	ip, r3, r9, lsl #18
   16560:	str	ip, [sp, #2504]	; 0x9c8
   16564:	lsr	r3, r9, #14
   16568:	orr	ip, r3, r8, lsl #18
   1656c:	str	ip, [sp, #2508]	; 0x9cc
   16570:	lsr	r3, r8, #18
   16574:	b	16590 <dcngettext@plt+0x55a0>
   16578:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   1657c:	bmi	1d3782c <stdout@@GLIBC_2.4+0x1cff6c0>
   16580:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   16584:			; <UNDEFINED> instruction: 0x5cb0a9dc
   16588:	tsthi	r1, #-738197502	; 0xd4000002
   1658c:	usatvc	r8, #25, sl, asr #17
   16590:	orr	ip, r3, r9, lsl #14
   16594:	str	ip, [sp, #2512]	; 0x9d0
   16598:	lsr	r3, r9, #18
   1659c:	orr	ip, r3, r8, lsl #14
   165a0:	str	ip, [sp, #2516]	; 0x9d4
   165a4:	add	r3, sp, #2496	; 0x9c0
   165a8:	add	r3, r3, #8
   165ac:	ldrd	r2, [r3]
   165b0:	add	ip, sp, #2512	; 0x9d0
   165b4:	ldrd	r4, [ip]
   165b8:	eor	r2, r2, r4
   165bc:	eor	r3, r3, r5
   165c0:	lsl	ip, r9, #23
   165c4:	orr	ip, ip, r8, lsr #9
   165c8:	str	ip, [sp, #2524]	; 0x9dc
   165cc:	lsl	ip, r8, #23
   165d0:	orr	ip, ip, r9, lsr #9
   165d4:	str	ip, [sp, #2520]	; 0x9d8
   165d8:	add	ip, sp, #2512	; 0x9d0
   165dc:	add	ip, ip, #8
   165e0:	ldrd	r4, [ip]
   165e4:	eor	r4, r4, r2
   165e8:	eor	r5, r5, r3
   165ec:	adds	r4, r0, r4
   165f0:	adc	r5, r1, r5
   165f4:	ldrd	r6, [sp, #24]
   165f8:	adds	r6, r6, r4
   165fc:	adc	r7, r7, r5
   16600:	ldrd	r0, [sp, #40]	; 0x28
   16604:	lsr	r3, r0, #28
   16608:	orr	r2, r3, r1, lsl #4
   1660c:	str	r2, [sp, #2528]	; 0x9e0
   16610:	lsr	r3, r1, #28
   16614:	orr	r2, r3, r0, lsl #4
   16618:	str	r2, [sp, #2532]	; 0x9e4
   1661c:	lsl	r3, r1, #30
   16620:	orr	r2, r3, r0, lsr #2
   16624:	str	r2, [sp, #2540]	; 0x9ec
   16628:	lsl	r3, r0, #30
   1662c:	orr	r2, r3, r1, lsr #2
   16630:	str	r2, [sp, #2536]	; 0x9e8
   16634:	add	r3, sp, #2528	; 0x9e0
   16638:	ldrd	r2, [r3]
   1663c:	add	ip, sp, #2528	; 0x9e0
   16640:	add	ip, ip, #8
   16644:	ldrd	sl, [ip]
   16648:	eor	r2, r2, sl
   1664c:	eor	r3, r3, fp
   16650:	mov	sl, r0
   16654:	mov	fp, r1
   16658:	lsl	r1, r1, #25
   1665c:	orr	r1, r1, sl, lsr #7
   16660:	str	r1, [sp, #2548]	; 0x9f4
   16664:	lsl	r1, sl, #25
   16668:	orr	r1, r1, fp, lsr #7
   1666c:	str	r1, [sp, #2544]	; 0x9f0
   16670:	add	r1, sp, #2544	; 0x9f0
   16674:	ldrd	r0, [r1]
   16678:	eor	r0, r0, r2
   1667c:	eor	r1, r1, r3
   16680:	strd	r0, [sp, #24]
   16684:	ldrd	r2, [sp, #16]
   16688:	orr	r2, r2, sl
   1668c:	orr	r3, r3, fp
   16690:	mov	r0, r2
   16694:	mov	r1, r3
   16698:	ldrd	r2, [sp]
   1669c:	and	r2, r2, r0
   166a0:	and	r3, r3, r1
   166a4:	mov	r0, r2
   166a8:	mov	r1, r3
   166ac:	ldrd	r2, [sp, #16]
   166b0:	and	r2, r2, sl
   166b4:	and	r3, r3, fp
   166b8:	orr	sl, r2, r0
   166bc:	orr	fp, r3, r1
   166c0:	ldrd	r2, [sp, #24]
   166c4:	adds	r2, r2, sl
   166c8:	adc	r3, r3, fp
   166cc:	adds	r4, r4, r2
   166d0:	adc	r5, r5, r3
   166d4:	strd	r4, [sp, #104]	; 0x68
   166d8:	add	r3, sp, #7168	; 0x1c00
   166dc:	add	r3, r3, #16
   166e0:	ldr	r1, [r3]
   166e4:	lsr	r3, r1, #1
   166e8:	add	r2, sp, #7168	; 0x1c00
   166ec:	add	r2, r2, #20
   166f0:	ldr	r1, [r2]
   166f4:	orr	r1, r3, r1, lsl #31
   166f8:	str	r1, [sp, #2552]	; 0x9f8
   166fc:	ldr	r1, [r2]
   16700:	lsr	r3, r1, #1
   16704:	add	r2, sp, #7168	; 0x1c00
   16708:	add	r2, r2, #16
   1670c:	ldr	r1, [r2]
   16710:	orr	r1, r3, r1, lsl #31
   16714:	str	r1, [sp, #2556]	; 0x9fc
   16718:	ldr	r1, [r2]
   1671c:	lsr	r3, r1, #8
   16720:	add	r2, sp, #7168	; 0x1c00
   16724:	add	r2, r2, #20
   16728:	ldr	r1, [r2]
   1672c:	orr	r1, r3, r1, lsl #24
   16730:	str	r1, [sp, #2560]	; 0xa00
   16734:	ldr	r1, [r2]
   16738:	lsr	r3, r1, #8
   1673c:	add	r2, sp, #7168	; 0x1c00
   16740:	add	r2, r2, #16
   16744:	ldr	r1, [r2]
   16748:	orr	r1, r3, r1, lsl #24
   1674c:	str	r1, [sp, #2564]	; 0xa04
   16750:	add	r3, sp, #2544	; 0x9f0
   16754:	add	r3, r3, #8
   16758:	ldrd	r2, [r3]
   1675c:	add	r1, sp, #2560	; 0xa00
   16760:	ldrd	r4, [r1]
   16764:	eor	r2, r2, r4
   16768:	eor	r3, r3, r5
   1676c:	add	r1, sp, #7168	; 0x1c00
   16770:	add	r1, r1, #16
   16774:	ldr	r1, [r1]
   16778:	lsr	r1, r1, #7
   1677c:	add	r0, sp, #7168	; 0x1c00
   16780:	add	r0, r0, #20
   16784:	ldr	ip, [r0]
   16788:	orr	r1, r1, ip, lsl #25
   1678c:	str	r1, [sp, #312]	; 0x138
   16790:	lsr	r1, ip, #7
   16794:	str	r1, [sp, #316]	; 0x13c
   16798:	add	r1, sp, #312	; 0x138
   1679c:	ldrd	r4, [r1]
   167a0:	eor	r4, r4, r2
   167a4:	eor	r5, r5, r3
   167a8:	mov	r2, r4
   167ac:	mov	r3, r5
   167b0:	add	r1, sp, #7168	; 0x1c00
   167b4:	add	r1, r1, #8
   167b8:	ldrd	r4, [r1]
   167bc:	adds	r4, r4, r2
   167c0:	adc	r5, r5, r3
   167c4:	ldrd	r0, [sp, #48]	; 0x30
   167c8:	adds	r0, r0, r4
   167cc:	adc	r1, r1, r5
   167d0:	mov	r2, r0
   167d4:	mov	r3, r1
   167d8:	ldrd	sl, [sp, #88]	; 0x58
   167dc:	lsr	r1, sl, #19
   167e0:	orr	r1, r1, fp, lsl #13
   167e4:	str	r1, [sp, #2568]	; 0xa08
   167e8:	lsr	r1, fp, #19
   167ec:	orr	r1, r1, sl, lsl #13
   167f0:	str	r1, [sp, #2572]	; 0xa0c
   167f4:	lsl	r1, fp, #3
   167f8:	orr	r1, r1, sl, lsr #29
   167fc:	str	r1, [sp, #2580]	; 0xa14
   16800:	lsl	r1, sl, #3
   16804:	orr	r1, r1, fp, lsr #29
   16808:	str	r1, [sp, #2576]	; 0xa10
   1680c:	add	r1, sp, #2560	; 0xa00
   16810:	add	r1, r1, #8
   16814:	ldrd	r4, [r1]
   16818:	add	r1, sp, #2576	; 0xa10
   1681c:	ldrd	r0, [r1]
   16820:	eor	r4, r4, r0
   16824:	eor	r5, r5, r1
   16828:	mov	r0, r4
   1682c:	mov	r1, r5
   16830:	lsr	ip, sl, #6
   16834:	orr	ip, ip, fp, lsl #26
   16838:	str	ip, [sp, #320]	; 0x140
   1683c:	lsr	ip, fp, #6
   16840:	str	ip, [sp, #324]	; 0x144
   16844:	add	ip, sp, #320	; 0x140
   16848:	ldrd	r4, [ip]
   1684c:	eor	r4, r4, r0
   16850:	eor	r5, r5, r1
   16854:	adds	r4, r2, r4
   16858:	adc	r5, r3, r5
   1685c:	mov	sl, r4
   16860:	mov	fp, r5
   16864:	ldrd	r4, [sp, #8]
   16868:	mov	r0, r4
   1686c:	mov	r1, r5
   16870:	eor	r0, r0, r8
   16874:	eor	r1, r1, r9
   16878:	mov	r2, r6
   1687c:	mov	r3, r7
   16880:	and	r2, r2, r0
   16884:	and	r3, r3, r1
   16888:	eor	r4, r4, r2
   1688c:	eor	r5, r5, r3
   16890:	sub	r3, pc, #784	; 0x310
   16894:	ldrd	r2, [r3]
   16898:	strd	sl, [sp, #112]	; 0x70
   1689c:	adds	sl, sl, r2
   168a0:	adc	fp, fp, r3
   168a4:	mov	r2, sl
   168a8:	mov	r3, fp
   168ac:	ldrd	sl, [sp, #32]
   168b0:	adds	sl, sl, r2
   168b4:	adc	fp, fp, r3
   168b8:	adds	r0, r4, sl
   168bc:	adc	r1, r5, fp
   168c0:	lsr	r3, r6, #14
   168c4:	mov	r4, r6
   168c8:	mov	r5, r7
   168cc:	orr	ip, r3, r7, lsl #18
   168d0:	str	ip, [sp, #2584]	; 0xa18
   168d4:	lsr	r3, r7, #14
   168d8:	orr	ip, r3, r6, lsl #18
   168dc:	str	ip, [sp, #2588]	; 0xa1c
   168e0:	lsr	r3, r6, #18
   168e4:	orr	ip, r3, r7, lsl #14
   168e8:	str	ip, [sp, #2592]	; 0xa20
   168ec:	lsr	r3, r7, #18
   168f0:	orr	ip, r3, r6, lsl #14
   168f4:	str	ip, [sp, #2596]	; 0xa24
   168f8:	add	r3, sp, #2576	; 0xa10
   168fc:	add	r3, r3, #8
   16900:	ldrd	r2, [r3]
   16904:	add	ip, sp, #2592	; 0xa20
   16908:	ldrd	r6, [ip]
   1690c:	eor	r2, r2, r6
   16910:	eor	r3, r3, r7
   16914:	lsl	ip, r5, #23
   16918:	orr	ip, ip, r4, lsr #9
   1691c:	str	ip, [sp, #2604]	; 0xa2c
   16920:	lsl	ip, r4, #23
   16924:	strd	r4, [sp, #24]
   16928:	ldr	r7, [sp, #28]
   1692c:	orr	ip, ip, r7, lsr #9
   16930:	str	ip, [sp, #2600]	; 0xa28
   16934:	add	ip, sp, #2592	; 0xa20
   16938:	add	ip, ip, #8
   1693c:	ldrd	r6, [ip]
   16940:	eor	r6, r6, r2
   16944:	eor	r7, r7, r3
   16948:	adds	r6, r0, r6
   1694c:	adc	r7, r1, r7
   16950:	ldrd	r2, [sp]
   16954:	strd	r6, [sp]
   16958:	adds	r2, r2, r6
   1695c:	adc	r3, r3, r7
   16960:	mov	sl, r2
   16964:	mov	fp, r3
   16968:	ldrd	r6, [sp, #104]	; 0x68
   1696c:	lsr	r3, r6, #28
   16970:	orr	r1, r3, r7, lsl #4
   16974:	str	r1, [sp, #2608]	; 0xa30
   16978:	lsr	r3, r7, #28
   1697c:	orr	r1, r3, r6, lsl #4
   16980:	str	r1, [sp, #2612]	; 0xa34
   16984:	lsl	r3, r7, #30
   16988:	orr	r1, r3, r6, lsr #2
   1698c:	str	r1, [sp, #2620]	; 0xa3c
   16990:	lsl	r3, r6, #30
   16994:	orr	r1, r3, r7, lsr #2
   16998:	str	r1, [sp, #2616]	; 0xa38
   1699c:	add	r3, sp, #2608	; 0xa30
   169a0:	ldrd	r2, [r3]
   169a4:	add	r1, sp, #2608	; 0xa30
   169a8:	add	r1, r1, #8
   169ac:	ldrd	r0, [r1]
   169b0:	eor	r2, r2, r0
   169b4:	eor	r3, r3, r1
   169b8:	lsl	r1, r7, #25
   169bc:	orr	r1, r1, r6, lsr #7
   169c0:	str	r1, [sp, #2628]	; 0xa44
   169c4:	lsl	r1, r6, #25
   169c8:	orr	r1, r1, r7, lsr #7
   169cc:	str	r1, [sp, #2624]	; 0xa40
   169d0:	add	r1, sp, #2624	; 0xa40
   169d4:	ldrd	r0, [r1]
   169d8:	eor	r0, r0, r2
   169dc:	eor	r1, r1, r3
   169e0:	strd	r0, [sp, #32]
   169e4:	ldrd	r2, [sp, #40]	; 0x28
   169e8:	orr	r0, r2, r6
   169ec:	orr	r1, r3, r7
   169f0:	ldrd	r4, [sp, #16]
   169f4:	and	r4, r4, r0
   169f8:	and	r5, r5, r1
   169fc:	and	r2, r2, r6
   16a00:	and	r3, r3, r7
   16a04:	orr	r2, r2, r4
   16a08:	orr	r3, r3, r5
   16a0c:	mov	r0, r2
   16a10:	mov	r1, r3
   16a14:	ldrd	r2, [sp, #32]
   16a18:	adds	r2, r2, r0
   16a1c:	adc	r3, r3, r1
   16a20:	mov	r0, r2
   16a24:	mov	r1, r3
   16a28:	ldrd	r2, [sp]
   16a2c:	adds	r2, r2, r0
   16a30:	adc	r3, r3, r1
   16a34:	strd	r2, [sp]
   16a38:	add	r3, sp, #7168	; 0x1c00
   16a3c:	add	r3, r3, #24
   16a40:	ldr	r1, [r3]
   16a44:	lsr	r3, r1, #1
   16a48:	add	r2, sp, #7168	; 0x1c00
   16a4c:	add	r2, r2, #28
   16a50:	ldr	r1, [r2]
   16a54:	orr	r1, r3, r1, lsl #31
   16a58:	str	r1, [sp, #2632]	; 0xa48
   16a5c:	ldr	r1, [r2]
   16a60:	lsr	r3, r1, #1
   16a64:	add	r2, sp, #7168	; 0x1c00
   16a68:	add	r2, r2, #24
   16a6c:	ldr	r1, [r2]
   16a70:	orr	r1, r3, r1, lsl #31
   16a74:	str	r1, [sp, #2636]	; 0xa4c
   16a78:	ldr	r1, [r2]
   16a7c:	lsr	r3, r1, #8
   16a80:	add	r2, sp, #7168	; 0x1c00
   16a84:	add	r2, r2, #28
   16a88:	ldr	r1, [r2]
   16a8c:	orr	r1, r3, r1, lsl #24
   16a90:	str	r1, [sp, #2640]	; 0xa50
   16a94:	ldr	r1, [r2]
   16a98:	lsr	r3, r1, #8
   16a9c:	add	r2, sp, #7168	; 0x1c00
   16aa0:	add	r2, r2, #24
   16aa4:	ldr	r1, [r2]
   16aa8:	orr	r1, r3, r1, lsl #24
   16aac:	str	r1, [sp, #2644]	; 0xa54
   16ab0:	add	r3, sp, #2624	; 0xa40
   16ab4:	add	r3, r3, #8
   16ab8:	ldrd	r2, [r3]
   16abc:	add	r1, sp, #2640	; 0xa50
   16ac0:	ldrd	r0, [r1]
   16ac4:	eor	r2, r2, r0
   16ac8:	eor	r3, r3, r1
   16acc:	add	r1, sp, #7168	; 0x1c00
   16ad0:	add	r1, r1, #24
   16ad4:	ldr	r1, [r1]
   16ad8:	lsr	r1, r1, #7
   16adc:	add	r0, sp, #7168	; 0x1c00
   16ae0:	add	r0, r0, #28
   16ae4:	ldr	ip, [r0]
   16ae8:	orr	r1, r1, ip, lsl #25
   16aec:	str	r1, [sp, #328]	; 0x148
   16af0:	lsr	r1, ip, #7
   16af4:	str	r1, [sp, #332]	; 0x14c
   16af8:	add	r1, sp, #328	; 0x148
   16afc:	ldrd	r0, [r1]
   16b00:	eor	r0, r0, r2
   16b04:	eor	r1, r1, r3
   16b08:	mov	r2, r0
   16b0c:	mov	r3, r1
   16b10:	add	r1, sp, #7168	; 0x1c00
   16b14:	add	r1, r1, #16
   16b18:	ldrd	r0, [r1]
   16b1c:	adds	r0, r0, r2
   16b20:	adc	r1, r1, r3
   16b24:	mov	r2, r0
   16b28:	mov	r3, r1
   16b2c:	ldrd	r0, [sp, #56]	; 0x38
   16b30:	adds	r0, r0, r2
   16b34:	adc	r1, r1, r3
   16b38:	mov	r4, r0
   16b3c:	mov	r5, r1
   16b40:	ldrd	r6, [sp, #96]	; 0x60
   16b44:	lsr	r1, r6, #19
   16b48:	orr	r1, r1, r7, lsl #13
   16b4c:	str	r1, [sp, #2648]	; 0xa58
   16b50:	lsr	r1, r7, #19
   16b54:	orr	r1, r1, r6, lsl #13
   16b58:	str	r1, [sp, #2652]	; 0xa5c
   16b5c:	lsl	r1, r7, #3
   16b60:	orr	r1, r1, r6, lsr #29
   16b64:	str	r1, [sp, #2660]	; 0xa64
   16b68:	lsl	r1, r6, #3
   16b6c:	orr	r1, r1, r7, lsr #29
   16b70:	str	r1, [sp, #2656]	; 0xa60
   16b74:	add	r3, sp, #2640	; 0xa50
   16b78:	add	r3, r3, #8
   16b7c:	ldrd	r0, [r3]
   16b80:	add	r3, sp, #2656	; 0xa60
   16b84:	ldrd	r2, [r3]
   16b88:	eor	r0, r0, r2
   16b8c:	eor	r1, r1, r3
   16b90:	lsr	ip, r6, #6
   16b94:	orr	ip, ip, r7, lsl #26
   16b98:	str	ip, [sp, #336]	; 0x150
   16b9c:	lsr	ip, r7, #6
   16ba0:	str	ip, [sp, #340]	; 0x154
   16ba4:	add	r3, sp, #336	; 0x150
   16ba8:	ldrd	r6, [r3]
   16bac:	eor	r6, r6, r0
   16bb0:	eor	r7, r7, r1
   16bb4:	adds	r2, r4, r6
   16bb8:	adc	r3, r5, r7
   16bbc:	mov	r6, r2
   16bc0:	mov	r7, r3
   16bc4:	ldrd	r2, [sp, #24]
   16bc8:	strd	r2, [sp, #32]
   16bcc:	mov	r0, r2
   16bd0:	mov	r1, r3
   16bd4:	eor	r0, r0, r8
   16bd8:	eor	r1, r1, r9
   16bdc:	and	r0, r0, sl
   16be0:	and	r1, r1, fp
   16be4:	eor	r0, r0, r8
   16be8:	eor	r1, r1, r9
   16bec:	add	r3, pc, #892	; 0x37c
   16bf0:	ldrd	r2, [r3]
   16bf4:	strd	r6, [sp, #120]	; 0x78
   16bf8:	adds	r6, r6, r2
   16bfc:	adc	r7, r7, r3
   16c00:	mov	r2, r6
   16c04:	mov	r3, r7
   16c08:	ldrd	r6, [sp, #8]
   16c0c:	adds	r6, r6, r2
   16c10:	adc	r7, r7, r3
   16c14:	adds	r0, r0, r6
   16c18:	adc	r1, r1, r7
   16c1c:	lsr	r3, sl, #14
   16c20:	orr	ip, r3, fp, lsl #18
   16c24:	str	ip, [sp, #2664]	; 0xa68
   16c28:	lsr	r3, fp, #14
   16c2c:	orr	ip, r3, sl, lsl #18
   16c30:	str	ip, [sp, #2668]	; 0xa6c
   16c34:	lsr	r3, sl, #18
   16c38:	orr	ip, r3, fp, lsl #14
   16c3c:	str	ip, [sp, #2672]	; 0xa70
   16c40:	lsr	r3, fp, #18
   16c44:	orr	ip, r3, sl, lsl #14
   16c48:	str	ip, [sp, #2676]	; 0xa74
   16c4c:	add	r3, sp, #2656	; 0xa60
   16c50:	add	r3, r3, #8
   16c54:	ldrd	r2, [r3]
   16c58:	add	ip, sp, #2672	; 0xa70
   16c5c:	ldrd	r4, [ip]
   16c60:	eor	r2, r2, r4
   16c64:	eor	r3, r3, r5
   16c68:	lsl	ip, fp, #23
   16c6c:	orr	ip, ip, sl, lsr #9
   16c70:	str	ip, [sp, #2684]	; 0xa7c
   16c74:	lsl	ip, sl, #23
   16c78:	orr	ip, ip, fp, lsr #9
   16c7c:	str	ip, [sp, #2680]	; 0xa78
   16c80:	add	ip, sp, #2672	; 0xa70
   16c84:	add	ip, ip, #8
   16c88:	ldrd	r4, [ip]
   16c8c:	eor	r4, r4, r2
   16c90:	eor	r5, r5, r3
   16c94:	adds	r4, r0, r4
   16c98:	adc	r5, r1, r5
   16c9c:	mov	r2, r4
   16ca0:	mov	r3, r5
   16ca4:	strd	r2, [sp, #8]
   16ca8:	ldrd	r0, [sp, #16]
   16cac:	adds	r0, r0, r4
   16cb0:	adc	r1, r1, r5
   16cb4:	mov	r2, r0
   16cb8:	mov	r3, r1
   16cbc:	strd	r2, [sp, #16]
   16cc0:	ldrd	r4, [sp]
   16cc4:	lsr	r3, r4, #28
   16cc8:	orr	r1, r3, r5, lsl #4
   16ccc:	str	r1, [sp, #2688]	; 0xa80
   16cd0:	lsr	r3, r5, #28
   16cd4:	orr	r1, r3, r4, lsl #4
   16cd8:	str	r1, [sp, #2692]	; 0xa84
   16cdc:	lsl	r3, r5, #30
   16ce0:	orr	r1, r3, r4, lsr #2
   16ce4:	str	r1, [sp, #2700]	; 0xa8c
   16ce8:	lsl	r3, r4, #30
   16cec:	orr	r1, r3, r5, lsr #2
   16cf0:	str	r1, [sp, #2696]	; 0xa88
   16cf4:	add	r3, sp, #2688	; 0xa80
   16cf8:	ldrd	r2, [r3]
   16cfc:	add	r1, sp, #2688	; 0xa80
   16d00:	add	r1, r1, #8
   16d04:	ldrd	r0, [r1]
   16d08:	eor	r2, r2, r0
   16d0c:	eor	r3, r3, r1
   16d10:	lsl	r1, r5, #25
   16d14:	orr	r1, r1, r4, lsr #7
   16d18:	str	r1, [sp, #2708]	; 0xa94
   16d1c:	lsl	r1, r4, #25
   16d20:	orr	r1, r1, r5, lsr #7
   16d24:	str	r1, [sp, #2704]	; 0xa90
   16d28:	add	r1, sp, #2704	; 0xa90
   16d2c:	ldrd	r6, [r1]
   16d30:	eor	r6, r6, r2
   16d34:	eor	r7, r7, r3
   16d38:	mov	r2, r6
   16d3c:	mov	r3, r7
   16d40:	ldrd	r4, [sp, #104]	; 0x68
   16d44:	ldrd	r0, [sp]
   16d48:	orr	r6, r4, r0
   16d4c:	orr	r7, r5, r1
   16d50:	mov	r0, r6
   16d54:	mov	r1, r7
   16d58:	ldrd	r6, [sp, #40]	; 0x28
   16d5c:	and	r6, r6, r0
   16d60:	and	r7, r7, r1
   16d64:	mov	r0, r6
   16d68:	mov	r1, r7
   16d6c:	mov	r6, r4
   16d70:	mov	r7, r5
   16d74:	ldrd	r4, [sp]
   16d78:	and	r6, r6, r4
   16d7c:	and	r7, r7, r5
   16d80:	orr	r0, r0, r6
   16d84:	orr	r1, r1, r7
   16d88:	adds	r0, r0, r2
   16d8c:	adc	r1, r1, r3
   16d90:	ldrd	r2, [sp, #8]
   16d94:	adds	r2, r2, r0
   16d98:	adc	r3, r3, r1
   16d9c:	strd	r2, [sp, #24]
   16da0:	add	r3, sp, #7168	; 0x1c00
   16da4:	add	r3, r3, #32
   16da8:	ldr	r2, [r3]
   16dac:	lsr	r3, r2, #1
   16db0:	add	r2, sp, #7168	; 0x1c00
   16db4:	add	r2, r2, #36	; 0x24
   16db8:	ldr	r2, [r2]
   16dbc:	orr	r2, r3, r2, lsl #31
   16dc0:	str	r2, [sp, #2712]	; 0xa98
   16dc4:	add	r3, sp, #7168	; 0x1c00
   16dc8:	add	r3, r3, #36	; 0x24
   16dcc:	ldr	r2, [r3]
   16dd0:	lsr	r3, r2, #1
   16dd4:	add	r2, sp, #7168	; 0x1c00
   16dd8:	add	r2, r2, #32
   16ddc:	ldr	r2, [r2]
   16de0:	orr	r2, r3, r2, lsl #31
   16de4:	str	r2, [sp, #2716]	; 0xa9c
   16de8:	add	r3, sp, #7168	; 0x1c00
   16dec:	add	r3, r3, #32
   16df0:	ldr	r2, [r3]
   16df4:	lsr	r3, r2, #8
   16df8:	add	r2, sp, #7168	; 0x1c00
   16dfc:	add	r2, r2, #36	; 0x24
   16e00:	ldr	r2, [r2]
   16e04:	orr	r2, r3, r2, lsl #24
   16e08:	str	r2, [sp, #2720]	; 0xaa0
   16e0c:	add	r3, sp, #7168	; 0x1c00
   16e10:	add	r3, r3, #36	; 0x24
   16e14:	ldr	r2, [r3]
   16e18:	lsr	r3, r2, #8
   16e1c:	add	r2, sp, #7168	; 0x1c00
   16e20:	add	r2, r2, #32
   16e24:	ldr	r2, [r2]
   16e28:	orr	r2, r3, r2, lsl #24
   16e2c:	str	r2, [sp, #2724]	; 0xaa4
   16e30:	add	r3, sp, #2704	; 0xa90
   16e34:	add	r3, r3, #8
   16e38:	ldrd	r2, [r3]
   16e3c:	add	r1, sp, #2720	; 0xaa0
   16e40:	ldrd	r4, [r1]
   16e44:	eor	r2, r2, r4
   16e48:	eor	r3, r3, r5
   16e4c:	add	r1, sp, #7168	; 0x1c00
   16e50:	add	r1, r1, #32
   16e54:	ldr	r1, [r1]
   16e58:	lsr	r1, r1, #7
   16e5c:	add	r0, sp, #7168	; 0x1c00
   16e60:	add	r0, r0, #36	; 0x24
   16e64:	ldr	ip, [r0]
   16e68:	orr	r1, r1, ip, lsl #25
   16e6c:	str	r1, [sp, #344]	; 0x158
   16e70:	lsr	r1, ip, #7
   16e74:	str	r1, [sp, #348]	; 0x15c
   16e78:	add	r1, sp, #344	; 0x158
   16e7c:	ldrd	r4, [r1]
   16e80:	eor	r4, r4, r2
   16e84:	eor	r5, r5, r3
   16e88:	mov	r2, r4
   16e8c:	mov	r3, r5
   16e90:	add	r1, sp, #7168	; 0x1c00
   16e94:	add	r1, r1, #24
   16e98:	ldrd	r4, [r1]
   16e9c:	adds	r4, r4, r2
   16ea0:	adc	r5, r5, r3
   16ea4:	ldrd	r6, [sp, #64]	; 0x40
   16ea8:	adds	r6, r6, r4
   16eac:	adc	r7, r7, r5
   16eb0:	mov	r2, r6
   16eb4:	mov	r3, r7
   16eb8:	ldrd	r4, [sp, #112]	; 0x70
   16ebc:	lsr	r1, r4, #19
   16ec0:	orr	r1, r1, r5, lsl #13
   16ec4:	str	r1, [sp, #2728]	; 0xaa8
   16ec8:	lsr	r1, r5, #19
   16ecc:	orr	r1, r1, r4, lsl #13
   16ed0:	str	r1, [sp, #2732]	; 0xaac
   16ed4:	lsl	r1, r5, #3
   16ed8:	orr	r1, r1, r4, lsr #29
   16edc:	str	r1, [sp, #2740]	; 0xab4
   16ee0:	lsl	r1, r4, #3
   16ee4:	orr	r1, r1, r5, lsr #29
   16ee8:	str	r1, [sp, #2736]	; 0xab0
   16eec:	add	r1, sp, #2720	; 0xaa0
   16ef0:	add	r1, r1, #8
   16ef4:	ldrd	r0, [r1]
   16ef8:	add	ip, sp, #2736	; 0xab0
   16efc:	ldrd	r6, [ip]
   16f00:	eor	r0, r0, r6
   16f04:	eor	r1, r1, r7
   16f08:	lsr	ip, r4, #6
   16f0c:	orr	ip, ip, r5, lsl #26
   16f10:	str	ip, [sp, #352]	; 0x160
   16f14:	lsr	ip, r5, #6
   16f18:	str	ip, [sp, #356]	; 0x164
   16f1c:	add	ip, sp, #352	; 0x160
   16f20:	ldrd	r4, [ip]
   16f24:	eor	r4, r4, r0
   16f28:	eor	r5, r5, r1
   16f2c:	adds	r4, r2, r4
   16f30:	adc	r5, r3, r5
   16f34:	mov	r6, r4
   16f38:	mov	r7, r5
   16f3c:	ldrd	r4, [sp, #32]
   16f40:	mov	r0, r4
   16f44:	mov	r1, r5
   16f48:	eor	r0, r0, sl
   16f4c:	eor	r1, r1, fp
   16f50:	ldrd	r2, [sp, #16]
   16f54:	and	r2, r2, r0
   16f58:	and	r3, r3, r1
   16f5c:	mov	r0, r2
   16f60:	mov	r1, r3
   16f64:	mov	r2, r4
   16f68:	mov	r3, r5
   16f6c:	b	16f88 <dcngettext@plt+0x5f98>
   16f70:	cdp	15, 6, cr13, cr6, cr11, {5}
   16f74:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   16f78:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   16f7c:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   16f80:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   16f84:	andlt	r2, r3, r8, asr #15
   16f88:	eor	r2, r2, r0
   16f8c:	eor	r3, r3, r1
   16f90:	mov	r0, r2
   16f94:	mov	r1, r3
   16f98:	sub	r3, pc, #40	; 0x28
   16f9c:	ldrd	r2, [r3]
   16fa0:	strd	r6, [sp, #8]
   16fa4:	adds	r6, r6, r2
   16fa8:	adc	r7, r7, r3
   16fac:	adds	r8, r8, r6
   16fb0:	adc	r9, r9, r7
   16fb4:	adds	r0, r0, r8
   16fb8:	adc	r1, r1, r9
   16fbc:	ldrd	r6, [sp, #16]
   16fc0:	lsr	r3, r6, #14
   16fc4:	orr	r2, r3, r7, lsl #18
   16fc8:	str	r2, [sp, #2744]	; 0xab8
   16fcc:	lsr	r3, r7, #14
   16fd0:	orr	r2, r3, r6, lsl #18
   16fd4:	str	r2, [sp, #2748]	; 0xabc
   16fd8:	lsr	r3, r6, #18
   16fdc:	orr	r2, r3, r7, lsl #14
   16fe0:	str	r2, [sp, #2752]	; 0xac0
   16fe4:	lsr	r3, r7, #18
   16fe8:	orr	r2, r3, r6, lsl #14
   16fec:	str	r2, [sp, #2756]	; 0xac4
   16ff0:	add	r3, sp, #2736	; 0xab0
   16ff4:	add	r3, r3, #8
   16ff8:	ldrd	r2, [r3]
   16ffc:	add	ip, sp, #2752	; 0xac0
   17000:	ldrd	r8, [ip]
   17004:	eor	r2, r2, r8
   17008:	eor	r3, r3, r9
   1700c:	lsl	ip, r7, #23
   17010:	mov	r8, r6
   17014:	mov	r9, r7
   17018:	orr	ip, ip, r6, lsr #9
   1701c:	str	ip, [sp, #2764]	; 0xacc
   17020:	lsl	ip, r8, #23
   17024:	orr	ip, ip, r9, lsr #9
   17028:	str	ip, [sp, #2760]	; 0xac8
   1702c:	add	ip, sp, #2752	; 0xac0
   17030:	add	ip, ip, #8
   17034:	ldrd	r8, [ip]
   17038:	eor	r8, r8, r2
   1703c:	eor	r9, r9, r3
   17040:	adds	r8, r0, r8
   17044:	adc	r9, r1, r9
   17048:	mov	r2, r8
   1704c:	mov	r3, r9
   17050:	ldrd	r8, [sp, #40]	; 0x28
   17054:	strd	r2, [sp, #40]	; 0x28
   17058:	adds	r8, r8, r2
   1705c:	adc	r9, r9, r3
   17060:	strd	r8, [sp, #32]
   17064:	ldrd	r6, [sp, #24]
   17068:	lsr	r3, r6, #28
   1706c:	orr	r1, r3, r7, lsl #4
   17070:	str	r1, [sp, #2768]	; 0xad0
   17074:	lsr	r3, r7, #28
   17078:	orr	r1, r3, r6, lsl #4
   1707c:	str	r1, [sp, #2772]	; 0xad4
   17080:	lsl	r3, r7, #30
   17084:	orr	r1, r3, r6, lsr #2
   17088:	str	r1, [sp, #2780]	; 0xadc
   1708c:	lsl	r3, r6, #30
   17090:	orr	r1, r3, r7, lsr #2
   17094:	str	r1, [sp, #2776]	; 0xad8
   17098:	add	r3, sp, #2768	; 0xad0
   1709c:	ldrd	r8, [r3]
   170a0:	add	r3, sp, #2768	; 0xad0
   170a4:	add	r3, r3, #8
   170a8:	ldrd	r2, [r3]
   170ac:	eor	r8, r8, r2
   170b0:	eor	r9, r9, r3
   170b4:	mov	r2, r8
   170b8:	mov	r3, r9
   170bc:	lsl	r1, r7, #25
   170c0:	orr	r1, r1, r6, lsr #7
   170c4:	str	r1, [sp, #2788]	; 0xae4
   170c8:	lsl	r1, r6, #25
   170cc:	orr	r1, r1, r7, lsr #7
   170d0:	str	r1, [sp, #2784]	; 0xae0
   170d4:	add	r1, sp, #2784	; 0xae0
   170d8:	ldrd	r8, [r1]
   170dc:	eor	r8, r8, r2
   170e0:	eor	r9, r9, r3
   170e4:	mov	r2, r8
   170e8:	mov	r3, r9
   170ec:	ldrd	r8, [sp]
   170f0:	orr	r0, r6, r8
   170f4:	orr	r1, r7, r9
   170f8:	ldrd	r6, [sp, #104]	; 0x68
   170fc:	and	r6, r6, r0
   17100:	and	r7, r7, r1
   17104:	mov	r0, r6
   17108:	mov	r1, r7
   1710c:	ldrd	r8, [sp]
   17110:	ldrd	r6, [sp, #24]
   17114:	and	r6, r6, r8
   17118:	and	r7, r7, r9
   1711c:	orr	r8, r6, r0
   17120:	orr	r9, r7, r1
   17124:	adds	r0, r8, r2
   17128:	adc	r1, r9, r3
   1712c:	ldrd	r2, [sp, #40]	; 0x28
   17130:	adds	r2, r2, r0
   17134:	adc	r3, r3, r1
   17138:	mov	r8, r2
   1713c:	mov	r9, r3
   17140:	add	r3, sp, #7168	; 0x1c00
   17144:	add	r3, r3, #40	; 0x28
   17148:	ldr	r1, [r3]
   1714c:	lsr	r3, r1, #1
   17150:	add	r2, sp, #7168	; 0x1c00
   17154:	add	r2, r2, #44	; 0x2c
   17158:	ldr	r1, [r2]
   1715c:	orr	r1, r3, r1, lsl #31
   17160:	str	r1, [sp, #2792]	; 0xae8
   17164:	ldr	r1, [r2]
   17168:	lsr	r3, r1, #1
   1716c:	add	r2, sp, #7168	; 0x1c00
   17170:	add	r2, r2, #40	; 0x28
   17174:	ldr	r1, [r2]
   17178:	orr	r1, r3, r1, lsl #31
   1717c:	str	r1, [sp, #2796]	; 0xaec
   17180:	ldr	r1, [r2]
   17184:	lsr	r3, r1, #8
   17188:	add	r2, sp, #7168	; 0x1c00
   1718c:	add	r2, r2, #44	; 0x2c
   17190:	ldr	r1, [r2]
   17194:	orr	r1, r3, r1, lsl #24
   17198:	str	r1, [sp, #2800]	; 0xaf0
   1719c:	ldr	r1, [r2]
   171a0:	lsr	r3, r1, #8
   171a4:	add	r2, sp, #7168	; 0x1c00
   171a8:	add	r2, r2, #40	; 0x28
   171ac:	ldr	r1, [r2]
   171b0:	orr	r1, r3, r1, lsl #24
   171b4:	str	r1, [sp, #2804]	; 0xaf4
   171b8:	add	r3, sp, #2784	; 0xae0
   171bc:	add	r3, r3, #8
   171c0:	ldrd	r2, [r3]
   171c4:	add	r1, sp, #2800	; 0xaf0
   171c8:	ldrd	r0, [r1]
   171cc:	eor	r2, r2, r0
   171d0:	eor	r3, r3, r1
   171d4:	add	r1, sp, #7168	; 0x1c00
   171d8:	add	r1, r1, #40	; 0x28
   171dc:	ldr	r1, [r1]
   171e0:	lsr	r1, r1, #7
   171e4:	add	r0, sp, #7168	; 0x1c00
   171e8:	add	r0, r0, #44	; 0x2c
   171ec:	ldr	ip, [r0]
   171f0:	orr	r1, r1, ip, lsl #25
   171f4:	str	r1, [sp, #360]	; 0x168
   171f8:	lsr	r1, ip, #7
   171fc:	str	r1, [sp, #364]	; 0x16c
   17200:	add	r1, sp, #360	; 0x168
   17204:	ldrd	r0, [r1]
   17208:	eor	r0, r0, r2
   1720c:	eor	r1, r1, r3
   17210:	mov	r2, r0
   17214:	mov	r3, r1
   17218:	add	r1, sp, #7168	; 0x1c00
   1721c:	add	r1, r1, #32
   17220:	ldrd	r0, [r1]
   17224:	adds	r0, r0, r2
   17228:	adc	r1, r1, r3
   1722c:	ldrd	r6, [sp, #72]	; 0x48
   17230:	adds	r6, r6, r0
   17234:	adc	r7, r7, r1
   17238:	strd	r6, [sp, #40]	; 0x28
   1723c:	ldrd	r6, [sp, #120]	; 0x78
   17240:	lsr	r1, r6, #19
   17244:	orr	r1, r1, r7, lsl #13
   17248:	str	r1, [sp, #2808]	; 0xaf8
   1724c:	lsr	r1, r7, #19
   17250:	orr	r1, r1, r6, lsl #13
   17254:	str	r1, [sp, #2812]	; 0xafc
   17258:	lsl	r1, r7, #3
   1725c:	orr	r1, r1, r6, lsr #29
   17260:	str	r1, [sp, #2820]	; 0xb04
   17264:	lsl	r1, r6, #3
   17268:	orr	r1, r1, r7, lsr #29
   1726c:	str	r1, [sp, #2816]	; 0xb00
   17270:	add	r3, sp, #2800	; 0xaf0
   17274:	add	r3, r3, #8
   17278:	ldrd	r0, [r3]
   1727c:	add	r3, sp, #2816	; 0xb00
   17280:	ldrd	r2, [r3]
   17284:	eor	r0, r0, r2
   17288:	eor	r1, r1, r3
   1728c:	lsr	ip, r6, #6
   17290:	orr	ip, ip, r7, lsl #26
   17294:	str	ip, [sp, #368]	; 0x170
   17298:	lsr	ip, r7, #6
   1729c:	str	ip, [sp, #372]	; 0x174
   172a0:	add	r3, sp, #368	; 0x170
   172a4:	ldrd	r6, [r3]
   172a8:	eor	r6, r6, r0
   172ac:	eor	r7, r7, r1
   172b0:	ldrd	r2, [sp, #40]	; 0x28
   172b4:	adds	r2, r2, r6
   172b8:	adc	r3, r3, r7
   172bc:	mov	r6, r2
   172c0:	mov	r7, r3
   172c4:	ldrd	r0, [sp, #16]
   172c8:	eor	r0, r0, sl
   172cc:	eor	r1, r1, fp
   172d0:	ldrd	r2, [sp, #32]
   172d4:	and	r2, r2, r0
   172d8:	and	r3, r3, r1
   172dc:	mov	r0, r2
   172e0:	mov	r1, r3
   172e4:	eor	r0, r0, sl
   172e8:	eor	r1, r1, fp
   172ec:	sub	r3, pc, #884	; 0x374
   172f0:	ldrd	r2, [r3]
   172f4:	strd	r6, [sp, #128]	; 0x80
   172f8:	adds	r6, r6, r2
   172fc:	adc	r7, r7, r3
   17300:	adds	r4, r4, r6
   17304:	adc	r5, r5, r7
   17308:	adds	r0, r0, r4
   1730c:	adc	r1, r1, r5
   17310:	ldrd	r6, [sp, #32]
   17314:	lsr	r3, r6, #14
   17318:	orr	ip, r3, r7, lsl #18
   1731c:	str	ip, [sp, #2824]	; 0xb08
   17320:	lsr	r3, r7, #14
   17324:	orr	ip, r3, r6, lsl #18
   17328:	str	ip, [sp, #2828]	; 0xb0c
   1732c:	lsr	r3, r6, #18
   17330:	orr	ip, r3, r7, lsl #14
   17334:	str	ip, [sp, #2832]	; 0xb10
   17338:	lsr	r3, r7, #18
   1733c:	orr	ip, r3, r6, lsl #14
   17340:	str	ip, [sp, #2836]	; 0xb14
   17344:	add	r3, sp, #2816	; 0xb00
   17348:	add	r3, r3, #8
   1734c:	ldrd	r2, [r3]
   17350:	add	ip, sp, #2832	; 0xb10
   17354:	ldrd	r4, [ip]
   17358:	eor	r2, r2, r4
   1735c:	eor	r3, r3, r5
   17360:	lsl	ip, r7, #23
   17364:	mov	r4, r6
   17368:	mov	r5, r7
   1736c:	orr	ip, ip, r6, lsr #9
   17370:	str	ip, [sp, #2844]	; 0xb1c
   17374:	lsl	ip, r4, #23
   17378:	orr	ip, ip, r5, lsr #9
   1737c:	str	ip, [sp, #2840]	; 0xb18
   17380:	add	ip, sp, #2832	; 0xb10
   17384:	add	ip, ip, #8
   17388:	ldrd	r4, [ip]
   1738c:	eor	r4, r4, r2
   17390:	eor	r5, r5, r3
   17394:	adds	r4, r0, r4
   17398:	adc	r5, r1, r5
   1739c:	ldrd	r6, [sp, #104]	; 0x68
   173a0:	adds	r6, r6, r4
   173a4:	adc	r7, r7, r5
   173a8:	lsr	r3, r8, #28
   173ac:	orr	r1, r3, r9, lsl #4
   173b0:	str	r1, [sp, #2848]	; 0xb20
   173b4:	lsr	r3, r9, #28
   173b8:	orr	r1, r3, r8, lsl #4
   173bc:	str	r1, [sp, #2852]	; 0xb24
   173c0:	lsl	r3, r9, #30
   173c4:	orr	r1, r3, r8, lsr #2
   173c8:	str	r1, [sp, #2860]	; 0xb2c
   173cc:	lsl	r3, r8, #30
   173d0:	orr	r1, r3, r9, lsr #2
   173d4:	str	r1, [sp, #2856]	; 0xb28
   173d8:	add	r3, sp, #2848	; 0xb20
   173dc:	ldrd	r2, [r3]
   173e0:	add	r1, sp, #2848	; 0xb20
   173e4:	add	r1, r1, #8
   173e8:	ldrd	r0, [r1]
   173ec:	eor	r2, r2, r0
   173f0:	eor	r3, r3, r1
   173f4:	lsl	r1, r9, #25
   173f8:	orr	r1, r1, r8, lsr #7
   173fc:	str	r1, [sp, #2868]	; 0xb34
   17400:	lsl	r1, r8, #25
   17404:	orr	r1, r1, r9, lsr #7
   17408:	str	r1, [sp, #2864]	; 0xb30
   1740c:	add	r1, sp, #2864	; 0xb30
   17410:	ldrd	r0, [r1]
   17414:	eor	r0, r0, r2
   17418:	eor	r1, r1, r3
   1741c:	strd	r0, [sp, #40]	; 0x28
   17420:	ldrd	r2, [sp, #24]
   17424:	orr	r2, r2, r8
   17428:	orr	r3, r3, r9
   1742c:	mov	r0, r2
   17430:	mov	r1, r3
   17434:	ldrd	r2, [sp]
   17438:	and	r2, r2, r0
   1743c:	and	r3, r3, r1
   17440:	mov	r0, r2
   17444:	mov	r1, r3
   17448:	strd	r8, [sp, #160]	; 0xa0
   1744c:	ldrd	r2, [sp, #24]
   17450:	and	r2, r2, r8
   17454:	and	r3, r3, r9
   17458:	orr	r8, r2, r0
   1745c:	orr	r9, r3, r1
   17460:	mov	r0, r8
   17464:	mov	r1, r9
   17468:	ldrd	r8, [sp, #40]	; 0x28
   1746c:	adds	r8, r8, r0
   17470:	adc	r9, r9, r1
   17474:	adds	r4, r4, r8
   17478:	adc	r5, r5, r9
   1747c:	add	r3, sp, #7168	; 0x1c00
   17480:	add	r3, r3, #48	; 0x30
   17484:	ldr	r1, [r3]
   17488:	lsr	r3, r1, #1
   1748c:	add	r2, sp, #7168	; 0x1c00
   17490:	add	r2, r2, #52	; 0x34
   17494:	ldr	r1, [r2]
   17498:	orr	r1, r3, r1, lsl #31
   1749c:	str	r1, [sp, #2872]	; 0xb38
   174a0:	ldr	r1, [r2]
   174a4:	lsr	r3, r1, #1
   174a8:	add	r2, sp, #7168	; 0x1c00
   174ac:	add	r2, r2, #48	; 0x30
   174b0:	ldr	r1, [r2]
   174b4:	orr	r1, r3, r1, lsl #31
   174b8:	str	r1, [sp, #2876]	; 0xb3c
   174bc:	ldr	r1, [r2]
   174c0:	lsr	r3, r1, #8
   174c4:	add	r2, sp, #7168	; 0x1c00
   174c8:	add	r2, r2, #52	; 0x34
   174cc:	ldr	r1, [r2]
   174d0:	orr	r1, r3, r1, lsl #24
   174d4:	str	r1, [sp, #2880]	; 0xb40
   174d8:	ldr	r1, [r2]
   174dc:	lsr	r3, r1, #8
   174e0:	add	r2, sp, #7168	; 0x1c00
   174e4:	add	r2, r2, #48	; 0x30
   174e8:	ldr	r1, [r2]
   174ec:	orr	r1, r3, r1, lsl #24
   174f0:	str	r1, [sp, #2884]	; 0xb44
   174f4:	add	r3, sp, #2864	; 0xb30
   174f8:	add	r3, r3, #8
   174fc:	ldrd	r2, [r3]
   17500:	add	r1, sp, #2880	; 0xb40
   17504:	ldrd	r8, [r1]
   17508:	eor	r2, r2, r8
   1750c:	eor	r3, r3, r9
   17510:	add	r1, sp, #7168	; 0x1c00
   17514:	add	r1, r1, #48	; 0x30
   17518:	ldr	r1, [r1]
   1751c:	lsr	r1, r1, #7
   17520:	add	r0, sp, #7168	; 0x1c00
   17524:	add	r0, r0, #52	; 0x34
   17528:	ldr	ip, [r0]
   1752c:	orr	r1, r1, ip, lsl #25
   17530:	str	r1, [sp, #376]	; 0x178
   17534:	lsr	r1, ip, #7
   17538:	str	r1, [sp, #380]	; 0x17c
   1753c:	add	r1, sp, #376	; 0x178
   17540:	ldrd	r8, [r1]
   17544:	eor	r8, r8, r2
   17548:	eor	r9, r9, r3
   1754c:	mov	r2, r8
   17550:	mov	r3, r9
   17554:	add	r1, sp, #7168	; 0x1c00
   17558:	add	r1, r1, #40	; 0x28
   1755c:	ldrd	r8, [r1]
   17560:	adds	r8, r8, r2
   17564:	adc	r9, r9, r3
   17568:	ldrd	r0, [sp, #80]	; 0x50
   1756c:	adds	r0, r0, r8
   17570:	adc	r1, r1, r9
   17574:	mov	r2, r0
   17578:	mov	r3, r1
   1757c:	ldrd	r8, [sp, #8]
   17580:	lsr	r1, r8, #19
   17584:	orr	r1, r1, r9, lsl #13
   17588:	str	r1, [sp, #2888]	; 0xb48
   1758c:	lsr	r1, r9, #19
   17590:	orr	r1, r1, r8, lsl #13
   17594:	str	r1, [sp, #2892]	; 0xb4c
   17598:	lsl	r1, r9, #3
   1759c:	orr	r1, r1, r8, lsr #29
   175a0:	str	r1, [sp, #2900]	; 0xb54
   175a4:	lsl	r1, r8, #3
   175a8:	orr	r1, r1, r9, lsr #29
   175ac:	str	r1, [sp, #2896]	; 0xb50
   175b0:	add	r1, sp, #2880	; 0xb40
   175b4:	add	r1, r1, #8
   175b8:	ldrd	r8, [r1]
   175bc:	add	r1, sp, #2896	; 0xb50
   175c0:	ldrd	r0, [r1]
   175c4:	eor	r8, r8, r0
   175c8:	eor	r9, r9, r1
   175cc:	mov	r0, r8
   175d0:	mov	r1, r9
   175d4:	ldrd	r8, [sp, #8]
   175d8:	lsr	ip, r8, #6
   175dc:	orr	ip, ip, r9, lsl #26
   175e0:	str	ip, [sp, #384]	; 0x180
   175e4:	ldr	ip, [sp, #12]
   175e8:	lsr	ip, ip, #6
   175ec:	str	ip, [sp, #388]	; 0x184
   175f0:	add	ip, sp, #384	; 0x180
   175f4:	ldrd	r8, [ip]
   175f8:	eor	r8, r8, r0
   175fc:	eor	r9, r9, r1
   17600:	adds	r8, r2, r8
   17604:	adc	r9, r3, r9
   17608:	ldrd	r0, [sp, #16]
   1760c:	ldrd	r2, [sp, #32]
   17610:	eor	r0, r0, r2
   17614:	eor	r1, r1, r3
   17618:	mov	r2, r6
   1761c:	mov	r3, r7
   17620:	and	r2, r2, r0
   17624:	and	r3, r3, r1
   17628:	mov	r0, r2
   1762c:	mov	r1, r3
   17630:	ldrd	r2, [sp, #16]
   17634:	eor	r2, r2, r0
   17638:	eor	r3, r3, r1
   1763c:	mov	r0, r2
   17640:	mov	r1, r3
   17644:	add	r3, pc, #900	; 0x384
   17648:	ldrd	r2, [r3]
   1764c:	strd	r8, [sp, #104]	; 0x68
   17650:	adds	r8, r8, r2
   17654:	adc	r9, r9, r3
   17658:	adds	sl, sl, r8
   1765c:	adc	fp, fp, r9
   17660:	adds	r0, r0, sl
   17664:	adc	r1, r1, fp
   17668:	lsr	r3, r6, #14
   1766c:	orr	ip, r3, r7, lsl #18
   17670:	str	ip, [sp, #2904]	; 0xb58
   17674:	lsr	r3, r7, #14
   17678:	orr	ip, r3, r6, lsl #18
   1767c:	str	ip, [sp, #2908]	; 0xb5c
   17680:	lsr	r3, r6, #18
   17684:	orr	ip, r3, r7, lsl #14
   17688:	str	ip, [sp, #2912]	; 0xb60
   1768c:	lsr	r3, r7, #18
   17690:	orr	ip, r3, r6, lsl #14
   17694:	str	ip, [sp, #2916]	; 0xb64
   17698:	add	r3, sp, #2896	; 0xb50
   1769c:	add	r3, r3, #8
   176a0:	ldrd	r2, [r3]
   176a4:	add	ip, sp, #2912	; 0xb60
   176a8:	ldrd	sl, [ip]
   176ac:	eor	r2, r2, sl
   176b0:	eor	r3, r3, fp
   176b4:	lsl	ip, r7, #23
   176b8:	orr	ip, ip, r6, lsr #9
   176bc:	str	ip, [sp, #2924]	; 0xb6c
   176c0:	lsl	ip, r6, #23
   176c4:	orr	ip, ip, r7, lsr #9
   176c8:	str	ip, [sp, #2920]	; 0xb68
   176cc:	add	ip, sp, #2912	; 0xb60
   176d0:	add	ip, ip, #8
   176d4:	ldrd	sl, [ip]
   176d8:	eor	sl, sl, r2
   176dc:	eor	fp, fp, r3
   176e0:	adds	sl, r0, sl
   176e4:	adc	fp, r1, fp
   176e8:	ldrd	r2, [sp]
   176ec:	strd	sl, [sp]
   176f0:	adds	r2, r2, sl
   176f4:	adc	r3, r3, fp
   176f8:	strd	r2, [sp, #40]	; 0x28
   176fc:	lsr	r3, r4, #28
   17700:	orr	r1, r3, r5, lsl #4
   17704:	str	r1, [sp, #2928]	; 0xb70
   17708:	lsr	r3, r5, #28
   1770c:	orr	r1, r3, r4, lsl #4
   17710:	str	r1, [sp, #2932]	; 0xb74
   17714:	lsl	r3, r5, #30
   17718:	orr	r1, r3, r4, lsr #2
   1771c:	str	r1, [sp, #2940]	; 0xb7c
   17720:	lsl	r3, r4, #30
   17724:	orr	r1, r3, r5, lsr #2
   17728:	str	r1, [sp, #2936]	; 0xb78
   1772c:	add	r3, sp, #2928	; 0xb70
   17730:	ldrd	r2, [r3]
   17734:	add	r1, sp, #2928	; 0xb70
   17738:	add	r1, r1, #8
   1773c:	ldrd	sl, [r1]
   17740:	eor	r2, r2, sl
   17744:	eor	r3, r3, fp
   17748:	lsl	r1, r5, #25
   1774c:	orr	r1, r1, r4, lsr #7
   17750:	str	r1, [sp, #2948]	; 0xb84
   17754:	lsl	r1, r4, #25
   17758:	orr	r1, r1, r5, lsr #7
   1775c:	str	r1, [sp, #2944]	; 0xb80
   17760:	add	r1, sp, #2944	; 0xb80
   17764:	ldrd	sl, [r1]
   17768:	eor	sl, sl, r2
   1776c:	eor	fp, fp, r3
   17770:	mov	r2, sl
   17774:	mov	r3, fp
   17778:	ldrd	sl, [sp, #160]	; 0xa0
   1777c:	orr	r8, sl, r4
   17780:	orr	r9, fp, r5
   17784:	mov	r0, r8
   17788:	mov	r1, r9
   1778c:	ldrd	r8, [sp, #24]
   17790:	and	r8, r8, r0
   17794:	and	r9, r9, r1
   17798:	mov	r0, r8
   1779c:	mov	r1, r9
   177a0:	mov	r8, sl
   177a4:	mov	r9, fp
   177a8:	and	r8, r8, r4
   177ac:	and	r9, r9, r5
   177b0:	orr	r8, r8, r0
   177b4:	orr	r9, r9, r1
   177b8:	adds	r0, r8, r2
   177bc:	adc	r1, r9, r3
   177c0:	ldrd	r2, [sp]
   177c4:	adds	r2, r2, r0
   177c8:	adc	r3, r3, r1
   177cc:	strd	r2, [sp, #136]	; 0x88
   177d0:	add	r3, sp, #7168	; 0x1c00
   177d4:	add	r3, r3, #56	; 0x38
   177d8:	ldr	r1, [r3]
   177dc:	lsr	r3, r1, #1
   177e0:	add	r2, sp, #7168	; 0x1c00
   177e4:	add	r2, r2, #60	; 0x3c
   177e8:	ldr	r1, [r2]
   177ec:	orr	r1, r3, r1, lsl #31
   177f0:	str	r1, [sp, #2952]	; 0xb88
   177f4:	ldr	r1, [r2]
   177f8:	lsr	r3, r1, #1
   177fc:	add	r2, sp, #7168	; 0x1c00
   17800:	add	r2, r2, #56	; 0x38
   17804:	ldr	r1, [r2]
   17808:	orr	r1, r3, r1, lsl #31
   1780c:	str	r1, [sp, #2956]	; 0xb8c
   17810:	ldr	r1, [r2]
   17814:	lsr	r3, r1, #8
   17818:	add	r2, sp, #7168	; 0x1c00
   1781c:	add	r2, r2, #60	; 0x3c
   17820:	ldr	r1, [r2]
   17824:	orr	r1, r3, r1, lsl #24
   17828:	str	r1, [sp, #2960]	; 0xb90
   1782c:	ldr	r1, [r2]
   17830:	lsr	r3, r1, #8
   17834:	add	r2, sp, #7168	; 0x1c00
   17838:	add	r2, r2, #56	; 0x38
   1783c:	ldr	r1, [r2]
   17840:	orr	r1, r3, r1, lsl #24
   17844:	str	r1, [sp, #2964]	; 0xb94
   17848:	add	r3, sp, #2944	; 0xb80
   1784c:	add	r3, r3, #8
   17850:	ldrd	r2, [r3]
   17854:	add	r1, sp, #2960	; 0xb90
   17858:	ldrd	sl, [r1]
   1785c:	eor	r2, r2, sl
   17860:	eor	r3, r3, fp
   17864:	add	r1, sp, #7168	; 0x1c00
   17868:	add	r1, r1, #56	; 0x38
   1786c:	ldr	r1, [r1]
   17870:	lsr	r1, r1, #7
   17874:	add	r0, sp, #7168	; 0x1c00
   17878:	add	r0, r0, #60	; 0x3c
   1787c:	ldr	ip, [r0]
   17880:	orr	r1, r1, ip, lsl #25
   17884:	str	r1, [sp, #392]	; 0x188
   17888:	lsr	r1, ip, #7
   1788c:	str	r1, [sp, #396]	; 0x18c
   17890:	add	r1, sp, #392	; 0x188
   17894:	ldrd	sl, [r1]
   17898:	eor	sl, sl, r2
   1789c:	eor	fp, fp, r3
   178a0:	mov	r2, sl
   178a4:	mov	r3, fp
   178a8:	add	r1, sp, #7168	; 0x1c00
   178ac:	add	r1, r1, #48	; 0x30
   178b0:	ldrd	sl, [r1]
   178b4:	adds	sl, sl, r2
   178b8:	adc	fp, fp, r3
   178bc:	mov	r2, sl
   178c0:	mov	r3, fp
   178c4:	ldrd	sl, [sp, #88]	; 0x58
   178c8:	adds	sl, sl, r2
   178cc:	adc	fp, fp, r3
   178d0:	mov	r2, sl
   178d4:	mov	r3, fp
   178d8:	ldrd	r8, [sp, #128]	; 0x80
   178dc:	lsr	r1, r8, #19
   178e0:	orr	r1, r1, r9, lsl #13
   178e4:	str	r1, [sp, #2968]	; 0xb98
   178e8:	lsr	r1, r9, #19
   178ec:	orr	r1, r1, r8, lsl #13
   178f0:	str	r1, [sp, #2972]	; 0xb9c
   178f4:	lsl	r1, r9, #3
   178f8:	orr	r1, r1, r8, lsr #29
   178fc:	str	r1, [sp, #2980]	; 0xba4
   17900:	lsl	r1, r8, #3
   17904:	orr	r1, r1, r9, lsr #29
   17908:	str	r1, [sp, #2976]	; 0xba0
   1790c:	add	r1, sp, #2960	; 0xb90
   17910:	add	r1, r1, #8
   17914:	ldrd	sl, [r1]
   17918:	add	r1, sp, #2976	; 0xba0
   1791c:	ldrd	r0, [r1]
   17920:	eor	sl, sl, r0
   17924:	eor	fp, fp, r1
   17928:	mov	r0, sl
   1792c:	mov	r1, fp
   17930:	lsr	ip, r8, #6
   17934:	orr	ip, ip, r9, lsl #26
   17938:	str	ip, [sp, #400]	; 0x190
   1793c:	lsr	ip, r9, #6
   17940:	str	ip, [sp, #404]	; 0x194
   17944:	add	ip, sp, #400	; 0x190
   17948:	ldrd	sl, [ip]
   1794c:	eor	sl, sl, r0
   17950:	eor	fp, fp, r1
   17954:	adds	sl, r2, sl
   17958:	adc	fp, r3, fp
   1795c:	strd	r6, [sp]
   17960:	mov	r0, r6
   17964:	mov	r1, r7
   17968:	ldrd	r6, [sp, #32]
   1796c:	mov	r2, r6
   17970:	mov	r3, r7
   17974:	eor	r2, r2, r0
   17978:	eor	r3, r3, r1
   1797c:	mov	r0, r2
   17980:	mov	r1, r3
   17984:	ldrd	r8, [sp, #40]	; 0x28
   17988:	mov	r2, r8
   1798c:	mov	r3, r9
   17990:	and	r2, r2, r0
   17994:	and	r3, r3, r1
   17998:	mov	r0, r2
   1799c:	mov	r1, r3
   179a0:	mov	r2, r6
   179a4:	mov	r3, r7
   179a8:	eor	r2, r2, r0
   179ac:	eor	r3, r3, r1
   179b0:	mov	r0, r2
   179b4:	mov	r1, r3
   179b8:	add	r3, pc, #24
   179bc:	ldrd	r2, [r3]
   179c0:	strd	sl, [sp, #144]	; 0x90
   179c4:	adds	sl, sl, r2
   179c8:	adc	fp, fp, r3
   179cc:	b	179e8 <dcngettext@plt+0x69f8>
   179d0:	cdplt	14, 14, cr0, cr15, cr4, {7}
   179d4:	svclt	0x00597fc7
   179d8:	stccc	15, cr8, [r8, #776]!	; 0x308
   179dc:			; <UNDEFINED> instruction: 0xc6e00bf3
   179e0:	movwls	sl, #42789	; 0xa725
   179e4:	strle	r9, [r7, #327]!	; 0x147
   179e8:	ldrd	r6, [sp, #16]
   179ec:	adds	r6, r6, sl
   179f0:	adc	r7, r7, fp
   179f4:	adds	r0, r0, r6
   179f8:	adc	r1, r1, r7
   179fc:	lsr	r3, r8, #14
   17a00:	mov	r6, r8
   17a04:	mov	r7, r9
   17a08:	orr	ip, r3, r9, lsl #18
   17a0c:	str	ip, [sp, #2984]	; 0xba8
   17a10:	lsr	r3, r9, #14
   17a14:	orr	ip, r3, r8, lsl #18
   17a18:	str	ip, [sp, #2988]	; 0xbac
   17a1c:	lsr	r3, r8, #18
   17a20:	orr	ip, r3, r9, lsl #14
   17a24:	str	ip, [sp, #2992]	; 0xbb0
   17a28:	lsr	r3, r9, #18
   17a2c:	orr	ip, r3, r8, lsl #14
   17a30:	str	ip, [sp, #2996]	; 0xbb4
   17a34:	add	r3, sp, #2976	; 0xba0
   17a38:	add	r3, r3, #8
   17a3c:	ldrd	r2, [r3]
   17a40:	add	ip, sp, #2992	; 0xbb0
   17a44:	ldrd	r8, [ip]
   17a48:	eor	r2, r2, r8
   17a4c:	eor	r3, r3, r9
   17a50:	lsl	ip, r7, #23
   17a54:	orr	ip, ip, r6, lsr #9
   17a58:	str	ip, [sp, #3004]	; 0xbbc
   17a5c:	lsl	ip, r6, #23
   17a60:	orr	ip, ip, r7, lsr #9
   17a64:	str	ip, [sp, #3000]	; 0xbb8
   17a68:	add	ip, sp, #2992	; 0xbb0
   17a6c:	add	ip, ip, #8
   17a70:	ldrd	r8, [ip]
   17a74:	eor	r8, r8, r2
   17a78:	eor	r9, r9, r3
   17a7c:	adds	r8, r0, r8
   17a80:	adc	r9, r1, r9
   17a84:	mov	r2, r8
   17a88:	mov	r3, r9
   17a8c:	strd	r2, [sp, #16]
   17a90:	ldrd	r0, [sp, #24]
   17a94:	adds	r0, r0, r8
   17a98:	adc	r1, r1, r9
   17a9c:	mov	r2, r0
   17aa0:	mov	r3, r1
   17aa4:	strd	r2, [sp, #24]
   17aa8:	ldrd	r6, [sp, #136]	; 0x88
   17aac:	lsr	r3, r6, #28
   17ab0:	orr	r1, r3, r7, lsl #4
   17ab4:	str	r1, [sp, #3008]	; 0xbc0
   17ab8:	lsr	r3, r7, #28
   17abc:	orr	r1, r3, r6, lsl #4
   17ac0:	str	r1, [sp, #3012]	; 0xbc4
   17ac4:	lsl	r3, r7, #30
   17ac8:	orr	r1, r3, r6, lsr #2
   17acc:	str	r1, [sp, #3020]	; 0xbcc
   17ad0:	lsl	r3, r6, #30
   17ad4:	orr	r1, r3, r7, lsr #2
   17ad8:	str	r1, [sp, #3016]	; 0xbc8
   17adc:	add	r3, sp, #3008	; 0xbc0
   17ae0:	ldrd	r2, [r3]
   17ae4:	add	r1, sp, #3008	; 0xbc0
   17ae8:	add	r1, r1, #8
   17aec:	ldrd	r8, [r1]
   17af0:	eor	r2, r2, r8
   17af4:	eor	r3, r3, r9
   17af8:	lsl	r1, r7, #25
   17afc:	orr	r1, r1, r6, lsr #7
   17b00:	str	r1, [sp, #3028]	; 0xbd4
   17b04:	lsl	r1, r6, #25
   17b08:	orr	r1, r1, r7, lsr #7
   17b0c:	str	r1, [sp, #3024]	; 0xbd0
   17b10:	add	r1, sp, #3024	; 0xbd0
   17b14:	ldrd	r8, [r1]
   17b18:	eor	r8, r8, r2
   17b1c:	eor	r9, r9, r3
   17b20:	mov	r2, r8
   17b24:	mov	r3, r9
   17b28:	mov	sl, r4
   17b2c:	mov	fp, r5
   17b30:	orr	r4, r4, r6
   17b34:	orr	r5, r5, r7
   17b38:	ldrd	r8, [sp, #160]	; 0xa0
   17b3c:	and	r8, r8, r4
   17b40:	and	r9, r9, r5
   17b44:	mov	r4, sl
   17b48:	mov	r5, fp
   17b4c:	and	r4, r4, r6
   17b50:	and	r5, r5, r7
   17b54:	orr	r0, r8, r4
   17b58:	orr	r1, r9, r5
   17b5c:	adds	r0, r0, r2
   17b60:	adc	r1, r1, r3
   17b64:	ldrd	r2, [sp, #16]
   17b68:	adds	r2, r2, r0
   17b6c:	adc	r3, r3, r1
   17b70:	mov	r4, r2
   17b74:	mov	r5, r3
   17b78:	add	r3, sp, #7232	; 0x1c40
   17b7c:	ldr	r2, [r3]
   17b80:	lsr	r3, r2, #1
   17b84:	add	r2, sp, #7232	; 0x1c40
   17b88:	add	r2, r2, #4
   17b8c:	ldr	r2, [r2]
   17b90:	orr	r2, r3, r2, lsl #31
   17b94:	str	r2, [sp, #3032]	; 0xbd8
   17b98:	add	r3, sp, #7232	; 0x1c40
   17b9c:	add	r3, r3, #4
   17ba0:	ldr	r2, [r3]
   17ba4:	lsr	r3, r2, #1
   17ba8:	add	r2, sp, #7232	; 0x1c40
   17bac:	ldr	r2, [r2]
   17bb0:	orr	r2, r3, r2, lsl #31
   17bb4:	str	r2, [sp, #3036]	; 0xbdc
   17bb8:	add	r3, sp, #7232	; 0x1c40
   17bbc:	ldr	r2, [r3]
   17bc0:	lsr	r3, r2, #8
   17bc4:	add	r2, sp, #7232	; 0x1c40
   17bc8:	add	r2, r2, #4
   17bcc:	ldr	r2, [r2]
   17bd0:	orr	r2, r3, r2, lsl #24
   17bd4:	str	r2, [sp, #3040]	; 0xbe0
   17bd8:	add	r3, sp, #7232	; 0x1c40
   17bdc:	add	r3, r3, #4
   17be0:	ldr	r2, [r3]
   17be4:	lsr	r3, r2, #8
   17be8:	add	r2, sp, #7232	; 0x1c40
   17bec:	ldr	r2, [r2]
   17bf0:	orr	r2, r3, r2, lsl #24
   17bf4:	str	r2, [sp, #3044]	; 0xbe4
   17bf8:	add	r3, sp, #3024	; 0xbd0
   17bfc:	add	r3, r3, #8
   17c00:	ldrd	r2, [r3]
   17c04:	add	r1, sp, #3040	; 0xbe0
   17c08:	ldrd	r8, [r1]
   17c0c:	eor	r2, r2, r8
   17c10:	eor	r3, r3, r9
   17c14:	add	r1, sp, #7232	; 0x1c40
   17c18:	ldr	r1, [r1]
   17c1c:	lsr	r1, r1, #7
   17c20:	add	r0, sp, #7232	; 0x1c40
   17c24:	add	r0, r0, #4
   17c28:	ldr	ip, [r0]
   17c2c:	orr	r1, r1, ip, lsl #25
   17c30:	str	r1, [sp, #408]	; 0x198
   17c34:	lsr	r1, ip, #7
   17c38:	str	r1, [sp, #412]	; 0x19c
   17c3c:	add	r1, sp, #408	; 0x198
   17c40:	ldrd	r8, [r1]
   17c44:	eor	r8, r8, r2
   17c48:	eor	r9, r9, r3
   17c4c:	mov	r2, r8
   17c50:	mov	r3, r9
   17c54:	add	r1, sp, #7168	; 0x1c00
   17c58:	add	r1, r1, #56	; 0x38
   17c5c:	ldrd	r8, [r1]
   17c60:	adds	r8, r8, r2
   17c64:	adc	r9, r9, r3
   17c68:	ldrd	r6, [sp, #96]	; 0x60
   17c6c:	adds	r6, r6, r8
   17c70:	adc	r7, r7, r9
   17c74:	mov	r2, r6
   17c78:	mov	r3, r7
   17c7c:	ldrd	r8, [sp, #104]	; 0x68
   17c80:	lsr	r1, r8, #19
   17c84:	orr	r1, r1, r9, lsl #13
   17c88:	str	r1, [sp, #3048]	; 0xbe8
   17c8c:	lsr	r1, r9, #19
   17c90:	orr	r1, r1, r8, lsl #13
   17c94:	str	r1, [sp, #3052]	; 0xbec
   17c98:	lsl	r1, r9, #3
   17c9c:	orr	r1, r1, r8, lsr #29
   17ca0:	str	r1, [sp, #3060]	; 0xbf4
   17ca4:	lsl	r1, r8, #3
   17ca8:	orr	r1, r1, r9, lsr #29
   17cac:	str	r1, [sp, #3056]	; 0xbf0
   17cb0:	add	r1, sp, #3040	; 0xbe0
   17cb4:	add	r1, r1, #8
   17cb8:	ldrd	r6, [r1]
   17cbc:	add	r1, sp, #3056	; 0xbf0
   17cc0:	ldrd	r0, [r1]
   17cc4:	eor	r6, r6, r0
   17cc8:	eor	r7, r7, r1
   17ccc:	mov	r1, r7
   17cd0:	lsr	ip, r8, #6
   17cd4:	orr	ip, ip, r9, lsl #26
   17cd8:	str	ip, [sp, #416]	; 0x1a0
   17cdc:	lsr	ip, r9, #6
   17ce0:	str	ip, [sp, #420]	; 0x1a4
   17ce4:	add	ip, sp, #416	; 0x1a0
   17ce8:	ldrd	r8, [ip]
   17cec:	eor	r8, r8, r6
   17cf0:	eor	r9, r9, r1
   17cf4:	adds	r8, r2, r8
   17cf8:	adc	r9, r3, r9
   17cfc:	ldrd	r6, [sp]
   17d00:	ldrd	r2, [sp, #40]	; 0x28
   17d04:	eor	r2, r2, r6
   17d08:	eor	r3, r3, r7
   17d0c:	mov	r0, r2
   17d10:	mov	r1, r3
   17d14:	ldrd	r2, [sp, #24]
   17d18:	and	r2, r2, r0
   17d1c:	and	r3, r3, r1
   17d20:	mov	r0, r2
   17d24:	mov	r1, r3
   17d28:	strd	r6, [sp, #168]	; 0xa8
   17d2c:	mov	r2, r6
   17d30:	mov	r3, r7
   17d34:	eor	r2, r2, r0
   17d38:	eor	r3, r3, r1
   17d3c:	mov	r0, r2
   17d40:	mov	r1, r3
   17d44:	sub	r3, pc, #876	; 0x36c
   17d48:	ldrd	r2, [r3]
   17d4c:	strd	r8, [sp, #152]	; 0x98
   17d50:	adds	r8, r8, r2
   17d54:	adc	r9, r9, r3
   17d58:	mov	r2, r8
   17d5c:	mov	r3, r9
   17d60:	ldrd	r8, [sp, #32]
   17d64:	adds	r8, r8, r2
   17d68:	adc	r9, r9, r3
   17d6c:	adds	r0, r0, r8
   17d70:	adc	r1, r1, r9
   17d74:	ldrd	r8, [sp, #24]
   17d78:	lsr	r3, r8, #14
   17d7c:	orr	r2, r3, r9, lsl #18
   17d80:	str	r2, [sp, #3064]	; 0xbf8
   17d84:	lsr	r3, r9, #14
   17d88:	orr	r2, r3, r8, lsl #18
   17d8c:	str	r2, [sp, #3068]	; 0xbfc
   17d90:	lsr	r3, r8, #18
   17d94:	orr	r2, r3, r9, lsl #14
   17d98:	str	r2, [sp, #3072]	; 0xc00
   17d9c:	lsr	r3, r9, #18
   17da0:	mov	r6, r8
   17da4:	mov	r7, r9
   17da8:	orr	r2, r3, r8, lsl #14
   17dac:	str	r2, [sp, #3076]	; 0xc04
   17db0:	add	r3, sp, #3056	; 0xbf0
   17db4:	add	r3, r3, #8
   17db8:	ldrd	r2, [r3]
   17dbc:	add	ip, sp, #3072	; 0xc00
   17dc0:	ldrd	r8, [ip]
   17dc4:	eor	r2, r2, r8
   17dc8:	eor	r3, r3, r9
   17dcc:	lsl	ip, r7, #23
   17dd0:	orr	ip, ip, r6, lsr #9
   17dd4:	str	ip, [sp, #3084]	; 0xc0c
   17dd8:	lsl	ip, r6, #23
   17ddc:	orr	ip, ip, r7, lsr #9
   17de0:	str	ip, [sp, #3080]	; 0xc08
   17de4:	add	ip, sp, #3072	; 0xc00
   17de8:	add	ip, ip, #8
   17dec:	ldrd	r8, [ip]
   17df0:	eor	r8, r8, r2
   17df4:	eor	r9, r9, r3
   17df8:	adds	r8, r0, r8
   17dfc:	adc	r9, r1, r9
   17e00:	mov	r2, r8
   17e04:	mov	r3, r9
   17e08:	ldrd	r8, [sp, #160]	; 0xa0
   17e0c:	strd	r2, [sp]
   17e10:	adds	r8, r8, r2
   17e14:	adc	r9, r9, r3
   17e18:	strd	r8, [sp, #32]
   17e1c:	lsr	r3, r4, #28
   17e20:	orr	r1, r3, r5, lsl #4
   17e24:	str	r1, [sp, #3088]	; 0xc10
   17e28:	lsr	r3, r5, #28
   17e2c:	orr	r1, r3, r4, lsl #4
   17e30:	str	r1, [sp, #3092]	; 0xc14
   17e34:	lsl	r3, r5, #30
   17e38:	orr	r1, r3, r4, lsr #2
   17e3c:	str	r1, [sp, #3100]	; 0xc1c
   17e40:	lsl	r3, r4, #30
   17e44:	orr	r1, r3, r5, lsr #2
   17e48:	str	r1, [sp, #3096]	; 0xc18
   17e4c:	add	r3, sp, #3088	; 0xc10
   17e50:	ldrd	r2, [r3]
   17e54:	add	r1, sp, #3088	; 0xc10
   17e58:	add	r1, r1, #8
   17e5c:	ldrd	r8, [r1]
   17e60:	eor	r2, r2, r8
   17e64:	eor	r3, r3, r9
   17e68:	lsl	r1, r5, #25
   17e6c:	orr	r1, r1, r4, lsr #7
   17e70:	str	r1, [sp, #3108]	; 0xc24
   17e74:	lsl	r1, r4, #25
   17e78:	orr	r1, r1, r5, lsr #7
   17e7c:	str	r1, [sp, #3104]	; 0xc20
   17e80:	add	r1, sp, #3104	; 0xc20
   17e84:	ldrd	r8, [r1]
   17e88:	eor	r8, r8, r2
   17e8c:	eor	r9, r9, r3
   17e90:	mov	r2, r8
   17e94:	mov	r3, r9
   17e98:	ldrd	r6, [sp, #136]	; 0x88
   17e9c:	orr	r8, r6, r4
   17ea0:	orr	r9, r7, r5
   17ea4:	strd	sl, [sp, #160]	; 0xa0
   17ea8:	and	sl, sl, r8
   17eac:	and	fp, fp, r9
   17eb0:	mov	r8, r6
   17eb4:	mov	r9, r7
   17eb8:	and	r8, r8, r4
   17ebc:	and	r9, r9, r5
   17ec0:	orr	r8, r8, sl
   17ec4:	orr	r9, r9, fp
   17ec8:	adds	r0, r8, r2
   17ecc:	adc	r1, r9, r3
   17ed0:	ldrd	r2, [sp]
   17ed4:	adds	r2, r2, r0
   17ed8:	adc	r3, r3, r1
   17edc:	strd	r2, [sp]
   17ee0:	add	r3, sp, #7232	; 0x1c40
   17ee4:	add	r3, r3, #8
   17ee8:	ldr	r1, [r3]
   17eec:	lsr	r3, r1, #1
   17ef0:	add	r2, sp, #7232	; 0x1c40
   17ef4:	add	r2, r2, #12
   17ef8:	ldr	r1, [r2]
   17efc:	orr	r1, r3, r1, lsl #31
   17f00:	str	r1, [sp, #3112]	; 0xc28
   17f04:	ldr	r1, [r2]
   17f08:	lsr	r3, r1, #1
   17f0c:	add	r2, sp, #7232	; 0x1c40
   17f10:	add	r2, r2, #8
   17f14:	ldr	r1, [r2]
   17f18:	orr	r1, r3, r1, lsl #31
   17f1c:	str	r1, [sp, #3116]	; 0xc2c
   17f20:	ldr	r1, [r2]
   17f24:	lsr	r3, r1, #8
   17f28:	add	r2, sp, #7232	; 0x1c40
   17f2c:	add	r2, r2, #12
   17f30:	ldr	r1, [r2]
   17f34:	orr	r1, r3, r1, lsl #24
   17f38:	str	r1, [sp, #3120]	; 0xc30
   17f3c:	ldr	r1, [r2]
   17f40:	lsr	r3, r1, #8
   17f44:	add	r2, sp, #7232	; 0x1c40
   17f48:	add	r2, r2, #8
   17f4c:	ldr	r1, [r2]
   17f50:	orr	r1, r3, r1, lsl #24
   17f54:	str	r1, [sp, #3124]	; 0xc34
   17f58:	add	r3, sp, #3104	; 0xc20
   17f5c:	add	r3, r3, #8
   17f60:	ldrd	r2, [r3]
   17f64:	add	r1, sp, #3120	; 0xc30
   17f68:	ldrd	r8, [r1]
   17f6c:	eor	r2, r2, r8
   17f70:	eor	r3, r3, r9
   17f74:	add	r1, sp, #7232	; 0x1c40
   17f78:	add	r1, r1, #8
   17f7c:	ldr	r1, [r1]
   17f80:	lsr	r1, r1, #7
   17f84:	add	r0, sp, #7232	; 0x1c40
   17f88:	add	r0, r0, #12
   17f8c:	ldr	ip, [r0]
   17f90:	orr	r1, r1, ip, lsl #25
   17f94:	str	r1, [sp, #424]	; 0x1a8
   17f98:	lsr	r1, ip, #7
   17f9c:	str	r1, [sp, #428]	; 0x1ac
   17fa0:	add	r1, sp, #424	; 0x1a8
   17fa4:	ldrd	r8, [r1]
   17fa8:	eor	r8, r8, r2
   17fac:	eor	r9, r9, r3
   17fb0:	mov	r2, r8
   17fb4:	mov	r3, r9
   17fb8:	add	r1, sp, #7232	; 0x1c40
   17fbc:	ldrd	r8, [r1]
   17fc0:	adds	r8, r8, r2
   17fc4:	adc	r9, r9, r3
   17fc8:	ldrd	sl, [sp, #112]	; 0x70
   17fcc:	adds	sl, sl, r8
   17fd0:	adc	fp, fp, r9
   17fd4:	mov	r2, sl
   17fd8:	mov	r3, fp
   17fdc:	ldrd	sl, [sp, #144]	; 0x90
   17fe0:	lsr	r1, sl, #19
   17fe4:	orr	r1, r1, fp, lsl #13
   17fe8:	str	r1, [sp, #3128]	; 0xc38
   17fec:	lsr	r1, fp, #19
   17ff0:	orr	r1, r1, sl, lsl #13
   17ff4:	str	r1, [sp, #3132]	; 0xc3c
   17ff8:	lsl	r1, fp, #3
   17ffc:	orr	r1, r1, sl, lsr #29
   18000:	str	r1, [sp, #3140]	; 0xc44
   18004:	lsl	r1, sl, #3
   18008:	orr	r1, r1, fp, lsr #29
   1800c:	str	r1, [sp, #3136]	; 0xc40
   18010:	add	r1, sp, #3120	; 0xc30
   18014:	add	r1, r1, #8
   18018:	ldrd	r8, [r1]
   1801c:	add	r1, sp, #3136	; 0xc40
   18020:	ldrd	r0, [r1]
   18024:	eor	r8, r8, r0
   18028:	eor	r9, r9, r1
   1802c:	mov	r0, r8
   18030:	mov	r1, r9
   18034:	lsr	ip, sl, #6
   18038:	orr	ip, ip, fp, lsl #26
   1803c:	str	ip, [sp, #432]	; 0x1b0
   18040:	lsr	ip, fp, #6
   18044:	str	ip, [sp, #436]	; 0x1b4
   18048:	add	ip, sp, #432	; 0x1b0
   1804c:	ldrd	r8, [ip]
   18050:	eor	r8, r8, r0
   18054:	eor	r9, r9, r1
   18058:	adds	sl, r2, r8
   1805c:	adc	fp, r3, r9
   18060:	ldrd	r2, [sp, #40]	; 0x28
   18064:	mov	r0, r2
   18068:	mov	r1, r3
   1806c:	ldrd	r8, [sp, #24]
   18070:	eor	r0, r0, r8
   18074:	eor	r1, r1, r9
   18078:	ldrd	r8, [sp, #32]
   1807c:	and	r8, r8, r0
   18080:	and	r9, r9, r1
   18084:	eor	r2, r2, r8
   18088:	eor	r3, r3, r9
   1808c:	mov	r0, r2
   18090:	mov	r1, r3
   18094:	add	r3, pc, #876	; 0x36c
   18098:	ldrd	r2, [r3]
   1809c:	strd	sl, [sp, #16]
   180a0:	adds	sl, sl, r2
   180a4:	adc	fp, fp, r3
   180a8:	ldrd	r6, [sp, #168]	; 0xa8
   180ac:	adds	r6, r6, sl
   180b0:	adc	r7, r7, fp
   180b4:	adds	r0, r0, r6
   180b8:	adc	r1, r1, r7
   180bc:	ldrd	r6, [sp, #32]
   180c0:	lsr	r3, r6, #14
   180c4:	orr	ip, r3, r7, lsl #18
   180c8:	str	ip, [sp, #3144]	; 0xc48
   180cc:	lsr	r3, r7, #14
   180d0:	orr	ip, r3, r6, lsl #18
   180d4:	str	ip, [sp, #3148]	; 0xc4c
   180d8:	lsr	r3, r6, #18
   180dc:	orr	ip, r3, r7, lsl #14
   180e0:	str	ip, [sp, #3152]	; 0xc50
   180e4:	lsr	r3, r7, #18
   180e8:	orr	ip, r3, r6, lsl #14
   180ec:	str	ip, [sp, #3156]	; 0xc54
   180f0:	add	r3, sp, #3136	; 0xc40
   180f4:	add	r3, r3, #8
   180f8:	ldrd	r2, [r3]
   180fc:	add	ip, sp, #3152	; 0xc50
   18100:	ldrd	r8, [ip]
   18104:	eor	r2, r2, r8
   18108:	eor	r3, r3, r9
   1810c:	lsl	ip, r7, #23
   18110:	orr	ip, ip, r6, lsr #9
   18114:	str	ip, [sp, #3164]	; 0xc5c
   18118:	lsl	ip, r6, #23
   1811c:	orr	ip, ip, r7, lsr #9
   18120:	str	ip, [sp, #3160]	; 0xc58
   18124:	add	ip, sp, #3152	; 0xc50
   18128:	add	ip, ip, #8
   1812c:	ldrd	r8, [ip]
   18130:	eor	r8, r8, r2
   18134:	eor	r9, r9, r3
   18138:	adds	r6, r0, r8
   1813c:	adc	r7, r1, r9
   18140:	ldrd	sl, [sp, #160]	; 0xa0
   18144:	adds	sl, sl, r6
   18148:	adc	fp, fp, r7
   1814c:	ldrd	r0, [sp]
   18150:	lsr	r3, r0, #28
   18154:	orr	r2, r3, r1, lsl #4
   18158:	str	r2, [sp, #3168]	; 0xc60
   1815c:	lsr	r3, r1, #28
   18160:	orr	r2, r3, r0, lsl #4
   18164:	str	r2, [sp, #3172]	; 0xc64
   18168:	lsl	r3, r1, #30
   1816c:	orr	r2, r3, r0, lsr #2
   18170:	str	r2, [sp, #3180]	; 0xc6c
   18174:	lsl	r3, r0, #30
   18178:	orr	r2, r3, r1, lsr #2
   1817c:	str	r2, [sp, #3176]	; 0xc68
   18180:	add	r3, sp, #3168	; 0xc60
   18184:	ldrd	r2, [r3]
   18188:	add	ip, sp, #3168	; 0xc60
   1818c:	add	ip, ip, #8
   18190:	ldrd	r8, [ip]
   18194:	eor	r2, r2, r8
   18198:	eor	r3, r3, r9
   1819c:	mov	r8, r0
   181a0:	mov	r9, r1
   181a4:	lsl	r1, r1, #25
   181a8:	orr	r1, r1, r8, lsr #7
   181ac:	str	r1, [sp, #3188]	; 0xc74
   181b0:	lsl	r1, r8, #25
   181b4:	orr	r1, r1, r9, lsr #7
   181b8:	str	r1, [sp, #3184]	; 0xc70
   181bc:	add	r1, sp, #3184	; 0xc70
   181c0:	ldrd	r8, [r1]
   181c4:	eor	r8, r8, r2
   181c8:	eor	r9, r9, r3
   181cc:	strd	r8, [sp, #160]	; 0xa0
   181d0:	ldrd	r2, [sp]
   181d4:	orr	r0, r2, r4
   181d8:	orr	r1, r3, r5
   181dc:	ldrd	r8, [sp, #136]	; 0x88
   181e0:	and	r8, r8, r0
   181e4:	and	r9, r9, r1
   181e8:	and	r2, r2, r4
   181ec:	and	r3, r3, r5
   181f0:	orr	r2, r2, r8
   181f4:	orr	r3, r3, r9
   181f8:	ldrd	r8, [sp, #160]	; 0xa0
   181fc:	adds	r8, r8, r2
   18200:	adc	r9, r9, r3
   18204:	adds	r6, r6, r8
   18208:	adc	r7, r7, r9
   1820c:	strd	r6, [sp, #192]	; 0xc0
   18210:	ldrd	r0, [sp, #48]	; 0x30
   18214:	lsr	r3, r0, #1
   18218:	orr	ip, r3, r1, lsl #31
   1821c:	str	ip, [sp, #3192]	; 0xc78
   18220:	lsr	r3, r1, #1
   18224:	orr	ip, r3, r0, lsl #31
   18228:	str	ip, [sp, #3196]	; 0xc7c
   1822c:	lsr	r3, r0, #8
   18230:	orr	ip, r3, r1, lsl #24
   18234:	str	ip, [sp, #3200]	; 0xc80
   18238:	lsr	r3, r1, #8
   1823c:	orr	ip, r3, r0, lsl #24
   18240:	str	ip, [sp, #3204]	; 0xc84
   18244:	add	r3, sp, #3184	; 0xc70
   18248:	add	r3, r3, #8
   1824c:	ldrd	r2, [r3]
   18250:	add	ip, sp, #3200	; 0xc80
   18254:	ldrd	r8, [ip]
   18258:	eor	r2, r2, r8
   1825c:	eor	r3, r3, r9
   18260:	lsr	ip, r0, #7
   18264:	orr	ip, ip, r1, lsl #25
   18268:	str	ip, [sp, #440]	; 0x1b8
   1826c:	lsr	r1, r1, #7
   18270:	str	r1, [sp, #444]	; 0x1bc
   18274:	add	r1, sp, #440	; 0x1b8
   18278:	ldrd	r8, [r1]
   1827c:	eor	r8, r8, r2
   18280:	eor	r9, r9, r3
   18284:	mov	r2, r8
   18288:	mov	r3, r9
   1828c:	add	r1, sp, #7232	; 0x1c40
   18290:	add	r1, r1, #8
   18294:	ldrd	r8, [r1]
   18298:	adds	r8, r8, r2
   1829c:	adc	r9, r9, r3
   182a0:	ldrd	r6, [sp, #120]	; 0x78
   182a4:	adds	r6, r6, r8
   182a8:	adc	r7, r7, r9
   182ac:	mov	r2, r6
   182b0:	mov	r3, r7
   182b4:	ldrd	r6, [sp, #152]	; 0x98
   182b8:	lsr	r1, r6, #19
   182bc:	orr	r1, r1, r7, lsl #13
   182c0:	str	r1, [sp, #3208]	; 0xc88
   182c4:	lsr	r1, r7, #19
   182c8:	orr	r1, r1, r6, lsl #13
   182cc:	str	r1, [sp, #3212]	; 0xc8c
   182d0:	lsl	r1, r7, #3
   182d4:	orr	r1, r1, r6, lsr #29
   182d8:	str	r1, [sp, #3220]	; 0xc94
   182dc:	lsl	r1, r6, #3
   182e0:	orr	r1, r1, r7, lsr #29
   182e4:	str	r1, [sp, #3216]	; 0xc90
   182e8:	add	r1, sp, #3200	; 0xc80
   182ec:	add	r1, r1, #8
   182f0:	ldrd	r8, [r1]
   182f4:	add	r1, sp, #3216	; 0xc90
   182f8:	ldrd	r0, [r1]
   182fc:	eor	r8, r8, r0
   18300:	eor	r9, r9, r1
   18304:	mov	r0, r8
   18308:	mov	r1, r9
   1830c:	lsr	ip, r6, #6
   18310:	orr	ip, ip, r7, lsl #26
   18314:	str	ip, [sp, #448]	; 0x1c0
   18318:	lsr	ip, r7, #6
   1831c:	str	ip, [sp, #452]	; 0x1c4
   18320:	add	ip, sp, #448	; 0x1c0
   18324:	ldrd	r8, [ip]
   18328:	eor	r8, r8, r0
   1832c:	eor	r9, r9, r1
   18330:	adds	r6, r2, r8
   18334:	adc	r7, r3, r9
   18338:	mov	r8, r6
   1833c:	mov	r9, r7
   18340:	ldrd	r0, [sp, #24]
   18344:	ldrd	r6, [sp, #32]
   18348:	eor	r0, r0, r6
   1834c:	eor	r1, r1, r7
   18350:	mov	r6, sl
   18354:	mov	r7, fp
   18358:	mov	r2, sl
   1835c:	mov	r3, fp
   18360:	and	r2, r2, r0
   18364:	and	r3, r3, r1
   18368:	ldrd	sl, [sp, #24]
   1836c:	eor	sl, sl, r2
   18370:	eor	fp, fp, r3
   18374:	mov	r0, sl
   18378:	mov	r1, fp
   1837c:	add	r3, pc, #140	; 0x8c
   18380:	ldrd	r2, [r3]
   18384:	strd	r8, [sp, #160]	; 0xa0
   18388:	adds	sl, r8, r2
   1838c:	adc	fp, r9, r3
   18390:	mov	r2, sl
   18394:	mov	r3, fp
   18398:	ldrd	sl, [sp, #40]	; 0x28
   1839c:	adds	sl, sl, r2
   183a0:	adc	fp, fp, r3
   183a4:	adds	r0, r0, sl
   183a8:	adc	r1, r1, fp
   183ac:	lsr	r3, r6, #14
   183b0:	orr	ip, r3, r7, lsl #18
   183b4:	str	ip, [sp, #3224]	; 0xc98
   183b8:	lsr	r3, r7, #14
   183bc:	orr	ip, r3, r6, lsl #18
   183c0:	str	ip, [sp, #3228]	; 0xc9c
   183c4:	lsr	r3, r6, #18
   183c8:	orr	ip, r3, r7, lsl #14
   183cc:	str	ip, [sp, #3232]	; 0xca0
   183d0:	lsr	r3, r7, #18
   183d4:	orr	ip, r3, r6, lsl #14
   183d8:	str	ip, [sp, #3236]	; 0xca4
   183dc:	add	r3, sp, #3216	; 0xc90
   183e0:	add	r3, r3, #8
   183e4:	ldrd	r2, [r3]
   183e8:	add	ip, sp, #3232	; 0xca0
   183ec:	ldrd	r8, [ip]
   183f0:	eor	r2, r2, r8
   183f4:	eor	r3, r3, r9
   183f8:	lsl	ip, r7, #23
   183fc:	orr	ip, ip, r6, lsr #9
   18400:	str	ip, [sp, #3244]	; 0xcac
   18404:	b	18420 <dcngettext@plt+0x7430>
   18408:	and	r8, r3, pc, ror #4
   1840c:			; <UNDEFINED> instruction: 0x06ca6351
   18410:	beq	3b3dd8 <stdout@@GLIBC_2.4+0x37bc6c>
   18414:	strtne	r2, [r9], #-2407	; 0xfffff699
   18418:			; <UNDEFINED> instruction: 0x46d22ffc
   1841c:	ldrcs	r0, [r7, r5, lsl #21]!
   18420:	lsl	ip, r6, #23
   18424:	orr	ip, ip, r7, lsr #9
   18428:	str	ip, [sp, #3240]	; 0xca8
   1842c:	add	ip, sp, #3232	; 0xca0
   18430:	add	ip, ip, #8
   18434:	ldrd	r8, [ip]
   18438:	eor	r8, r8, r2
   1843c:	eor	r9, r9, r3
   18440:	adds	r8, r0, r8
   18444:	adc	r9, r1, r9
   18448:	mov	r2, r8
   1844c:	mov	r3, r9
   18450:	ldrd	r8, [sp, #136]	; 0x88
   18454:	strd	r2, [sp, #136]	; 0x88
   18458:	adds	r8, r8, r2
   1845c:	adc	r9, r9, r3
   18460:	strd	r8, [sp, #40]	; 0x28
   18464:	ldrd	sl, [sp, #192]	; 0xc0
   18468:	lsr	r3, sl, #28
   1846c:	orr	r1, r3, fp, lsl #4
   18470:	str	r1, [sp, #3248]	; 0xcb0
   18474:	lsr	r3, fp, #28
   18478:	orr	r1, r3, sl, lsl #4
   1847c:	str	r1, [sp, #3252]	; 0xcb4
   18480:	lsl	r3, fp, #30
   18484:	orr	r1, r3, sl, lsr #2
   18488:	str	r1, [sp, #3260]	; 0xcbc
   1848c:	lsl	r3, sl, #30
   18490:	orr	r1, r3, fp, lsr #2
   18494:	str	r1, [sp, #3256]	; 0xcb8
   18498:	add	r3, sp, #3248	; 0xcb0
   1849c:	ldrd	r8, [r3]
   184a0:	add	r3, sp, #3248	; 0xcb0
   184a4:	add	r3, r3, #8
   184a8:	ldrd	r2, [r3]
   184ac:	eor	r8, r8, r2
   184b0:	eor	r9, r9, r3
   184b4:	mov	r2, r8
   184b8:	mov	r3, r9
   184bc:	lsl	r1, fp, #25
   184c0:	orr	r1, r1, sl, lsr #7
   184c4:	str	r1, [sp, #3268]	; 0xcc4
   184c8:	lsl	r1, sl, #25
   184cc:	orr	r1, r1, fp, lsr #7
   184d0:	str	r1, [sp, #3264]	; 0xcc0
   184d4:	add	r1, sp, #3264	; 0xcc0
   184d8:	ldrd	r8, [r1]
   184dc:	eor	r8, r8, r2
   184e0:	eor	r9, r9, r3
   184e4:	strd	r8, [sp, #168]	; 0xa8
   184e8:	ldrd	r8, [sp]
   184ec:	orr	r2, r8, sl
   184f0:	orr	r3, r9, fp
   184f4:	mov	r0, r2
   184f8:	mov	r1, r3
   184fc:	and	r0, r0, r4
   18500:	and	r1, r1, r5
   18504:	mov	r2, r8
   18508:	mov	r3, r9
   1850c:	and	r2, r2, sl
   18510:	and	r3, r3, fp
   18514:	orr	r2, r2, r0
   18518:	orr	r3, r3, r1
   1851c:	mov	r0, r2
   18520:	mov	r1, r3
   18524:	ldrd	r2, [sp, #168]	; 0xa8
   18528:	adds	r2, r2, r0
   1852c:	adc	r3, r3, r1
   18530:	ldrd	r8, [sp, #136]	; 0x88
   18534:	adds	r8, r8, r2
   18538:	adc	r9, r9, r3
   1853c:	strd	r8, [sp, #136]	; 0x88
   18540:	ldrd	r0, [sp, #56]	; 0x38
   18544:	lsr	r3, r0, #1
   18548:	orr	ip, r3, r1, lsl #31
   1854c:	str	ip, [sp, #3272]	; 0xcc8
   18550:	lsr	r3, r1, #1
   18554:	orr	ip, r3, r0, lsl #31
   18558:	str	ip, [sp, #3276]	; 0xccc
   1855c:	lsr	r3, r0, #8
   18560:	orr	ip, r3, r1, lsl #24
   18564:	str	ip, [sp, #3280]	; 0xcd0
   18568:	lsr	r3, r1, #8
   1856c:	orr	ip, r3, r0, lsl #24
   18570:	str	ip, [sp, #3284]	; 0xcd4
   18574:	add	r3, sp, #3264	; 0xcc0
   18578:	add	r3, r3, #8
   1857c:	ldrd	r2, [r3]
   18580:	add	ip, sp, #3280	; 0xcd0
   18584:	ldrd	r8, [ip]
   18588:	eor	r2, r2, r8
   1858c:	eor	r3, r3, r9
   18590:	lsr	ip, r0, #7
   18594:	orr	ip, ip, r1, lsl #25
   18598:	str	ip, [sp, #456]	; 0x1c8
   1859c:	lsr	r1, r1, #7
   185a0:	str	r1, [sp, #460]	; 0x1cc
   185a4:	add	r1, sp, #456	; 0x1c8
   185a8:	ldrd	r8, [r1]
   185ac:	eor	r8, r8, r2
   185b0:	eor	r9, r9, r3
   185b4:	ldrd	r0, [sp, #48]	; 0x30
   185b8:	adds	r0, r0, r8
   185bc:	adc	r1, r1, r9
   185c0:	mov	r2, r0
   185c4:	mov	r3, r1
   185c8:	ldrd	r0, [sp, #8]
   185cc:	adds	r0, r0, r2
   185d0:	adc	r1, r1, r3
   185d4:	mov	r2, r0
   185d8:	mov	r3, r1
   185dc:	ldrd	r8, [sp, #16]
   185e0:	lsr	r1, r8, #19
   185e4:	orr	r1, r1, r9, lsl #13
   185e8:	str	r1, [sp, #3288]	; 0xcd8
   185ec:	lsr	r1, r9, #19
   185f0:	orr	r1, r1, r8, lsl #13
   185f4:	str	r1, [sp, #3292]	; 0xcdc
   185f8:	lsl	r1, r9, #3
   185fc:	orr	r1, r1, r8, lsr #29
   18600:	str	r1, [sp, #3300]	; 0xce4
   18604:	lsl	r1, r8, #3
   18608:	orr	r1, r1, r9, lsr #29
   1860c:	str	r1, [sp, #3296]	; 0xce0
   18610:	add	r1, sp, #3280	; 0xcd0
   18614:	add	r1, r1, #8
   18618:	ldrd	r8, [r1]
   1861c:	add	r1, sp, #3296	; 0xce0
   18620:	ldrd	r0, [r1]
   18624:	eor	r8, r8, r0
   18628:	eor	r9, r9, r1
   1862c:	mov	r0, r8
   18630:	mov	r1, r9
   18634:	ldrd	r8, [sp, #16]
   18638:	lsr	ip, r8, #6
   1863c:	orr	ip, ip, r9, lsl #26
   18640:	str	ip, [sp, #464]	; 0x1d0
   18644:	ldr	ip, [sp, #20]
   18648:	lsr	ip, ip, #6
   1864c:	str	ip, [sp, #468]	; 0x1d4
   18650:	add	ip, sp, #464	; 0x1d0
   18654:	ldrd	r8, [ip]
   18658:	eor	r8, r8, r0
   1865c:	eor	r9, r9, r1
   18660:	adds	r8, r2, r8
   18664:	adc	r9, r3, r9
   18668:	strd	r6, [sp, #176]	; 0xb0
   1866c:	mov	r0, r6
   18670:	mov	r1, r7
   18674:	ldrd	r6, [sp, #32]
   18678:	eor	r6, r6, r0
   1867c:	eor	r7, r7, r1
   18680:	ldrd	r2, [sp, #40]	; 0x28
   18684:	and	r2, r2, r6
   18688:	and	r3, r3, r7
   1868c:	ldrd	r6, [sp, #32]
   18690:	eor	r6, r6, r2
   18694:	eor	r7, r7, r3
   18698:	mov	r0, r6
   1869c:	mov	r1, r7
   186a0:	sub	r3, pc, #656	; 0x290
   186a4:	ldrd	r2, [r3]
   186a8:	strd	r8, [sp, #168]	; 0xa8
   186ac:	adds	r8, r8, r2
   186b0:	adc	r9, r9, r3
   186b4:	ldrd	r6, [sp, #24]
   186b8:	adds	r6, r6, r8
   186bc:	adc	r7, r7, r9
   186c0:	adds	r0, r0, r6
   186c4:	adc	r1, r1, r7
   186c8:	ldrd	r8, [sp, #40]	; 0x28
   186cc:	lsr	r3, r8, #14
   186d0:	orr	ip, r3, r9, lsl #18
   186d4:	str	ip, [sp, #3304]	; 0xce8
   186d8:	lsr	r3, r9, #14
   186dc:	orr	ip, r3, r8, lsl #18
   186e0:	str	ip, [sp, #3308]	; 0xcec
   186e4:	lsr	r3, r8, #18
   186e8:	orr	ip, r3, r9, lsl #14
   186ec:	str	ip, [sp, #3312]	; 0xcf0
   186f0:	lsr	r3, r9, #18
   186f4:	orr	ip, r3, r8, lsl #14
   186f8:	str	ip, [sp, #3316]	; 0xcf4
   186fc:	add	r3, sp, #3296	; 0xce0
   18700:	add	r3, r3, #8
   18704:	ldrd	r2, [r3]
   18708:	add	ip, sp, #3312	; 0xcf0
   1870c:	ldrd	r6, [ip]
   18710:	eor	r2, r2, r6
   18714:	eor	r3, r3, r7
   18718:	lsl	ip, r9, #23
   1871c:	mov	r6, r8
   18720:	mov	r7, r9
   18724:	orr	ip, ip, r8, lsr #9
   18728:	str	ip, [sp, #3324]	; 0xcfc
   1872c:	lsl	ip, r6, #23
   18730:	orr	ip, ip, r7, lsr #9
   18734:	str	ip, [sp, #3320]	; 0xcf8
   18738:	add	ip, sp, #3312	; 0xcf0
   1873c:	add	ip, ip, #8
   18740:	ldrd	r6, [ip]
   18744:	eor	r6, r6, r2
   18748:	eor	r7, r7, r3
   1874c:	adds	r6, r0, r6
   18750:	adc	r7, r1, r7
   18754:	mov	r2, r6
   18758:	mov	r3, r7
   1875c:	strd	r2, [sp, #24]
   18760:	adds	r2, r6, r4
   18764:	adc	r3, r7, r5
   18768:	mov	r6, r2
   1876c:	mov	r7, r3
   18770:	ldrd	r8, [sp, #136]	; 0x88
   18774:	lsr	r3, r8, #28
   18778:	orr	r1, r3, r9, lsl #4
   1877c:	str	r1, [sp, #3328]	; 0xd00
   18780:	lsr	r3, r9, #28
   18784:	orr	r1, r3, r8, lsl #4
   18788:	str	r1, [sp, #3332]	; 0xd04
   1878c:	lsl	r3, r9, #30
   18790:	orr	r1, r3, r8, lsr #2
   18794:	str	r1, [sp, #3340]	; 0xd0c
   18798:	lsl	r3, r8, #30
   1879c:	orr	r1, r3, r9, lsr #2
   187a0:	str	r1, [sp, #3336]	; 0xd08
   187a4:	add	r3, sp, #3328	; 0xd00
   187a8:	ldrd	r2, [r3]
   187ac:	add	r1, sp, #3328	; 0xd00
   187b0:	add	r1, r1, #8
   187b4:	ldrd	r4, [r1]
   187b8:	eor	r2, r2, r4
   187bc:	eor	r3, r3, r5
   187c0:	lsl	r1, r9, #25
   187c4:	orr	r1, r1, r8, lsr #7
   187c8:	str	r1, [sp, #3348]	; 0xd14
   187cc:	lsl	r1, r8, #25
   187d0:	orr	r1, r1, r9, lsr #7
   187d4:	str	r1, [sp, #3344]	; 0xd10
   187d8:	add	r1, sp, #3344	; 0xd10
   187dc:	ldrd	r4, [r1]
   187e0:	eor	r4, r4, r2
   187e4:	eor	r5, r5, r3
   187e8:	mov	r2, r4
   187ec:	mov	r3, r5
   187f0:	mov	r4, sl
   187f4:	mov	r5, fp
   187f8:	orr	sl, sl, r8
   187fc:	orr	fp, fp, r9
   18800:	mov	r0, sl
   18804:	mov	r1, fp
   18808:	ldrd	sl, [sp]
   1880c:	and	sl, sl, r0
   18810:	and	fp, fp, r1
   18814:	mov	r0, sl
   18818:	mov	r1, fp
   1881c:	mov	sl, r4
   18820:	mov	fp, r5
   18824:	and	sl, sl, r8
   18828:	and	fp, fp, r9
   1882c:	orr	r0, r0, sl
   18830:	orr	r1, r1, fp
   18834:	adds	r0, r0, r2
   18838:	adc	r1, r1, r3
   1883c:	ldrd	r2, [sp, #24]
   18840:	adds	r2, r2, r0
   18844:	adc	r3, r3, r1
   18848:	strd	r2, [sp, #48]	; 0x30
   1884c:	ldrd	r4, [sp, #64]	; 0x40
   18850:	lsr	r3, r4, #1
   18854:	orr	r1, r3, r5, lsl #31
   18858:	str	r1, [sp, #3352]	; 0xd18
   1885c:	lsr	r3, r5, #1
   18860:	orr	r1, r3, r4, lsl #31
   18864:	str	r1, [sp, #3356]	; 0xd1c
   18868:	lsr	r3, r4, #8
   1886c:	orr	r1, r3, r5, lsl #24
   18870:	str	r1, [sp, #3360]	; 0xd20
   18874:	lsr	r3, r5, #8
   18878:	orr	r1, r3, r4, lsl #24
   1887c:	str	r1, [sp, #3364]	; 0xd24
   18880:	add	r3, sp, #3344	; 0xd10
   18884:	add	r3, r3, #8
   18888:	ldrd	r2, [r3]
   1888c:	add	r1, sp, #3360	; 0xd20
   18890:	ldrd	r8, [r1]
   18894:	eor	r2, r2, r8
   18898:	eor	r3, r3, r9
   1889c:	lsr	r1, r4, #7
   188a0:	orr	r1, r1, r5, lsl #25
   188a4:	str	r1, [sp, #472]	; 0x1d8
   188a8:	lsr	r1, r5, #7
   188ac:	str	r1, [sp, #476]	; 0x1dc
   188b0:	add	r1, sp, #472	; 0x1d8
   188b4:	ldrd	r8, [r1]
   188b8:	eor	r8, r8, r2
   188bc:	eor	r9, r9, r3
   188c0:	ldrd	r0, [sp, #56]	; 0x38
   188c4:	adds	r0, r0, r8
   188c8:	adc	r1, r1, r9
   188cc:	ldrd	sl, [sp, #128]	; 0x80
   188d0:	adds	sl, sl, r0
   188d4:	adc	fp, fp, r1
   188d8:	ldrd	r4, [sp, #160]	; 0xa0
   188dc:	lsr	r1, r4, #19
   188e0:	orr	r1, r1, r5, lsl #13
   188e4:	str	r1, [sp, #3368]	; 0xd28
   188e8:	lsr	r1, r5, #19
   188ec:	orr	r1, r1, r4, lsl #13
   188f0:	str	r1, [sp, #3372]	; 0xd2c
   188f4:	lsl	r1, r5, #3
   188f8:	orr	r1, r1, r4, lsr #29
   188fc:	str	r1, [sp, #3380]	; 0xd34
   18900:	lsl	r1, r4, #3
   18904:	orr	r1, r1, r5, lsr #29
   18908:	str	r1, [sp, #3376]	; 0xd30
   1890c:	add	r1, sp, #3360	; 0xd20
   18910:	add	r1, r1, #8
   18914:	ldrd	r8, [r1]
   18918:	add	r1, sp, #3376	; 0xd30
   1891c:	ldrd	r0, [r1]
   18920:	eor	r8, r8, r0
   18924:	eor	r9, r9, r1
   18928:	mov	r0, r8
   1892c:	mov	r1, r9
   18930:	lsr	ip, r4, #6
   18934:	orr	ip, ip, r5, lsl #26
   18938:	str	ip, [sp, #480]	; 0x1e0
   1893c:	lsr	ip, r5, #6
   18940:	str	ip, [sp, #484]	; 0x1e4
   18944:	add	ip, sp, #480	; 0x1e0
   18948:	ldrd	r8, [ip]
   1894c:	eor	r8, r8, r0
   18950:	eor	r9, r9, r1
   18954:	adds	r8, sl, r8
   18958:	adc	r9, fp, r9
   1895c:	ldrd	r4, [sp, #176]	; 0xb0
   18960:	ldrd	r2, [sp, #40]	; 0x28
   18964:	eor	r2, r2, r4
   18968:	eor	r3, r3, r5
   1896c:	mov	r0, r2
   18970:	mov	r1, r3
   18974:	and	r0, r0, r6
   18978:	and	r1, r1, r7
   1897c:	mov	r2, r4
   18980:	mov	r3, r5
   18984:	eor	r2, r2, r0
   18988:	eor	r3, r3, r1
   1898c:	mov	r0, r2
   18990:	mov	r1, r3
   18994:	add	r3, pc, #876	; 0x36c
   18998:	ldrd	r2, [r3]
   1899c:	strd	r8, [sp, #176]	; 0xb0
   189a0:	adds	r8, r8, r2
   189a4:	adc	r9, r9, r3
   189a8:	mov	r2, r8
   189ac:	mov	r3, r9
   189b0:	ldrd	r8, [sp, #32]
   189b4:	adds	r8, r8, r2
   189b8:	adc	r9, r9, r3
   189bc:	adds	r0, r0, r8
   189c0:	adc	r1, r1, r9
   189c4:	lsr	r3, r6, #14
   189c8:	orr	ip, r3, r7, lsl #18
   189cc:	str	ip, [sp, #3384]	; 0xd38
   189d0:	lsr	r3, r7, #14
   189d4:	orr	ip, r3, r6, lsl #18
   189d8:	str	ip, [sp, #3388]	; 0xd3c
   189dc:	lsr	r3, r6, #18
   189e0:	orr	ip, r3, r7, lsl #14
   189e4:	str	ip, [sp, #3392]	; 0xd40
   189e8:	lsr	r3, r7, #18
   189ec:	orr	ip, r3, r6, lsl #14
   189f0:	str	ip, [sp, #3396]	; 0xd44
   189f4:	add	r3, sp, #3376	; 0xd30
   189f8:	add	r3, r3, #8
   189fc:	ldrd	r2, [r3]
   18a00:	add	ip, sp, #3392	; 0xd40
   18a04:	ldrd	r8, [ip]
   18a08:	eor	r2, r2, r8
   18a0c:	eor	r3, r3, r9
   18a10:	lsl	ip, r7, #23
   18a14:	orr	ip, ip, r6, lsr #9
   18a18:	str	ip, [sp, #3404]	; 0xd4c
   18a1c:	lsl	ip, r6, #23
   18a20:	orr	ip, ip, r7, lsr #9
   18a24:	str	ip, [sp, #3400]	; 0xd48
   18a28:	add	ip, sp, #3392	; 0xd40
   18a2c:	add	ip, ip, #8
   18a30:	ldrd	r8, [ip]
   18a34:	eor	r8, r8, r2
   18a38:	eor	r9, r9, r3
   18a3c:	adds	r8, r0, r8
   18a40:	adc	r9, r1, r9
   18a44:	ldrd	r2, [sp]
   18a48:	strd	r8, [sp]
   18a4c:	adds	r2, r2, r8
   18a50:	adc	r3, r3, r9
   18a54:	strd	r2, [sp, #184]	; 0xb8
   18a58:	ldrd	sl, [sp, #48]	; 0x30
   18a5c:	lsr	r3, sl, #28
   18a60:	orr	r1, r3, fp, lsl #4
   18a64:	str	r1, [sp, #3408]	; 0xd50
   18a68:	lsr	r3, fp, #28
   18a6c:	orr	r1, r3, sl, lsl #4
   18a70:	str	r1, [sp, #3412]	; 0xd54
   18a74:	lsl	r3, fp, #30
   18a78:	orr	r1, r3, sl, lsr #2
   18a7c:	str	r1, [sp, #3420]	; 0xd5c
   18a80:	lsl	r3, sl, #30
   18a84:	orr	r1, r3, fp, lsr #2
   18a88:	str	r1, [sp, #3416]	; 0xd58
   18a8c:	add	r3, sp, #3408	; 0xd50
   18a90:	ldrd	r2, [r3]
   18a94:	add	r1, sp, #3408	; 0xd50
   18a98:	add	r1, r1, #8
   18a9c:	ldrd	r8, [r1]
   18aa0:	eor	r2, r2, r8
   18aa4:	eor	r3, r3, r9
   18aa8:	lsl	r1, fp, #25
   18aac:	orr	r1, r1, sl, lsr #7
   18ab0:	str	r1, [sp, #3428]	; 0xd64
   18ab4:	lsl	r1, sl, #25
   18ab8:	orr	r1, r1, fp, lsr #7
   18abc:	str	r1, [sp, #3424]	; 0xd60
   18ac0:	add	r1, sp, #3424	; 0xd60
   18ac4:	ldrd	r8, [r1]
   18ac8:	eor	r8, r8, r2
   18acc:	eor	r9, r9, r3
   18ad0:	mov	r2, r8
   18ad4:	mov	r3, r9
   18ad8:	ldrd	r8, [sp, #136]	; 0x88
   18adc:	orr	r0, sl, r8
   18ae0:	orr	r1, fp, r9
   18ae4:	ldrd	sl, [sp, #192]	; 0xc0
   18ae8:	and	sl, sl, r0
   18aec:	and	fp, fp, r1
   18af0:	mov	r0, sl
   18af4:	mov	r1, fp
   18af8:	ldrd	r8, [sp, #136]	; 0x88
   18afc:	ldrd	sl, [sp, #48]	; 0x30
   18b00:	and	sl, sl, r8
   18b04:	and	fp, fp, r9
   18b08:	orr	r8, sl, r0
   18b0c:	orr	r9, fp, r1
   18b10:	adds	r0, r8, r2
   18b14:	adc	r1, r9, r3
   18b18:	ldrd	r2, [sp]
   18b1c:	adds	r2, r2, r0
   18b20:	adc	r3, r3, r1
   18b24:	strd	r2, [sp, #32]
   18b28:	ldrd	r0, [sp, #72]	; 0x48
   18b2c:	lsr	r3, r0, #1
   18b30:	orr	ip, r3, r1, lsl #31
   18b34:	str	ip, [sp, #3432]	; 0xd68
   18b38:	lsr	r3, r1, #1
   18b3c:	orr	ip, r3, r0, lsl #31
   18b40:	str	ip, [sp, #3436]	; 0xd6c
   18b44:	lsr	r3, r0, #8
   18b48:	orr	ip, r3, r1, lsl #24
   18b4c:	str	ip, [sp, #3440]	; 0xd70
   18b50:	lsr	r3, r1, #8
   18b54:	orr	ip, r3, r0, lsl #24
   18b58:	str	ip, [sp, #3444]	; 0xd74
   18b5c:	add	r3, sp, #3424	; 0xd60
   18b60:	add	r3, r3, #8
   18b64:	ldrd	r2, [r3]
   18b68:	add	ip, sp, #3440	; 0xd70
   18b6c:	ldrd	r8, [ip]
   18b70:	eor	r2, r2, r8
   18b74:	eor	r3, r3, r9
   18b78:	lsr	ip, r0, #7
   18b7c:	orr	ip, ip, r1, lsl #25
   18b80:	str	ip, [sp, #488]	; 0x1e8
   18b84:	lsr	r1, r1, #7
   18b88:	str	r1, [sp, #492]	; 0x1ec
   18b8c:	add	r1, sp, #488	; 0x1e8
   18b90:	ldrd	r8, [r1]
   18b94:	eor	r8, r8, r2
   18b98:	eor	r9, r9, r3
   18b9c:	ldrd	r0, [sp, #64]	; 0x40
   18ba0:	adds	r0, r0, r8
   18ba4:	adc	r1, r1, r9
   18ba8:	mov	r2, r0
   18bac:	mov	r3, r1
   18bb0:	ldrd	r0, [sp, #104]	; 0x68
   18bb4:	adds	r0, r0, r2
   18bb8:	adc	r1, r1, r3
   18bbc:	mov	r2, r0
   18bc0:	mov	r3, r1
   18bc4:	ldrd	sl, [sp, #168]	; 0xa8
   18bc8:	lsr	r1, sl, #19
   18bcc:	orr	r1, r1, fp, lsl #13
   18bd0:	str	r1, [sp, #3448]	; 0xd78
   18bd4:	lsr	r1, fp, #19
   18bd8:	orr	r1, r1, sl, lsl #13
   18bdc:	str	r1, [sp, #3452]	; 0xd7c
   18be0:	lsl	r1, fp, #3
   18be4:	orr	r1, r1, sl, lsr #29
   18be8:	str	r1, [sp, #3460]	; 0xd84
   18bec:	lsl	r1, sl, #3
   18bf0:	orr	r1, r1, fp, lsr #29
   18bf4:	str	r1, [sp, #3456]	; 0xd80
   18bf8:	add	r1, sp, #3440	; 0xd70
   18bfc:	add	r1, r1, #8
   18c00:	ldrd	r8, [r1]
   18c04:	add	r1, sp, #3456	; 0xd80
   18c08:	ldrd	r0, [r1]
   18c0c:	eor	r8, r8, r0
   18c10:	eor	r9, r9, r1
   18c14:	mov	r0, r8
   18c18:	mov	r1, r9
   18c1c:	lsr	ip, sl, #6
   18c20:	orr	ip, ip, fp, lsl #26
   18c24:	str	ip, [sp, #496]	; 0x1f0
   18c28:	lsr	ip, fp, #6
   18c2c:	str	ip, [sp, #500]	; 0x1f4
   18c30:	add	ip, sp, #496	; 0x1f0
   18c34:	ldrd	r8, [ip]
   18c38:	eor	r8, r8, r0
   18c3c:	eor	r9, r9, r1
   18c40:	adds	sl, r2, r8
   18c44:	adc	fp, r3, r9
   18c48:	ldrd	r0, [sp, #40]	; 0x28
   18c4c:	eor	r0, r0, r6
   18c50:	eor	r1, r1, r7
   18c54:	ldrd	r8, [sp, #184]	; 0xb8
   18c58:	mov	r2, r8
   18c5c:	mov	r3, r9
   18c60:	and	r2, r2, r0
   18c64:	and	r3, r3, r1
   18c68:	mov	r0, r2
   18c6c:	mov	r1, r3
   18c70:	ldrd	r2, [sp, #40]	; 0x28
   18c74:	eor	r2, r2, r0
   18c78:	eor	r3, r3, r1
   18c7c:	mov	r0, r2
   18c80:	mov	r1, r3
   18c84:	add	r3, pc, #132	; 0x84
   18c88:	ldrd	r2, [r3]
   18c8c:	strd	sl, [sp, #24]
   18c90:	adds	sl, sl, r2
   18c94:	adc	fp, fp, r3
   18c98:	adds	r4, r4, sl
   18c9c:	adc	r5, r5, fp
   18ca0:	adds	r0, r0, r4
   18ca4:	adc	r1, r1, r5
   18ca8:	lsr	r3, r8, #14
   18cac:	mov	r4, r8
   18cb0:	mov	r5, r9
   18cb4:	orr	ip, r3, r9, lsl #18
   18cb8:	str	ip, [sp, #3464]	; 0xd88
   18cbc:	lsr	r3, r9, #14
   18cc0:	orr	ip, r3, r8, lsl #18
   18cc4:	str	ip, [sp, #3468]	; 0xd8c
   18cc8:	lsr	r3, r8, #18
   18ccc:	orr	ip, r3, r9, lsl #14
   18cd0:	str	ip, [sp, #3472]	; 0xd90
   18cd4:	lsr	r3, r9, #18
   18cd8:	orr	ip, r3, r8, lsl #14
   18cdc:	str	ip, [sp, #3476]	; 0xd94
   18ce0:	add	r3, sp, #3456	; 0xd80
   18ce4:	add	r3, r3, #8
   18ce8:	ldrd	r2, [r3]
   18cec:	add	ip, sp, #3472	; 0xd90
   18cf0:	ldrd	r8, [ip]
   18cf4:	eor	r2, r2, r8
   18cf8:	eor	r3, r3, r9
   18cfc:	lsl	ip, r5, #23
   18d00:	b	18d20 <dcngettext@plt+0x7d30>
   18d04:	nop			; (mov r0, r0)
   18d08:			; <UNDEFINED> instruction: 0x5c26c926
   18d0c:	mrccs	1, 0, r2, cr11, cr8, {1}
   18d10:	bpl	ff1238cc <stdout@@GLIBC_2.4+0xff0eb760>
   18d14:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   18d18:	ldcls	3, cr11, [r5, #892]	; 0x37c
   18d1c:	teqpl	r8, #1216	; 0x4c0
   18d20:	orr	ip, ip, r4, lsr #9
   18d24:	str	ip, [sp, #3484]	; 0xd9c
   18d28:	lsl	ip, r4, #23
   18d2c:	orr	ip, ip, r5, lsr #9
   18d30:	str	ip, [sp, #3480]	; 0xd98
   18d34:	add	ip, sp, #3472	; 0xd90
   18d38:	add	ip, ip, #8
   18d3c:	ldrd	r8, [ip]
   18d40:	eor	r8, r8, r2
   18d44:	eor	r9, r9, r3
   18d48:	adds	r4, r0, r8
   18d4c:	adc	r5, r1, r9
   18d50:	ldrd	sl, [sp, #192]	; 0xc0
   18d54:	adds	sl, sl, r4
   18d58:	adc	fp, fp, r5
   18d5c:	ldrd	r0, [sp, #32]
   18d60:	lsr	r3, r0, #28
   18d64:	orr	r2, r3, r1, lsl #4
   18d68:	str	r2, [sp, #3488]	; 0xda0
   18d6c:	lsr	r3, r1, #28
   18d70:	orr	r2, r3, r0, lsl #4
   18d74:	str	r2, [sp, #3492]	; 0xda4
   18d78:	lsl	r3, r1, #30
   18d7c:	orr	r2, r3, r0, lsr #2
   18d80:	str	r2, [sp, #3500]	; 0xdac
   18d84:	lsl	r3, r0, #30
   18d88:	orr	r2, r3, r1, lsr #2
   18d8c:	str	r2, [sp, #3496]	; 0xda8
   18d90:	add	r3, sp, #3488	; 0xda0
   18d94:	ldrd	r2, [r3]
   18d98:	add	ip, sp, #3488	; 0xda0
   18d9c:	add	ip, ip, #8
   18da0:	ldrd	r8, [ip]
   18da4:	eor	r2, r2, r8
   18da8:	eor	r3, r3, r9
   18dac:	mov	r8, r0
   18db0:	mov	r9, r1
   18db4:	lsl	r1, r1, #25
   18db8:	orr	r1, r1, r8, lsr #7
   18dbc:	str	r1, [sp, #3508]	; 0xdb4
   18dc0:	lsl	r1, r8, #25
   18dc4:	orr	r1, r1, r9, lsr #7
   18dc8:	str	r1, [sp, #3504]	; 0xdb0
   18dcc:	add	r1, sp, #3504	; 0xdb0
   18dd0:	ldrd	r8, [r1]
   18dd4:	eor	r8, r8, r2
   18dd8:	eor	r9, r9, r3
   18ddc:	strd	r8, [sp]
   18de0:	ldrd	r2, [sp, #32]
   18de4:	ldrd	r8, [sp, #48]	; 0x30
   18de8:	orr	r8, r8, r2
   18dec:	orr	r9, r9, r3
   18df0:	mov	r0, r8
   18df4:	mov	r1, r9
   18df8:	ldrd	r8, [sp, #136]	; 0x88
   18dfc:	and	r8, r8, r0
   18e00:	and	r9, r9, r1
   18e04:	mov	r0, r8
   18e08:	mov	r1, r9
   18e0c:	ldrd	r8, [sp, #48]	; 0x30
   18e10:	and	r8, r8, r2
   18e14:	and	r9, r9, r3
   18e18:	orr	r2, r8, r0
   18e1c:	orr	r3, r9, r1
   18e20:	mov	r0, r2
   18e24:	mov	r1, r3
   18e28:	ldrd	r2, [sp]
   18e2c:	adds	r2, r2, r0
   18e30:	adc	r3, r3, r1
   18e34:	adds	r4, r4, r2
   18e38:	adc	r5, r5, r3
   18e3c:	strd	r4, [sp, #192]	; 0xc0
   18e40:	ldrd	r4, [sp, #80]	; 0x50
   18e44:	lsr	r3, r4, #1
   18e48:	orr	r1, r3, r5, lsl #31
   18e4c:	str	r1, [sp, #3512]	; 0xdb8
   18e50:	lsr	r3, r5, #1
   18e54:	orr	r1, r3, r4, lsl #31
   18e58:	str	r1, [sp, #3516]	; 0xdbc
   18e5c:	lsr	r3, r4, #8
   18e60:	orr	r1, r3, r5, lsl #24
   18e64:	str	r1, [sp, #3520]	; 0xdc0
   18e68:	lsr	r3, r5, #8
   18e6c:	orr	r1, r3, r4, lsl #24
   18e70:	str	r1, [sp, #3524]	; 0xdc4
   18e74:	add	r3, sp, #3504	; 0xdb0
   18e78:	add	r3, r3, #8
   18e7c:	ldrd	r2, [r3]
   18e80:	add	r1, sp, #3520	; 0xdc0
   18e84:	ldrd	r8, [r1]
   18e88:	eor	r2, r2, r8
   18e8c:	eor	r3, r3, r9
   18e90:	lsr	r1, r4, #7
   18e94:	orr	r1, r1, r5, lsl #25
   18e98:	str	r1, [sp, #504]	; 0x1f8
   18e9c:	lsr	r1, r5, #7
   18ea0:	str	r1, [sp, #508]	; 0x1fc
   18ea4:	add	r1, sp, #504	; 0x1f8
   18ea8:	ldrd	r8, [r1]
   18eac:	eor	r8, r8, r2
   18eb0:	eor	r9, r9, r3
   18eb4:	ldrd	r0, [sp, #72]	; 0x48
   18eb8:	adds	r0, r0, r8
   18ebc:	adc	r1, r1, r9
   18ec0:	ldrd	r4, [sp, #144]	; 0x90
   18ec4:	adds	r4, r4, r0
   18ec8:	adc	r5, r5, r1
   18ecc:	mov	r2, r4
   18ed0:	mov	r3, r5
   18ed4:	ldrd	r4, [sp, #176]	; 0xb0
   18ed8:	lsr	r1, r4, #19
   18edc:	orr	r1, r1, r5, lsl #13
   18ee0:	str	r1, [sp, #3528]	; 0xdc8
   18ee4:	lsr	r1, r5, #19
   18ee8:	orr	r1, r1, r4, lsl #13
   18eec:	str	r1, [sp, #3532]	; 0xdcc
   18ef0:	lsl	r1, r5, #3
   18ef4:	orr	r1, r1, r4, lsr #29
   18ef8:	str	r1, [sp, #3540]	; 0xdd4
   18efc:	lsl	r1, r4, #3
   18f00:	orr	r1, r1, r5, lsr #29
   18f04:	str	r1, [sp, #3536]	; 0xdd0
   18f08:	add	r1, sp, #3520	; 0xdc0
   18f0c:	add	r1, r1, #8
   18f10:	ldrd	r8, [r1]
   18f14:	add	r1, sp, #3536	; 0xdd0
   18f18:	ldrd	r0, [r1]
   18f1c:	eor	r8, r8, r0
   18f20:	eor	r9, r9, r1
   18f24:	mov	r0, r8
   18f28:	mov	r1, r9
   18f2c:	lsr	ip, r4, #6
   18f30:	orr	ip, ip, r5, lsl #26
   18f34:	str	ip, [sp, #512]	; 0x200
   18f38:	lsr	ip, r5, #6
   18f3c:	str	ip, [sp, #516]	; 0x204
   18f40:	add	ip, sp, #512	; 0x200
   18f44:	ldrd	r8, [ip]
   18f48:	eor	r8, r8, r0
   18f4c:	eor	r9, r9, r1
   18f50:	adds	r4, r2, r8
   18f54:	adc	r5, r3, r9
   18f58:	mov	r8, r4
   18f5c:	mov	r9, r5
   18f60:	ldrd	r0, [sp, #184]	; 0xb8
   18f64:	eor	r0, r0, r6
   18f68:	eor	r1, r1, r7
   18f6c:	mov	r4, sl
   18f70:	mov	r5, fp
   18f74:	mov	r2, sl
   18f78:	mov	r3, fp
   18f7c:	and	r2, r2, r0
   18f80:	and	r3, r3, r1
   18f84:	mov	r0, r2
   18f88:	mov	r1, r3
   18f8c:	eor	r0, r0, r6
   18f90:	eor	r1, r1, r7
   18f94:	sub	r3, pc, #644	; 0x284
   18f98:	ldrd	r2, [r3]
   18f9c:	strd	r8, [sp, #72]	; 0x48
   18fa0:	adds	sl, r8, r2
   18fa4:	adc	fp, r9, r3
   18fa8:	mov	r2, sl
   18fac:	mov	r3, fp
   18fb0:	ldrd	sl, [sp, #40]	; 0x28
   18fb4:	adds	sl, sl, r2
   18fb8:	adc	fp, fp, r3
   18fbc:	adds	r0, r0, sl
   18fc0:	adc	r1, r1, fp
   18fc4:	lsr	r3, r4, #14
   18fc8:	orr	ip, r3, r5, lsl #18
   18fcc:	str	ip, [sp, #3544]	; 0xdd8
   18fd0:	lsr	r3, r5, #14
   18fd4:	orr	ip, r3, r4, lsl #18
   18fd8:	str	ip, [sp, #3548]	; 0xddc
   18fdc:	lsr	r3, r4, #18
   18fe0:	orr	ip, r3, r5, lsl #14
   18fe4:	str	ip, [sp, #3552]	; 0xde0
   18fe8:	lsr	r3, r5, #18
   18fec:	orr	ip, r3, r4, lsl #14
   18ff0:	str	ip, [sp, #3556]	; 0xde4
   18ff4:	add	r3, sp, #3536	; 0xdd0
   18ff8:	add	r3, r3, #8
   18ffc:	ldrd	r2, [r3]
   19000:	add	ip, sp, #3552	; 0xde0
   19004:	ldrd	r8, [ip]
   19008:	eor	r2, r2, r8
   1900c:	eor	r3, r3, r9
   19010:	lsl	ip, r5, #23
   19014:	orr	ip, ip, r4, lsr #9
   19018:	str	ip, [sp, #3564]	; 0xdec
   1901c:	lsl	ip, r4, #23
   19020:	orr	ip, ip, r5, lsr #9
   19024:	str	ip, [sp, #3560]	; 0xde8
   19028:	add	ip, sp, #3552	; 0xde0
   1902c:	add	ip, ip, #8
   19030:	ldrd	r8, [ip]
   19034:	eor	r8, r8, r2
   19038:	eor	r9, r9, r3
   1903c:	adds	r8, r0, r8
   19040:	adc	r9, r1, r9
   19044:	mov	r2, r8
   19048:	mov	r3, r9
   1904c:	ldrd	r8, [sp, #136]	; 0x88
   19050:	strd	r2, [sp]
   19054:	adds	r8, r8, r2
   19058:	adc	r9, r9, r3
   1905c:	strd	r8, [sp, #56]	; 0x38
   19060:	ldrd	sl, [sp, #192]	; 0xc0
   19064:	lsr	r3, sl, #28
   19068:	orr	r1, r3, fp, lsl #4
   1906c:	str	r1, [sp, #3568]	; 0xdf0
   19070:	lsr	r3, fp, #28
   19074:	orr	r1, r3, sl, lsl #4
   19078:	str	r1, [sp, #3572]	; 0xdf4
   1907c:	lsl	r3, fp, #30
   19080:	orr	r1, r3, sl, lsr #2
   19084:	str	r1, [sp, #3580]	; 0xdfc
   19088:	lsl	r3, sl, #30
   1908c:	orr	r1, r3, fp, lsr #2
   19090:	str	r1, [sp, #3576]	; 0xdf8
   19094:	add	r3, sp, #3568	; 0xdf0
   19098:	ldrd	r8, [r3]
   1909c:	add	r3, sp, #3568	; 0xdf0
   190a0:	add	r3, r3, #8
   190a4:	ldrd	r2, [r3]
   190a8:	eor	r8, r8, r2
   190ac:	eor	r9, r9, r3
   190b0:	mov	r2, r8
   190b4:	mov	r3, r9
   190b8:	lsl	r1, fp, #25
   190bc:	orr	r1, r1, sl, lsr #7
   190c0:	str	r1, [sp, #3588]	; 0xe04
   190c4:	lsl	r1, sl, #25
   190c8:	orr	r1, r1, fp, lsr #7
   190cc:	str	r1, [sp, #3584]	; 0xe00
   190d0:	add	r1, sp, #3584	; 0xe00
   190d4:	ldrd	r8, [r1]
   190d8:	eor	r8, r8, r2
   190dc:	eor	r9, r9, r3
   190e0:	strd	r8, [sp, #40]	; 0x28
   190e4:	ldrd	r8, [sp, #32]
   190e8:	orr	r2, r8, sl
   190ec:	orr	r3, r9, fp
   190f0:	mov	r0, r2
   190f4:	mov	r1, r3
   190f8:	ldrd	r2, [sp, #48]	; 0x30
   190fc:	and	r2, r2, r0
   19100:	and	r3, r3, r1
   19104:	mov	r0, r2
   19108:	mov	r1, r3
   1910c:	mov	r2, r8
   19110:	mov	r3, r9
   19114:	and	r2, r2, sl
   19118:	and	r3, r3, fp
   1911c:	orr	r2, r2, r0
   19120:	orr	r3, r3, r1
   19124:	ldrd	r8, [sp, #40]	; 0x28
   19128:	adds	r8, r8, r2
   1912c:	adc	r9, r9, r3
   19130:	mov	r0, r8
   19134:	mov	r1, r9
   19138:	ldrd	r8, [sp]
   1913c:	adds	r8, r8, r0
   19140:	adc	r9, r9, r1
   19144:	strd	r8, [sp, #64]	; 0x40
   19148:	ldrd	r0, [sp, #88]	; 0x58
   1914c:	lsr	r3, r0, #1
   19150:	orr	ip, r3, r1, lsl #31
   19154:	str	ip, [sp, #3592]	; 0xe08
   19158:	lsr	r3, r1, #1
   1915c:	orr	ip, r3, r0, lsl #31
   19160:	str	ip, [sp, #3596]	; 0xe0c
   19164:	lsr	r3, r0, #8
   19168:	orr	ip, r3, r1, lsl #24
   1916c:	str	ip, [sp, #3600]	; 0xe10
   19170:	lsr	r3, r1, #8
   19174:	orr	ip, r3, r0, lsl #24
   19178:	str	ip, [sp, #3604]	; 0xe14
   1917c:	add	r3, sp, #3584	; 0xe00
   19180:	add	r3, r3, #8
   19184:	ldrd	r2, [r3]
   19188:	add	ip, sp, #3600	; 0xe10
   1918c:	ldrd	r8, [ip]
   19190:	eor	r2, r2, r8
   19194:	eor	r3, r3, r9
   19198:	lsr	ip, r0, #7
   1919c:	orr	ip, ip, r1, lsl #25
   191a0:	str	ip, [sp, #520]	; 0x208
   191a4:	strd	r0, [sp, #88]	; 0x58
   191a8:	lsr	r1, r1, #7
   191ac:	str	r1, [sp, #524]	; 0x20c
   191b0:	add	r1, sp, #520	; 0x208
   191b4:	ldrd	r8, [r1]
   191b8:	eor	r8, r8, r2
   191bc:	eor	r9, r9, r3
   191c0:	ldrd	r0, [sp, #80]	; 0x50
   191c4:	adds	r0, r0, r8
   191c8:	adc	r1, r1, r9
   191cc:	mov	r2, r0
   191d0:	mov	r3, r1
   191d4:	ldrd	r0, [sp, #152]	; 0x98
   191d8:	adds	r0, r0, r2
   191dc:	adc	r1, r1, r3
   191e0:	mov	r2, r0
   191e4:	mov	r3, r1
   191e8:	ldrd	r8, [sp, #24]
   191ec:	lsr	r1, r8, #19
   191f0:	orr	r1, r1, r9, lsl #13
   191f4:	str	r1, [sp, #3608]	; 0xe18
   191f8:	lsr	r1, r9, #19
   191fc:	orr	r1, r1, r8, lsl #13
   19200:	str	r1, [sp, #3612]	; 0xe1c
   19204:	lsl	r1, r9, #3
   19208:	orr	r1, r1, r8, lsr #29
   1920c:	str	r1, [sp, #3620]	; 0xe24
   19210:	lsl	r1, r8, #3
   19214:	orr	r1, r1, r9, lsr #29
   19218:	str	r1, [sp, #3616]	; 0xe20
   1921c:	add	r1, sp, #3600	; 0xe10
   19220:	add	r1, r1, #8
   19224:	ldrd	r8, [r1]
   19228:	add	r1, sp, #3616	; 0xe20
   1922c:	ldrd	r0, [r1]
   19230:	eor	r8, r8, r0
   19234:	eor	r9, r9, r1
   19238:	mov	r0, r8
   1923c:	mov	r1, r9
   19240:	ldrd	r8, [sp, #24]
   19244:	lsr	ip, r8, #6
   19248:	orr	ip, ip, r9, lsl #26
   1924c:	str	ip, [sp, #528]	; 0x210
   19250:	ldr	ip, [sp, #28]
   19254:	lsr	ip, ip, #6
   19258:	str	ip, [sp, #532]	; 0x214
   1925c:	add	ip, sp, #528	; 0x210
   19260:	ldrd	r8, [ip]
   19264:	eor	r8, r8, r0
   19268:	eor	r9, r9, r1
   1926c:	adds	r8, r2, r8
   19270:	adc	r9, r3, r9
   19274:	strd	r4, [sp, #40]	; 0x28
   19278:	ldrd	r2, [sp, #184]	; 0xb8
   1927c:	eor	r2, r2, r4
   19280:	eor	r3, r3, r5
   19284:	ldrd	r4, [sp, #56]	; 0x38
   19288:	and	r4, r4, r2
   1928c:	and	r5, r5, r3
   19290:	ldrd	r2, [sp, #184]	; 0xb8
   19294:	eor	r2, r2, r4
   19298:	eor	r3, r3, r5
   1929c:	mov	r0, r2
   192a0:	mov	r1, r3
   192a4:	add	r3, pc, #884	; 0x374
   192a8:	ldrd	r2, [r3]
   192ac:	strd	r8, [sp, #80]	; 0x50
   192b0:	adds	r8, r8, r2
   192b4:	adc	r9, r9, r3
   192b8:	adds	r6, r6, r8
   192bc:	adc	r7, r7, r9
   192c0:	adds	r0, r0, r6
   192c4:	adc	r1, r1, r7
   192c8:	ldrd	r4, [sp, #56]	; 0x38
   192cc:	lsr	r3, r4, #14
   192d0:	orr	ip, r3, r5, lsl #18
   192d4:	str	ip, [sp, #3624]	; 0xe28
   192d8:	lsr	r3, r5, #14
   192dc:	orr	ip, r3, r4, lsl #18
   192e0:	str	ip, [sp, #3628]	; 0xe2c
   192e4:	lsr	r3, r4, #18
   192e8:	orr	ip, r3, r5, lsl #14
   192ec:	str	ip, [sp, #3632]	; 0xe30
   192f0:	lsr	r3, r5, #18
   192f4:	orr	ip, r3, r4, lsl #14
   192f8:	str	ip, [sp, #3636]	; 0xe34
   192fc:	add	r3, sp, #3616	; 0xe20
   19300:	add	r3, r3, #8
   19304:	ldrd	r2, [r3]
   19308:	add	ip, sp, #3632	; 0xe30
   1930c:	ldrd	r8, [ip]
   19310:	eor	r2, r2, r8
   19314:	eor	r3, r3, r9
   19318:	lsl	ip, r5, #23
   1931c:	orr	ip, ip, r4, lsr #9
   19320:	str	ip, [sp, #3644]	; 0xe3c
   19324:	lsl	ip, r4, #23
   19328:	orr	ip, ip, r5, lsr #9
   1932c:	str	ip, [sp, #3640]	; 0xe38
   19330:	add	ip, sp, #3632	; 0xe30
   19334:	add	ip, ip, #8
   19338:	ldrd	r8, [ip]
   1933c:	eor	r8, r8, r2
   19340:	eor	r9, r9, r3
   19344:	adds	r8, r0, r8
   19348:	adc	r9, r1, r9
   1934c:	ldrd	r0, [sp, #48]	; 0x30
   19350:	adds	r0, r0, r8
   19354:	adc	r1, r1, r9
   19358:	mov	r2, r0
   1935c:	mov	r3, r1
   19360:	strd	r2, [sp, #48]	; 0x30
   19364:	ldrd	r6, [sp, #64]	; 0x40
   19368:	lsr	r3, r6, #28
   1936c:	orr	r1, r3, r7, lsl #4
   19370:	str	r1, [sp, #3648]	; 0xe40
   19374:	lsr	r3, r7, #28
   19378:	orr	r1, r3, r6, lsl #4
   1937c:	str	r1, [sp, #3652]	; 0xe44
   19380:	lsl	r3, r7, #30
   19384:	orr	r1, r3, r6, lsr #2
   19388:	str	r1, [sp, #3660]	; 0xe4c
   1938c:	lsl	r3, r6, #30
   19390:	orr	r1, r3, r7, lsr #2
   19394:	str	r1, [sp, #3656]	; 0xe48
   19398:	add	r3, sp, #3648	; 0xe40
   1939c:	ldrd	r2, [r3]
   193a0:	add	r1, sp, #3648	; 0xe40
   193a4:	add	r1, r1, #8
   193a8:	ldrd	r4, [r1]
   193ac:	eor	r2, r2, r4
   193b0:	eor	r3, r3, r5
   193b4:	lsl	r1, r7, #25
   193b8:	orr	r1, r1, r6, lsr #7
   193bc:	str	r1, [sp, #3668]	; 0xe54
   193c0:	lsl	r1, r6, #25
   193c4:	orr	r1, r1, r7, lsr #7
   193c8:	str	r1, [sp, #3664]	; 0xe50
   193cc:	add	r1, sp, #3664	; 0xe50
   193d0:	ldrd	r4, [r1]
   193d4:	eor	r4, r4, r2
   193d8:	eor	r5, r5, r3
   193dc:	mov	r2, r4
   193e0:	mov	r3, r5
   193e4:	mov	r4, sl
   193e8:	mov	r5, fp
   193ec:	orr	sl, sl, r6
   193f0:	orr	fp, fp, r7
   193f4:	mov	r0, sl
   193f8:	mov	r1, fp
   193fc:	ldrd	sl, [sp, #32]
   19400:	and	sl, sl, r0
   19404:	and	fp, fp, r1
   19408:	mov	r0, sl
   1940c:	mov	r1, fp
   19410:	mov	sl, r4
   19414:	mov	fp, r5
   19418:	and	sl, sl, r6
   1941c:	and	fp, fp, r7
   19420:	orr	r0, r0, sl
   19424:	orr	r1, r1, fp
   19428:	adds	r0, r0, r2
   1942c:	adc	r1, r1, r3
   19430:	adds	r2, r8, r0
   19434:	adc	r3, r9, r1
   19438:	strd	r2, [sp]
   1943c:	ldrd	sl, [sp, #96]	; 0x60
   19440:	lsr	r3, sl, #1
   19444:	orr	r1, r3, fp, lsl #31
   19448:	str	r1, [sp, #3672]	; 0xe58
   1944c:	lsr	r3, fp, #1
   19450:	orr	r1, r3, sl, lsl #31
   19454:	str	r1, [sp, #3676]	; 0xe5c
   19458:	lsr	r3, sl, #8
   1945c:	orr	r1, r3, fp, lsl #24
   19460:	str	r1, [sp, #3680]	; 0xe60
   19464:	lsr	r3, fp, #8
   19468:	orr	r1, r3, sl, lsl #24
   1946c:	str	r1, [sp, #3684]	; 0xe64
   19470:	add	r3, sp, #3664	; 0xe50
   19474:	add	r3, r3, #8
   19478:	ldrd	r2, [r3]
   1947c:	add	r1, sp, #3680	; 0xe60
   19480:	ldrd	r8, [r1]
   19484:	eor	r2, r2, r8
   19488:	eor	r3, r3, r9
   1948c:	lsr	r1, sl, #7
   19490:	orr	r1, r1, fp, lsl #25
   19494:	str	r1, [sp, #536]	; 0x218
   19498:	strd	sl, [sp, #96]	; 0x60
   1949c:	lsr	r1, fp, #7
   194a0:	str	r1, [sp, #540]	; 0x21c
   194a4:	add	r1, sp, #536	; 0x218
   194a8:	ldrd	r8, [r1]
   194ac:	eor	r8, r8, r2
   194b0:	eor	r9, r9, r3
   194b4:	ldrd	r0, [sp, #88]	; 0x58
   194b8:	adds	r0, r0, r8
   194bc:	adc	r1, r1, r9
   194c0:	ldrd	sl, [sp, #16]
   194c4:	adds	sl, sl, r0
   194c8:	adc	fp, fp, r1
   194cc:	ldrd	r4, [sp, #72]	; 0x48
   194d0:	lsr	r1, r4, #19
   194d4:	orr	r1, r1, r5, lsl #13
   194d8:	str	r1, [sp, #3688]	; 0xe68
   194dc:	lsr	r1, r5, #19
   194e0:	orr	r1, r1, r4, lsl #13
   194e4:	str	r1, [sp, #3692]	; 0xe6c
   194e8:	lsl	r1, r5, #3
   194ec:	orr	r1, r1, r4, lsr #29
   194f0:	str	r1, [sp, #3700]	; 0xe74
   194f4:	lsl	r1, r4, #3
   194f8:	orr	r1, r1, r5, lsr #29
   194fc:	str	r1, [sp, #3696]	; 0xe70
   19500:	add	r1, sp, #3680	; 0xe60
   19504:	add	r1, r1, #8
   19508:	ldrd	r8, [r1]
   1950c:	add	r1, sp, #3696	; 0xe70
   19510:	ldrd	r0, [r1]
   19514:	eor	r8, r8, r0
   19518:	eor	r9, r9, r1
   1951c:	mov	r0, r8
   19520:	mov	r1, r9
   19524:	lsr	ip, r4, #6
   19528:	orr	ip, ip, r5, lsl #26
   1952c:	str	ip, [sp, #544]	; 0x220
   19530:	lsr	ip, r5, #6
   19534:	str	ip, [sp, #548]	; 0x224
   19538:	add	ip, sp, #544	; 0x220
   1953c:	ldrd	r8, [ip]
   19540:	eor	r8, r8, r0
   19544:	eor	r9, r9, r1
   19548:	adds	r8, sl, r8
   1954c:	adc	r9, fp, r9
   19550:	ldrd	r4, [sp, #40]	; 0x28
   19554:	ldrd	r2, [sp, #56]	; 0x38
   19558:	eor	r2, r2, r4
   1955c:	eor	r3, r3, r5
   19560:	ldrd	sl, [sp, #48]	; 0x30
   19564:	and	sl, sl, r2
   19568:	and	fp, fp, r3
   1956c:	mov	r2, r4
   19570:	mov	r3, r5
   19574:	eor	r2, r2, sl
   19578:	eor	r3, r3, fp
   1957c:	mov	r0, r2
   19580:	mov	r1, r3
   19584:	add	r3, pc, #156	; 0x9c
   19588:	ldrd	r2, [r3]
   1958c:	strd	r8, [sp, #88]	; 0x58
   19590:	adds	r8, r8, r2
   19594:	adc	r9, r9, r3
   19598:	mov	r2, r8
   1959c:	mov	r3, r9
   195a0:	ldrd	r8, [sp, #184]	; 0xb8
   195a4:	adds	r8, r8, r2
   195a8:	adc	r9, r9, r3
   195ac:	adds	r0, r0, r8
   195b0:	adc	r1, r1, r9
   195b4:	ldrd	sl, [sp, #48]	; 0x30
   195b8:	lsr	r3, sl, #14
   195bc:	orr	ip, r3, fp, lsl #18
   195c0:	str	ip, [sp, #3704]	; 0xe78
   195c4:	lsr	r3, fp, #14
   195c8:	orr	ip, r3, sl, lsl #18
   195cc:	str	ip, [sp, #3708]	; 0xe7c
   195d0:	lsr	r3, sl, #18
   195d4:	orr	ip, r3, fp, lsl #14
   195d8:	str	ip, [sp, #3712]	; 0xe80
   195dc:	lsr	r3, fp, #18
   195e0:	orr	ip, r3, sl, lsl #14
   195e4:	str	ip, [sp, #3716]	; 0xe84
   195e8:	add	r3, sp, #3696	; 0xe70
   195ec:	add	r3, r3, #8
   195f0:	ldrd	r2, [r3]
   195f4:	add	ip, sp, #3712	; 0xe80
   195f8:	ldrd	r8, [ip]
   195fc:	eor	r2, r2, r8
   19600:	eor	r3, r3, r9
   19604:	lsl	ip, fp, #23
   19608:	mov	r8, sl
   1960c:	mov	r9, fp
   19610:	orr	ip, ip, sl, lsr #9
   19614:	str	ip, [sp, #3724]	; 0xe8c
   19618:	b	19638 <dcngettext@plt+0x8648>
   1961c:	nop			; (mov r0, r0)
   19620:	blhi	febf25a0 <stdout@@GLIBC_2.4+0xfebba434>
   19624:	strvs	r7, [sl, #-852]	; 0xfffffcac
   19628:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   1962c:			; <UNDEFINED> instruction: 0x766a0abb
   19630:	strbmi	sl, [sp, r6, ror #29]!
   19634:	bichi	ip, r2, lr, lsr #18
   19638:	lsl	ip, r8, #23
   1963c:	orr	ip, ip, r9, lsr #9
   19640:	str	ip, [sp, #3720]	; 0xe88
   19644:	add	ip, sp, #3712	; 0xe80
   19648:	add	ip, ip, #8
   1964c:	ldrd	r8, [ip]
   19650:	eor	r8, r8, r2
   19654:	eor	r9, r9, r3
   19658:	adds	r8, r0, r8
   1965c:	adc	r9, r1, r9
   19660:	ldrd	r2, [sp, #32]
   19664:	strd	r8, [sp, #32]
   19668:	adds	r2, r2, r8
   1966c:	adc	r3, r3, r9
   19670:	mov	r8, r2
   19674:	mov	r9, r3
   19678:	ldrd	sl, [sp]
   1967c:	lsr	r3, sl, #28
   19680:	orr	r1, r3, fp, lsl #4
   19684:	str	r1, [sp, #3728]	; 0xe90
   19688:	lsr	r3, fp, #28
   1968c:	orr	r1, r3, sl, lsl #4
   19690:	str	r1, [sp, #3732]	; 0xe94
   19694:	lsl	r3, fp, #30
   19698:	orr	r1, r3, sl, lsr #2
   1969c:	str	r1, [sp, #3740]	; 0xe9c
   196a0:	lsl	r3, sl, #30
   196a4:	orr	r1, r3, fp, lsr #2
   196a8:	str	r1, [sp, #3736]	; 0xe98
   196ac:	add	r3, sp, #3728	; 0xe90
   196b0:	ldrd	r2, [r3]
   196b4:	add	r1, sp, #3728	; 0xe90
   196b8:	add	r1, r1, #8
   196bc:	ldrd	sl, [r1]
   196c0:	eor	r2, r2, sl
   196c4:	eor	r3, r3, fp
   196c8:	ldrd	sl, [sp]
   196cc:	lsl	r1, fp, #25
   196d0:	orr	r1, r1, sl, lsr #7
   196d4:	str	r1, [sp, #3748]	; 0xea4
   196d8:	lsl	r1, sl, #25
   196dc:	orr	r1, r1, fp, lsr #7
   196e0:	str	r1, [sp, #3744]	; 0xea0
   196e4:	add	r1, sp, #3744	; 0xea0
   196e8:	ldrd	sl, [r1]
   196ec:	eor	sl, sl, r2
   196f0:	eor	fp, fp, r3
   196f4:	mov	r2, sl
   196f8:	mov	r3, fp
   196fc:	ldrd	r0, [sp]
   19700:	orr	r0, r0, r6
   19704:	orr	r1, r1, r7
   19708:	ldrd	sl, [sp, #192]	; 0xc0
   1970c:	and	sl, sl, r0
   19710:	and	fp, fp, r1
   19714:	mov	r0, sl
   19718:	mov	r1, fp
   1971c:	ldrd	r6, [sp, #64]	; 0x40
   19720:	ldrd	sl, [sp]
   19724:	and	sl, sl, r6
   19728:	and	fp, fp, r7
   1972c:	orr	r6, sl, r0
   19730:	orr	r7, fp, r1
   19734:	adds	r0, r6, r2
   19738:	adc	r1, r7, r3
   1973c:	ldrd	r2, [sp, #32]
   19740:	adds	r2, r2, r0
   19744:	adc	r3, r3, r1
   19748:	strd	r2, [sp, #40]	; 0x28
   1974c:	ldrd	r0, [sp, #112]	; 0x70
   19750:	lsr	r3, r0, #1
   19754:	orr	ip, r3, r1, lsl #31
   19758:	str	ip, [sp, #3752]	; 0xea8
   1975c:	lsr	r3, r1, #1
   19760:	orr	ip, r3, r0, lsl #31
   19764:	str	ip, [sp, #3756]	; 0xeac
   19768:	lsr	r3, r0, #8
   1976c:	orr	ip, r3, r1, lsl #24
   19770:	str	ip, [sp, #3760]	; 0xeb0
   19774:	lsr	r3, r1, #8
   19778:	orr	ip, r3, r0, lsl #24
   1977c:	str	ip, [sp, #3764]	; 0xeb4
   19780:	add	r3, sp, #3744	; 0xea0
   19784:	add	r3, r3, #8
   19788:	ldrd	r2, [r3]
   1978c:	add	ip, sp, #3760	; 0xeb0
   19790:	ldrd	r6, [ip]
   19794:	eor	r2, r2, r6
   19798:	eor	r3, r3, r7
   1979c:	lsr	ip, r0, #7
   197a0:	orr	ip, ip, r1, lsl #25
   197a4:	str	ip, [sp, #552]	; 0x228
   197a8:	strd	r0, [sp, #112]	; 0x70
   197ac:	lsr	r1, r1, #7
   197b0:	str	r1, [sp, #556]	; 0x22c
   197b4:	add	r1, sp, #552	; 0x228
   197b8:	ldrd	r6, [r1]
   197bc:	eor	r6, r6, r2
   197c0:	eor	r7, r7, r3
   197c4:	ldrd	r0, [sp, #96]	; 0x60
   197c8:	adds	r0, r0, r6
   197cc:	adc	r1, r1, r7
   197d0:	ldrd	sl, [sp, #160]	; 0xa0
   197d4:	adds	sl, sl, r0
   197d8:	adc	fp, fp, r1
   197dc:	mov	r2, sl
   197e0:	mov	r3, fp
   197e4:	ldrd	sl, [sp, #80]	; 0x50
   197e8:	lsr	r1, sl, #19
   197ec:	orr	r1, r1, fp, lsl #13
   197f0:	str	r1, [sp, #3768]	; 0xeb8
   197f4:	lsr	r1, fp, #19
   197f8:	orr	r1, r1, sl, lsl #13
   197fc:	str	r1, [sp, #3772]	; 0xebc
   19800:	lsl	r1, fp, #3
   19804:	orr	r1, r1, sl, lsr #29
   19808:	str	r1, [sp, #3780]	; 0xec4
   1980c:	lsl	r1, sl, #3
   19810:	orr	r1, r1, fp, lsr #29
   19814:	str	r1, [sp, #3776]	; 0xec0
   19818:	add	r1, sp, #3760	; 0xeb0
   1981c:	add	r1, r1, #8
   19820:	ldrd	r6, [r1]
   19824:	add	r1, sp, #3776	; 0xec0
   19828:	ldrd	r0, [r1]
   1982c:	eor	r6, r6, r0
   19830:	eor	r7, r7, r1
   19834:	mov	r0, r6
   19838:	mov	r1, r7
   1983c:	lsr	ip, sl, #6
   19840:	orr	ip, ip, fp, lsl #26
   19844:	str	ip, [sp, #560]	; 0x230
   19848:	lsr	ip, fp, #6
   1984c:	str	ip, [sp, #564]	; 0x234
   19850:	add	ip, sp, #560	; 0x230
   19854:	ldrd	r6, [ip]
   19858:	eor	r6, r6, r0
   1985c:	eor	r7, r7, r1
   19860:	adds	sl, r2, r6
   19864:	adc	fp, r3, r7
   19868:	ldrd	r2, [sp, #56]	; 0x38
   1986c:	mov	r0, r2
   19870:	mov	r1, r3
   19874:	ldrd	r6, [sp, #48]	; 0x30
   19878:	eor	r0, r0, r6
   1987c:	eor	r1, r1, r7
   19880:	and	r0, r0, r8
   19884:	and	r1, r1, r9
   19888:	eor	r2, r2, r0
   1988c:	eor	r3, r3, r1
   19890:	mov	r0, r2
   19894:	mov	r1, r3
   19898:	sub	r3, pc, #624	; 0x270
   1989c:	ldrd	r2, [r3]
   198a0:	strd	sl, [sp, #32]
   198a4:	adds	sl, sl, r2
   198a8:	adc	fp, fp, r3
   198ac:	adds	r4, r4, sl
   198b0:	adc	r5, r5, fp
   198b4:	adds	r0, r0, r4
   198b8:	adc	r1, r1, r5
   198bc:	lsr	r3, r8, #14
   198c0:	orr	ip, r3, r9, lsl #18
   198c4:	str	ip, [sp, #3784]	; 0xec8
   198c8:	lsr	r3, r9, #14
   198cc:	orr	ip, r3, r8, lsl #18
   198d0:	str	ip, [sp, #3788]	; 0xecc
   198d4:	lsr	r3, r8, #18
   198d8:	orr	ip, r3, r9, lsl #14
   198dc:	str	ip, [sp, #3792]	; 0xed0
   198e0:	lsr	r3, r9, #18
   198e4:	orr	ip, r3, r8, lsl #14
   198e8:	str	ip, [sp, #3796]	; 0xed4
   198ec:	add	r3, sp, #3776	; 0xec0
   198f0:	add	r3, r3, #8
   198f4:	ldrd	r2, [r3]
   198f8:	add	ip, sp, #3792	; 0xed0
   198fc:	ldrd	r6, [ip]
   19900:	eor	r2, r2, r6
   19904:	eor	r3, r3, r7
   19908:	lsl	ip, r9, #23
   1990c:	orr	ip, ip, r8, lsr #9
   19910:	str	ip, [sp, #3804]	; 0xedc
   19914:	lsl	ip, r8, #23
   19918:	orr	ip, ip, r9, lsr #9
   1991c:	str	ip, [sp, #3800]	; 0xed8
   19920:	add	ip, sp, #3792	; 0xed0
   19924:	add	ip, ip, #8
   19928:	ldrd	r6, [ip]
   1992c:	eor	r6, r6, r2
   19930:	eor	r7, r7, r3
   19934:	adds	r4, r0, r6
   19938:	adc	r5, r1, r7
   1993c:	ldrd	sl, [sp, #192]	; 0xc0
   19940:	adds	sl, sl, r4
   19944:	adc	fp, fp, r5
   19948:	ldrd	r0, [sp, #40]	; 0x28
   1994c:	lsr	r3, r0, #28
   19950:	orr	r2, r3, r1, lsl #4
   19954:	str	r2, [sp, #3808]	; 0xee0
   19958:	lsr	r3, r1, #28
   1995c:	orr	r2, r3, r0, lsl #4
   19960:	str	r2, [sp, #3812]	; 0xee4
   19964:	lsl	r3, r1, #30
   19968:	orr	r2, r3, r0, lsr #2
   1996c:	str	r2, [sp, #3820]	; 0xeec
   19970:	lsl	r3, r0, #30
   19974:	orr	r2, r3, r1, lsr #2
   19978:	str	r2, [sp, #3816]	; 0xee8
   1997c:	add	r3, sp, #3808	; 0xee0
   19980:	ldrd	r2, [r3]
   19984:	add	ip, sp, #3808	; 0xee0
   19988:	add	ip, ip, #8
   1998c:	ldrd	r6, [ip]
   19990:	eor	r2, r2, r6
   19994:	eor	r3, r3, r7
   19998:	mov	r6, r0
   1999c:	mov	r7, r1
   199a0:	lsl	r1, r1, #25
   199a4:	orr	r1, r1, r6, lsr #7
   199a8:	str	r1, [sp, #3828]	; 0xef4
   199ac:	lsl	r1, r6, #25
   199b0:	orr	r1, r1, r7, lsr #7
   199b4:	str	r1, [sp, #3824]	; 0xef0
   199b8:	add	r1, sp, #3824	; 0xef0
   199bc:	ldrd	r6, [r1]
   199c0:	eor	r6, r6, r2
   199c4:	eor	r7, r7, r3
   199c8:	strd	r6, [sp, #96]	; 0x60
   199cc:	ldrd	r2, [sp, #40]	; 0x28
   199d0:	ldrd	r6, [sp]
   199d4:	orr	r6, r6, r2
   199d8:	orr	r7, r7, r3
   199dc:	mov	r0, r6
   199e0:	mov	r1, r7
   199e4:	ldrd	r6, [sp, #64]	; 0x40
   199e8:	and	r6, r6, r0
   199ec:	and	r7, r7, r1
   199f0:	mov	r0, r6
   199f4:	mov	r1, r7
   199f8:	ldrd	r6, [sp]
   199fc:	and	r6, r6, r2
   19a00:	and	r7, r7, r3
   19a04:	orr	r2, r6, r0
   19a08:	orr	r3, r7, r1
   19a0c:	mov	r0, r2
   19a10:	mov	r1, r3
   19a14:	ldrd	r2, [sp, #96]	; 0x60
   19a18:	adds	r2, r2, r0
   19a1c:	adc	r3, r3, r1
   19a20:	adds	r4, r4, r2
   19a24:	adc	r5, r5, r3
   19a28:	strd	r4, [sp, #184]	; 0xb8
   19a2c:	ldrd	r4, [sp, #120]	; 0x78
   19a30:	lsr	r3, r4, #1
   19a34:	orr	r1, r3, r5, lsl #31
   19a38:	str	r1, [sp, #3832]	; 0xef8
   19a3c:	lsr	r3, r5, #1
   19a40:	orr	r1, r3, r4, lsl #31
   19a44:	str	r1, [sp, #3836]	; 0xefc
   19a48:	lsr	r3, r4, #8
   19a4c:	orr	r1, r3, r5, lsl #24
   19a50:	str	r1, [sp, #3840]	; 0xf00
   19a54:	lsr	r3, r5, #8
   19a58:	orr	r1, r3, r4, lsl #24
   19a5c:	str	r1, [sp, #3844]	; 0xf04
   19a60:	add	r3, sp, #3824	; 0xef0
   19a64:	add	r3, r3, #8
   19a68:	ldrd	r2, [r3]
   19a6c:	add	r1, sp, #3840	; 0xf00
   19a70:	ldrd	r6, [r1]
   19a74:	eor	r2, r2, r6
   19a78:	eor	r3, r3, r7
   19a7c:	lsr	r1, r4, #7
   19a80:	orr	r1, r1, r5, lsl #25
   19a84:	str	r1, [sp, #568]	; 0x238
   19a88:	lsr	r1, r5, #7
   19a8c:	str	r1, [sp, #572]	; 0x23c
   19a90:	add	r1, sp, #568	; 0x238
   19a94:	ldrd	r6, [r1]
   19a98:	eor	r6, r6, r2
   19a9c:	eor	r7, r7, r3
   19aa0:	ldrd	r0, [sp, #112]	; 0x70
   19aa4:	adds	r0, r0, r6
   19aa8:	adc	r1, r1, r7
   19aac:	ldrd	r4, [sp, #168]	; 0xa8
   19ab0:	adds	r4, r4, r0
   19ab4:	adc	r5, r5, r1
   19ab8:	mov	r2, r4
   19abc:	mov	r3, r5
   19ac0:	ldrd	r4, [sp, #88]	; 0x58
   19ac4:	lsr	r1, r4, #19
   19ac8:	orr	r1, r1, r5, lsl #13
   19acc:	str	r1, [sp, #3848]	; 0xf08
   19ad0:	lsr	r1, r5, #19
   19ad4:	orr	r1, r1, r4, lsl #13
   19ad8:	str	r1, [sp, #3852]	; 0xf0c
   19adc:	lsl	r1, r5, #3
   19ae0:	orr	r1, r1, r4, lsr #29
   19ae4:	str	r1, [sp, #3860]	; 0xf14
   19ae8:	lsl	r1, r4, #3
   19aec:	orr	r1, r1, r5, lsr #29
   19af0:	str	r1, [sp, #3856]	; 0xf10
   19af4:	add	r1, sp, #3840	; 0xf00
   19af8:	add	r1, r1, #8
   19afc:	ldrd	r6, [r1]
   19b00:	add	r1, sp, #3856	; 0xf10
   19b04:	ldrd	r0, [r1]
   19b08:	eor	r6, r6, r0
   19b0c:	eor	r7, r7, r1
   19b10:	mov	r0, r6
   19b14:	mov	r1, r7
   19b18:	lsr	ip, r4, #6
   19b1c:	orr	ip, ip, r5, lsl #26
   19b20:	str	ip, [sp, #576]	; 0x240
   19b24:	lsr	ip, r5, #6
   19b28:	str	ip, [sp, #580]	; 0x244
   19b2c:	add	ip, sp, #576	; 0x240
   19b30:	ldrd	r6, [ip]
   19b34:	eor	r6, r6, r0
   19b38:	eor	r7, r7, r1
   19b3c:	adds	r4, r2, r6
   19b40:	adc	r5, r3, r7
   19b44:	mov	r6, r4
   19b48:	mov	r7, r5
   19b4c:	ldrd	r0, [sp, #48]	; 0x30
   19b50:	eor	r0, r0, r8
   19b54:	eor	r1, r1, r9
   19b58:	mov	r4, sl
   19b5c:	mov	r5, fp
   19b60:	mov	r2, sl
   19b64:	mov	r3, fp
   19b68:	and	r2, r2, r0
   19b6c:	and	r3, r3, r1
   19b70:	ldrd	sl, [sp, #48]	; 0x30
   19b74:	eor	sl, sl, r2
   19b78:	eor	fp, fp, r3
   19b7c:	mov	r0, sl
   19b80:	mov	r1, fp
   19b84:	add	r3, pc, #876	; 0x36c
   19b88:	ldrd	r2, [r3]
   19b8c:	strd	r6, [sp, #96]	; 0x60
   19b90:	adds	sl, r6, r2
   19b94:	adc	fp, r7, r3
   19b98:	mov	r2, sl
   19b9c:	mov	r3, fp
   19ba0:	ldrd	sl, [sp, #56]	; 0x38
   19ba4:	adds	sl, sl, r2
   19ba8:	adc	fp, fp, r3
   19bac:	adds	r0, r0, sl
   19bb0:	adc	r1, r1, fp
   19bb4:	lsr	r3, r4, #14
   19bb8:	orr	ip, r3, r5, lsl #18
   19bbc:	str	ip, [sp, #3864]	; 0xf18
   19bc0:	lsr	r3, r5, #14
   19bc4:	orr	ip, r3, r4, lsl #18
   19bc8:	str	ip, [sp, #3868]	; 0xf1c
   19bcc:	lsr	r3, r4, #18
   19bd0:	orr	ip, r3, r5, lsl #14
   19bd4:	str	ip, [sp, #3872]	; 0xf20
   19bd8:	lsr	r3, r5, #18
   19bdc:	orr	ip, r3, r4, lsl #14
   19be0:	str	ip, [sp, #3876]	; 0xf24
   19be4:	add	r3, sp, #3856	; 0xf10
   19be8:	add	r3, r3, #8
   19bec:	ldrd	r2, [r3]
   19bf0:	add	ip, sp, #3872	; 0xf20
   19bf4:	ldrd	r6, [ip]
   19bf8:	eor	r2, r2, r6
   19bfc:	eor	r3, r3, r7
   19c00:	lsl	ip, r5, #23
   19c04:	orr	ip, ip, r4, lsr #9
   19c08:	str	ip, [sp, #3884]	; 0xf2c
   19c0c:	lsl	ip, r4, #23
   19c10:	orr	ip, ip, r5, lsr #9
   19c14:	str	ip, [sp, #3880]	; 0xf28
   19c18:	add	ip, sp, #3872	; 0xf20
   19c1c:	add	ip, ip, #8
   19c20:	ldrd	r6, [ip]
   19c24:	eor	r6, r6, r2
   19c28:	eor	r7, r7, r3
   19c2c:	adds	r6, r0, r6
   19c30:	adc	r7, r1, r7
   19c34:	mov	r2, r6
   19c38:	mov	r3, r7
   19c3c:	ldrd	r6, [sp, #64]	; 0x40
   19c40:	strd	r2, [sp, #64]	; 0x40
   19c44:	adds	r6, r6, r2
   19c48:	adc	r7, r7, r3
   19c4c:	strd	r6, [sp, #56]	; 0x38
   19c50:	ldrd	sl, [sp, #184]	; 0xb8
   19c54:	lsr	r3, sl, #28
   19c58:	orr	r1, r3, fp, lsl #4
   19c5c:	str	r1, [sp, #3888]	; 0xf30
   19c60:	lsr	r3, fp, #28
   19c64:	orr	r1, r3, sl, lsl #4
   19c68:	str	r1, [sp, #3892]	; 0xf34
   19c6c:	lsl	r3, fp, #30
   19c70:	orr	r1, r3, sl, lsr #2
   19c74:	str	r1, [sp, #3900]	; 0xf3c
   19c78:	lsl	r3, sl, #30
   19c7c:	orr	r1, r3, fp, lsr #2
   19c80:	str	r1, [sp, #3896]	; 0xf38
   19c84:	add	r3, sp, #3888	; 0xf30
   19c88:	ldrd	r6, [r3]
   19c8c:	add	r3, sp, #3888	; 0xf30
   19c90:	add	r3, r3, #8
   19c94:	ldrd	r2, [r3]
   19c98:	eor	r6, r6, r2
   19c9c:	eor	r7, r7, r3
   19ca0:	mov	r2, r6
   19ca4:	mov	r3, r7
   19ca8:	lsl	r1, fp, #25
   19cac:	orr	r1, r1, sl, lsr #7
   19cb0:	str	r1, [sp, #3908]	; 0xf44
   19cb4:	lsl	r1, sl, #25
   19cb8:	orr	r1, r1, fp, lsr #7
   19cbc:	str	r1, [sp, #3904]	; 0xf40
   19cc0:	add	r1, sp, #3904	; 0xf40
   19cc4:	ldrd	r6, [r1]
   19cc8:	eor	r6, r6, r2
   19ccc:	eor	r7, r7, r3
   19cd0:	strd	r6, [sp, #112]	; 0x70
   19cd4:	ldrd	r6, [sp, #40]	; 0x28
   19cd8:	orr	r2, r6, sl
   19cdc:	orr	r3, r7, fp
   19ce0:	mov	r0, r2
   19ce4:	mov	r1, r3
   19ce8:	ldrd	r2, [sp]
   19cec:	and	r2, r2, r0
   19cf0:	and	r3, r3, r1
   19cf4:	mov	r0, r2
   19cf8:	mov	r1, r3
   19cfc:	mov	r2, r6
   19d00:	mov	r3, r7
   19d04:	and	r2, r2, sl
   19d08:	and	r3, r3, fp
   19d0c:	orr	r2, r2, r0
   19d10:	orr	r3, r3, r1
   19d14:	mov	r0, r2
   19d18:	mov	r1, r3
   19d1c:	ldrd	r2, [sp, #112]	; 0x70
   19d20:	adds	r2, r2, r0
   19d24:	adc	r3, r3, r1
   19d28:	ldrd	r6, [sp, #64]	; 0x40
   19d2c:	adds	r6, r6, r2
   19d30:	adc	r7, r7, r3
   19d34:	strd	r6, [sp, #136]	; 0x88
   19d38:	ldrd	r0, [sp, #8]
   19d3c:	lsr	r3, r0, #1
   19d40:	orr	ip, r3, r1, lsl #31
   19d44:	str	ip, [sp, #3912]	; 0xf48
   19d48:	lsr	r3, r1, #1
   19d4c:	orr	ip, r3, r0, lsl #31
   19d50:	str	ip, [sp, #3916]	; 0xf4c
   19d54:	lsr	r3, r0, #8
   19d58:	orr	ip, r3, r1, lsl #24
   19d5c:	str	ip, [sp, #3920]	; 0xf50
   19d60:	lsr	r3, r1, #8
   19d64:	orr	ip, r3, r0, lsl #24
   19d68:	str	ip, [sp, #3924]	; 0xf54
   19d6c:	add	r3, sp, #3904	; 0xf40
   19d70:	add	r3, r3, #8
   19d74:	ldrd	r2, [r3]
   19d78:	add	ip, sp, #3920	; 0xf50
   19d7c:	ldrd	r6, [ip]
   19d80:	eor	r2, r2, r6
   19d84:	eor	r3, r3, r7
   19d88:	lsr	ip, r0, #7
   19d8c:	orr	ip, ip, r1, lsl #25
   19d90:	str	ip, [sp, #584]	; 0x248
   19d94:	lsr	r1, r1, #7
   19d98:	str	r1, [sp, #588]	; 0x24c
   19d9c:	add	r1, sp, #584	; 0x248
   19da0:	ldrd	r6, [r1]
   19da4:	eor	r6, r6, r2
   19da8:	eor	r7, r7, r3
   19dac:	ldrd	r0, [sp, #120]	; 0x78
   19db0:	adds	r0, r0, r6
   19db4:	adc	r1, r1, r7
   19db8:	mov	r2, r0
   19dbc:	mov	r3, r1
   19dc0:	ldrd	r0, [sp, #176]	; 0xb0
   19dc4:	adds	r0, r0, r2
   19dc8:	adc	r1, r1, r3
   19dcc:	mov	r2, r0
   19dd0:	mov	r3, r1
   19dd4:	ldrd	r6, [sp, #32]
   19dd8:	lsr	r1, r6, #19
   19ddc:	orr	r1, r1, r7, lsl #13
   19de0:	str	r1, [sp, #3928]	; 0xf58
   19de4:	lsr	r1, r7, #19
   19de8:	orr	r1, r1, r6, lsl #13
   19dec:	str	r1, [sp, #3932]	; 0xf5c
   19df0:	lsl	r1, r7, #3
   19df4:	orr	r1, r1, r6, lsr #29
   19df8:	str	r1, [sp, #3940]	; 0xf64
   19dfc:	lsl	r1, r6, #3
   19e00:	orr	r1, r1, r7, lsr #29
   19e04:	str	r1, [sp, #3936]	; 0xf60
   19e08:	add	r1, sp, #3920	; 0xf50
   19e0c:	add	r1, r1, #8
   19e10:	ldrd	r6, [r1]
   19e14:	add	r1, sp, #3936	; 0xf60
   19e18:	ldrd	r0, [r1]
   19e1c:	eor	r6, r6, r0
   19e20:	eor	r7, r7, r1
   19e24:	mov	r0, r6
   19e28:	mov	r1, r7
   19e2c:	ldrd	r6, [sp, #32]
   19e30:	lsr	ip, r6, #6
   19e34:	orr	ip, ip, r7, lsl #26
   19e38:	str	ip, [sp, #592]	; 0x250
   19e3c:	ldr	ip, [sp, #36]	; 0x24
   19e40:	lsr	ip, ip, #6
   19e44:	str	ip, [sp, #596]	; 0x254
   19e48:	add	ip, sp, #592	; 0x250
   19e4c:	ldrd	r6, [ip]
   19e50:	eor	r6, r6, r0
   19e54:	eor	r7, r7, r1
   19e58:	adds	r6, r2, r6
   19e5c:	adc	r7, r3, r7
   19e60:	strd	r4, [sp, #120]	; 0x78
   19e64:	mov	r0, r4
   19e68:	mov	r1, r5
   19e6c:	eor	r0, r0, r8
   19e70:	eor	r1, r1, r9
   19e74:	ldrd	r4, [sp, #56]	; 0x38
   19e78:	and	r4, r4, r0
   19e7c:	and	r5, r5, r1
   19e80:	mov	r0, r4
   19e84:	mov	r1, r5
   19e88:	eor	r0, r0, r8
   19e8c:	eor	r1, r1, r9
   19e90:	add	r3, pc, #104	; 0x68
   19e94:	ldrd	r2, [r3]
   19e98:	strd	r6, [sp, #112]	; 0x70
   19e9c:	adds	r6, r6, r2
   19ea0:	adc	r7, r7, r3
   19ea4:	mov	r2, r6
   19ea8:	mov	r3, r7
   19eac:	ldrd	r6, [sp, #48]	; 0x30
   19eb0:	adds	r6, r6, r2
   19eb4:	adc	r7, r7, r3
   19eb8:	adds	r0, r0, r6
   19ebc:	adc	r1, r1, r7
   19ec0:	ldrd	r4, [sp, #56]	; 0x38
   19ec4:	lsr	r3, r4, #14
   19ec8:	orr	ip, r3, r5, lsl #18
   19ecc:	str	ip, [sp, #3944]	; 0xf68
   19ed0:	lsr	r3, r5, #14
   19ed4:	orr	ip, r3, r4, lsl #18
   19ed8:	str	ip, [sp, #3948]	; 0xf6c
   19edc:	lsr	r3, r4, #18
   19ee0:	orr	ip, r3, r5, lsl #14
   19ee4:	str	ip, [sp, #3952]	; 0xf70
   19ee8:	lsr	r3, r5, #18
   19eec:	orr	ip, r3, r4, lsl #14
   19ef0:	b	19f10 <dcngettext@plt+0x8f20>
   19ef4:	nop			; (mov r0, r0)
   19ef8:	strne	r3, [r2], #1339	; 0x53b
   19efc:	rsbsls	r2, r2, #34048	; 0x8500
   19f00:	ldclmi	3, cr0, [r1], #400	; 0x190
   19f04:	adcsge	lr, pc, #10551296	; 0xa10000
   19f08:	mcrrlt	0, 0, r3, r2, cr1
   19f0c:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   19f10:	str	ip, [sp, #3956]	; 0xf74
   19f14:	add	r3, sp, #3936	; 0xf60
   19f18:	add	r3, r3, #8
   19f1c:	ldrd	r2, [r3]
   19f20:	add	ip, sp, #3952	; 0xf70
   19f24:	ldrd	r6, [ip]
   19f28:	eor	r2, r2, r6
   19f2c:	eor	r3, r3, r7
   19f30:	lsl	ip, r5, #23
   19f34:	orr	ip, ip, r4, lsr #9
   19f38:	str	ip, [sp, #3964]	; 0xf7c
   19f3c:	lsl	ip, r4, #23
   19f40:	orr	ip, ip, r5, lsr #9
   19f44:	str	ip, [sp, #3960]	; 0xf78
   19f48:	add	ip, sp, #3952	; 0xf70
   19f4c:	add	ip, ip, #8
   19f50:	ldrd	r6, [ip]
   19f54:	eor	r6, r6, r2
   19f58:	eor	r7, r7, r3
   19f5c:	adds	r6, r0, r6
   19f60:	adc	r7, r1, r7
   19f64:	mov	r2, r6
   19f68:	mov	r3, r7
   19f6c:	strd	r2, [sp, #64]	; 0x40
   19f70:	ldrd	r0, [sp]
   19f74:	adds	r0, r0, r6
   19f78:	adc	r1, r1, r7
   19f7c:	mov	r2, r0
   19f80:	mov	r3, r1
   19f84:	strd	r2, [sp, #48]	; 0x30
   19f88:	ldrd	r6, [sp, #136]	; 0x88
   19f8c:	lsr	r3, r6, #28
   19f90:	orr	r1, r3, r7, lsl #4
   19f94:	str	r1, [sp, #3968]	; 0xf80
   19f98:	lsr	r3, r7, #28
   19f9c:	orr	r1, r3, r6, lsl #4
   19fa0:	str	r1, [sp, #3972]	; 0xf84
   19fa4:	lsl	r3, r7, #30
   19fa8:	orr	r1, r3, r6, lsr #2
   19fac:	str	r1, [sp, #3980]	; 0xf8c
   19fb0:	lsl	r3, r6, #30
   19fb4:	orr	r1, r3, r7, lsr #2
   19fb8:	str	r1, [sp, #3976]	; 0xf88
   19fbc:	add	r3, sp, #3968	; 0xf80
   19fc0:	ldrd	r2, [r3]
   19fc4:	add	r1, sp, #3968	; 0xf80
   19fc8:	add	r1, r1, #8
   19fcc:	ldrd	r4, [r1]
   19fd0:	eor	r2, r2, r4
   19fd4:	eor	r3, r3, r5
   19fd8:	lsl	r1, r7, #25
   19fdc:	orr	r1, r1, r6, lsr #7
   19fe0:	str	r1, [sp, #3988]	; 0xf94
   19fe4:	lsl	r1, r6, #25
   19fe8:	orr	r1, r1, r7, lsr #7
   19fec:	str	r1, [sp, #3984]	; 0xf90
   19ff0:	add	r1, sp, #3984	; 0xf90
   19ff4:	ldrd	r4, [r1]
   19ff8:	eor	r4, r4, r2
   19ffc:	eor	r5, r5, r3
   1a000:	mov	r2, r4
   1a004:	mov	r3, r5
   1a008:	mov	r4, sl
   1a00c:	mov	r5, fp
   1a010:	orr	sl, sl, r6
   1a014:	orr	fp, fp, r7
   1a018:	mov	r0, sl
   1a01c:	mov	r1, fp
   1a020:	ldrd	sl, [sp, #40]	; 0x28
   1a024:	and	sl, sl, r0
   1a028:	and	fp, fp, r1
   1a02c:	mov	r0, sl
   1a030:	mov	r1, fp
   1a034:	mov	sl, r4
   1a038:	mov	fp, r5
   1a03c:	and	sl, sl, r6
   1a040:	and	fp, fp, r7
   1a044:	orr	r0, r0, sl
   1a048:	orr	r1, r1, fp
   1a04c:	adds	r0, r0, r2
   1a050:	adc	r1, r1, r3
   1a054:	ldrd	r2, [sp, #64]	; 0x40
   1a058:	adds	r2, r2, r0
   1a05c:	adc	r3, r3, r1
   1a060:	strd	r2, [sp, #64]	; 0x40
   1a064:	ldrd	sl, [sp, #128]	; 0x80
   1a068:	lsr	r3, sl, #1
   1a06c:	orr	r2, r3, fp, lsl #31
   1a070:	str	r2, [sp, #3992]	; 0xf98
   1a074:	lsr	r3, fp, #1
   1a078:	orr	r2, r3, sl, lsl #31
   1a07c:	str	r2, [sp, #3996]	; 0xf9c
   1a080:	lsr	r3, sl, #8
   1a084:	orr	r2, r3, fp, lsl #24
   1a088:	str	r2, [sp, #4000]	; 0xfa0
   1a08c:	lsr	r3, fp, #8
   1a090:	orr	r2, r3, sl, lsl #24
   1a094:	str	r2, [sp, #4004]	; 0xfa4
   1a098:	add	r3, sp, #3984	; 0xf90
   1a09c:	add	r3, r3, #8
   1a0a0:	ldrd	r2, [r3]
   1a0a4:	add	r1, sp, #4000	; 0xfa0
   1a0a8:	ldrd	r4, [r1]
   1a0ac:	eor	r2, r2, r4
   1a0b0:	eor	r3, r3, r5
   1a0b4:	lsr	r1, sl, #7
   1a0b8:	orr	r1, r1, fp, lsl #25
   1a0bc:	str	r1, [sp, #600]	; 0x258
   1a0c0:	lsr	r1, fp, #7
   1a0c4:	str	r1, [sp, #604]	; 0x25c
   1a0c8:	add	r1, sp, #600	; 0x258
   1a0cc:	ldrd	r4, [r1]
   1a0d0:	eor	r4, r4, r2
   1a0d4:	eor	r5, r5, r3
   1a0d8:	ldrd	r0, [sp, #8]
   1a0dc:	adds	r0, r0, r4
   1a0e0:	adc	r1, r1, r5
   1a0e4:	ldrd	sl, [sp, #24]
   1a0e8:	adds	sl, sl, r0
   1a0ec:	adc	fp, fp, r1
   1a0f0:	mov	r2, sl
   1a0f4:	mov	r3, fp
   1a0f8:	ldrd	r4, [sp, #96]	; 0x60
   1a0fc:	lsr	r1, r4, #19
   1a100:	orr	r1, r1, r5, lsl #13
   1a104:	str	r1, [sp, #4008]	; 0xfa8
   1a108:	lsr	r1, r5, #19
   1a10c:	orr	r1, r1, r4, lsl #13
   1a110:	str	r1, [sp, #4012]	; 0xfac
   1a114:	lsl	r1, r5, #3
   1a118:	orr	r1, r1, r4, lsr #29
   1a11c:	str	r1, [sp, #4020]	; 0xfb4
   1a120:	lsl	r1, r4, #3
   1a124:	orr	r1, r1, r5, lsr #29
   1a128:	str	r1, [sp, #4016]	; 0xfb0
   1a12c:	add	r1, sp, #4000	; 0xfa0
   1a130:	add	r1, r1, #8
   1a134:	ldrd	r0, [r1]
   1a138:	add	ip, sp, #4016	; 0xfb0
   1a13c:	ldrd	sl, [ip]
   1a140:	eor	r0, r0, sl
   1a144:	eor	r1, r1, fp
   1a148:	lsr	ip, r4, #6
   1a14c:	orr	ip, ip, r5, lsl #26
   1a150:	str	ip, [sp, #608]	; 0x260
   1a154:	lsr	ip, r5, #6
   1a158:	str	ip, [sp, #612]	; 0x264
   1a15c:	add	ip, sp, #608	; 0x260
   1a160:	ldrd	r4, [ip]
   1a164:	eor	r4, r4, r0
   1a168:	eor	r5, r5, r1
   1a16c:	adds	r4, r2, r4
   1a170:	adc	r5, r3, r5
   1a174:	mov	sl, r4
   1a178:	mov	fp, r5
   1a17c:	ldrd	r4, [sp, #120]	; 0x78
   1a180:	ldrd	r2, [sp, #56]	; 0x38
   1a184:	eor	r2, r2, r4
   1a188:	eor	r3, r3, r5
   1a18c:	mov	r0, r2
   1a190:	mov	r1, r3
   1a194:	ldrd	r2, [sp, #48]	; 0x30
   1a198:	and	r2, r2, r0
   1a19c:	and	r3, r3, r1
   1a1a0:	mov	r0, r2
   1a1a4:	mov	r1, r3
   1a1a8:	mov	r2, r4
   1a1ac:	mov	r3, r5
   1a1b0:	eor	r2, r2, r0
   1a1b4:	eor	r3, r3, r1
   1a1b8:	mov	r0, r2
   1a1bc:	mov	r1, r3
   1a1c0:	sub	r3, pc, #704	; 0x2c0
   1a1c4:	ldrd	r2, [r3]
   1a1c8:	strd	sl, [sp, #120]	; 0x78
   1a1cc:	adds	sl, sl, r2
   1a1d0:	adc	fp, fp, r3
   1a1d4:	adds	r8, r8, sl
   1a1d8:	adc	r9, r9, fp
   1a1dc:	adds	r0, r0, r8
   1a1e0:	adc	r1, r1, r9
   1a1e4:	ldrd	sl, [sp, #48]	; 0x30
   1a1e8:	lsr	r3, sl, #14
   1a1ec:	orr	r2, r3, fp, lsl #18
   1a1f0:	str	r2, [sp, #4024]	; 0xfb8
   1a1f4:	lsr	r3, fp, #14
   1a1f8:	orr	r2, r3, sl, lsl #18
   1a1fc:	str	r2, [sp, #4028]	; 0xfbc
   1a200:	lsr	r3, sl, #18
   1a204:	orr	r2, r3, fp, lsl #14
   1a208:	str	r2, [sp, #4032]	; 0xfc0
   1a20c:	lsr	r3, fp, #18
   1a210:	orr	r2, r3, sl, lsl #14
   1a214:	str	r2, [sp, #4036]	; 0xfc4
   1a218:	add	r3, sp, #4016	; 0xfb0
   1a21c:	add	r3, r3, #8
   1a220:	ldrd	r2, [r3]
   1a224:	add	ip, sp, #4032	; 0xfc0
   1a228:	ldrd	r8, [ip]
   1a22c:	eor	r2, r2, r8
   1a230:	eor	r3, r3, r9
   1a234:	lsl	ip, fp, #23
   1a238:	mov	r8, sl
   1a23c:	mov	r9, fp
   1a240:	orr	ip, ip, sl, lsr #9
   1a244:	str	ip, [sp, #4044]	; 0xfcc
   1a248:	lsl	ip, r8, #23
   1a24c:	orr	ip, ip, r9, lsr #9
   1a250:	str	ip, [sp, #4040]	; 0xfc8
   1a254:	add	ip, sp, #4032	; 0xfc0
   1a258:	add	ip, ip, #8
   1a25c:	ldrd	r8, [ip]
   1a260:	eor	r8, r8, r2
   1a264:	eor	r9, r9, r3
   1a268:	adds	r8, r0, r8
   1a26c:	adc	r9, r1, r9
   1a270:	mov	r2, r8
   1a274:	mov	r3, r9
   1a278:	ldrd	r8, [sp, #40]	; 0x28
   1a27c:	strd	r2, [sp]
   1a280:	adds	r8, r8, r2
   1a284:	adc	r9, r9, r3
   1a288:	ldrd	sl, [sp, #64]	; 0x40
   1a28c:	lsr	r3, sl, #28
   1a290:	orr	r1, r3, fp, lsl #4
   1a294:	str	r1, [sp, #4048]	; 0xfd0
   1a298:	lsr	r3, fp, #28
   1a29c:	orr	r1, r3, sl, lsl #4
   1a2a0:	str	r1, [sp, #4052]	; 0xfd4
   1a2a4:	lsl	r3, fp, #30
   1a2a8:	orr	r1, r3, sl, lsr #2
   1a2ac:	str	r1, [sp, #4060]	; 0xfdc
   1a2b0:	lsl	r3, sl, #30
   1a2b4:	orr	r1, r3, fp, lsr #2
   1a2b8:	str	r1, [sp, #4056]	; 0xfd8
   1a2bc:	add	r3, sp, #4048	; 0xfd0
   1a2c0:	ldrd	r2, [r3]
   1a2c4:	add	r1, sp, #4048	; 0xfd0
   1a2c8:	add	r1, r1, #8
   1a2cc:	ldrd	r0, [r1]
   1a2d0:	eor	r2, r2, r0
   1a2d4:	eor	r3, r3, r1
   1a2d8:	lsl	r1, fp, #25
   1a2dc:	orr	r1, r1, sl, lsr #7
   1a2e0:	str	r1, [sp, #4068]	; 0xfe4
   1a2e4:	lsl	r1, sl, #25
   1a2e8:	orr	r1, r1, fp, lsr #7
   1a2ec:	str	r1, [sp, #4064]	; 0xfe0
   1a2f0:	add	r1, sp, #4064	; 0xfe0
   1a2f4:	ldrd	r0, [r1]
   1a2f8:	eor	r0, r0, r2
   1a2fc:	eor	r1, r1, r3
   1a300:	mov	r2, r0
   1a304:	mov	r3, r1
   1a308:	orr	r0, sl, r6
   1a30c:	orr	r1, fp, r7
   1a310:	ldrd	sl, [sp, #184]	; 0xb8
   1a314:	and	sl, sl, r0
   1a318:	and	fp, fp, r1
   1a31c:	mov	r0, sl
   1a320:	mov	r1, fp
   1a324:	ldrd	r6, [sp, #136]	; 0x88
   1a328:	ldrd	sl, [sp, #64]	; 0x40
   1a32c:	and	sl, sl, r6
   1a330:	and	fp, fp, r7
   1a334:	orr	r6, sl, r0
   1a338:	orr	r7, fp, r1
   1a33c:	adds	r0, r6, r2
   1a340:	adc	r1, r7, r3
   1a344:	ldrd	r2, [sp]
   1a348:	adds	r2, r2, r0
   1a34c:	adc	r3, r3, r1
   1a350:	strd	r2, [sp]
   1a354:	ldrd	r0, [sp, #104]	; 0x68
   1a358:	lsr	r3, r0, #1
   1a35c:	orr	ip, r3, r1, lsl #31
   1a360:	str	ip, [sp, #4072]	; 0xfe8
   1a364:	lsr	r3, r1, #1
   1a368:	orr	ip, r3, r0, lsl #31
   1a36c:	str	ip, [sp, #4076]	; 0xfec
   1a370:	lsr	r3, r0, #8
   1a374:	orr	ip, r3, r1, lsl #24
   1a378:	str	ip, [sp, #4080]	; 0xff0
   1a37c:	lsr	r3, r1, #8
   1a380:	orr	ip, r3, r0, lsl #24
   1a384:	str	ip, [sp, #4084]	; 0xff4
   1a388:	add	r3, sp, #4064	; 0xfe0
   1a38c:	add	r3, r3, #8
   1a390:	ldrd	r2, [r3]
   1a394:	add	ip, sp, #4080	; 0xff0
   1a398:	ldrd	r6, [ip]
   1a39c:	eor	r2, r2, r6
   1a3a0:	eor	r3, r3, r7
   1a3a4:	lsr	ip, r0, #7
   1a3a8:	orr	ip, ip, r1, lsl #25
   1a3ac:	str	ip, [sp, #616]	; 0x268
   1a3b0:	lsr	r1, r1, #7
   1a3b4:	str	r1, [sp, #620]	; 0x26c
   1a3b8:	add	r1, sp, #616	; 0x268
   1a3bc:	ldrd	r6, [r1]
   1a3c0:	eor	r6, r6, r2
   1a3c4:	eor	r7, r7, r3
   1a3c8:	ldrd	r0, [sp, #128]	; 0x80
   1a3cc:	adds	r0, r0, r6
   1a3d0:	adc	r1, r1, r7
   1a3d4:	mov	r2, r0
   1a3d8:	mov	r3, r1
   1a3dc:	ldrd	r0, [sp, #72]	; 0x48
   1a3e0:	adds	r0, r0, r2
   1a3e4:	adc	r1, r1, r3
   1a3e8:	mov	r2, r0
   1a3ec:	mov	r3, r1
   1a3f0:	ldrd	sl, [sp, #112]	; 0x70
   1a3f4:	lsr	r1, sl, #19
   1a3f8:	orr	r1, r1, fp, lsl #13
   1a3fc:	str	r1, [sp, #4088]	; 0xff8
   1a400:	lsr	r1, fp, #19
   1a404:	orr	r1, r1, sl, lsl #13
   1a408:	str	r1, [sp, #4092]	; 0xffc
   1a40c:	lsl	r1, fp, #3
   1a410:	orr	r1, r1, sl, lsr #29
   1a414:	add	r0, sp, #4096	; 0x1000
   1a418:	add	r0, r0, #4
   1a41c:	str	r1, [r0]
   1a420:	lsl	r1, sl, #3
   1a424:	orr	r1, r1, fp, lsr #29
   1a428:	add	r0, sp, #4096	; 0x1000
   1a42c:	str	r1, [r0]
   1a430:	add	r1, sp, #4080	; 0xff0
   1a434:	add	r1, r1, #8
   1a438:	ldrd	r6, [r1]
   1a43c:	ldrd	r0, [r0]
   1a440:	eor	r6, r6, r0
   1a444:	eor	r7, r7, r1
   1a448:	mov	r0, r6
   1a44c:	mov	r1, r7
   1a450:	lsr	ip, sl, #6
   1a454:	orr	ip, ip, fp, lsl #26
   1a458:	str	ip, [sp, #624]	; 0x270
   1a45c:	lsr	ip, fp, #6
   1a460:	str	ip, [sp, #628]	; 0x274
   1a464:	add	ip, sp, #624	; 0x270
   1a468:	ldrd	r6, [ip]
   1a46c:	eor	r6, r6, r0
   1a470:	eor	r7, r7, r1
   1a474:	adds	sl, r2, r6
   1a478:	adc	fp, r3, r7
   1a47c:	ldrd	r2, [sp, #56]	; 0x38
   1a480:	mov	r0, r2
   1a484:	mov	r1, r3
   1a488:	ldrd	r6, [sp, #48]	; 0x30
   1a48c:	eor	r0, r0, r6
   1a490:	eor	r1, r1, r7
   1a494:	and	r0, r0, r8
   1a498:	and	r1, r1, r9
   1a49c:	eor	r2, r2, r0
   1a4a0:	eor	r3, r3, r1
   1a4a4:	mov	r0, r2
   1a4a8:	mov	r1, r3
   1a4ac:	add	r3, pc, #892	; 0x37c
   1a4b0:	ldrd	r2, [r3]
   1a4b4:	strd	sl, [sp, #8]
   1a4b8:	adds	sl, sl, r2
   1a4bc:	adc	fp, fp, r3
   1a4c0:	adds	r4, r4, sl
   1a4c4:	adc	r5, r5, fp
   1a4c8:	adds	r0, r0, r4
   1a4cc:	adc	r1, r1, r5
   1a4d0:	lsr	r3, r8, #14
   1a4d4:	orr	ip, r3, r9, lsl #18
   1a4d8:	add	r3, sp, #4096	; 0x1000
   1a4dc:	add	r3, r3, #8
   1a4e0:	str	ip, [r3]
   1a4e4:	lsr	r3, r9, #14
   1a4e8:	orr	ip, r3, r8, lsl #18
   1a4ec:	add	r3, sp, #4096	; 0x1000
   1a4f0:	add	r3, r3, #12
   1a4f4:	str	ip, [r3]
   1a4f8:	lsr	r3, r8, #18
   1a4fc:	orr	ip, r3, r9, lsl #14
   1a500:	add	r3, sp, #4096	; 0x1000
   1a504:	add	r3, r3, #16
   1a508:	str	ip, [r3]
   1a50c:	lsr	r3, r9, #18
   1a510:	orr	ip, r3, r8, lsl #14
   1a514:	add	r3, sp, #4096	; 0x1000
   1a518:	add	r3, r3, #20
   1a51c:	str	ip, [r3]
   1a520:	add	r3, sp, #4096	; 0x1000
   1a524:	add	r3, r3, #8
   1a528:	ldrd	r2, [r3]
   1a52c:	add	ip, sp, #4096	; 0x1000
   1a530:	add	ip, ip, #16
   1a534:	ldrd	r6, [ip]
   1a538:	eor	r2, r2, r6
   1a53c:	eor	r3, r3, r7
   1a540:	lsl	ip, r9, #23
   1a544:	orr	ip, ip, r8, lsr #9
   1a548:	add	r4, sp, #4096	; 0x1000
   1a54c:	add	r4, r4, #28
   1a550:	str	ip, [r4]
   1a554:	lsl	ip, r8, #23
   1a558:	orr	ip, ip, r9, lsr #9
   1a55c:	add	r4, sp, #4096	; 0x1000
   1a560:	add	r4, r4, #24
   1a564:	str	ip, [r4]
   1a568:	ldrd	r6, [r4]
   1a56c:	eor	r6, r6, r2
   1a570:	eor	r7, r7, r3
   1a574:	adds	r4, r0, r6
   1a578:	adc	r5, r1, r7
   1a57c:	ldrd	sl, [sp, #184]	; 0xb8
   1a580:	adds	sl, sl, r4
   1a584:	adc	fp, fp, r5
   1a588:	ldrd	r0, [sp]
   1a58c:	lsr	r3, r0, #28
   1a590:	orr	r2, r3, r1, lsl #4
   1a594:	add	r3, sp, #4096	; 0x1000
   1a598:	add	r3, r3, #32
   1a59c:	str	r2, [r3]
   1a5a0:	lsr	r3, r1, #28
   1a5a4:	orr	r2, r3, r0, lsl #4
   1a5a8:	add	r3, sp, #4096	; 0x1000
   1a5ac:	add	r3, r3, #36	; 0x24
   1a5b0:	str	r2, [r3]
   1a5b4:	lsl	r3, r1, #30
   1a5b8:	orr	r2, r3, r0, lsr #2
   1a5bc:	add	r3, sp, #4096	; 0x1000
   1a5c0:	add	r3, r3, #44	; 0x2c
   1a5c4:	str	r2, [r3]
   1a5c8:	lsl	r3, r0, #30
   1a5cc:	orr	r2, r3, r1, lsr #2
   1a5d0:	add	r3, sp, #4096	; 0x1000
   1a5d4:	add	r3, r3, #40	; 0x28
   1a5d8:	str	r2, [r3]
   1a5dc:	add	r3, sp, #4096	; 0x1000
   1a5e0:	add	r3, r3, #32
   1a5e4:	ldrd	r2, [r3]
   1a5e8:	add	ip, sp, #4096	; 0x1000
   1a5ec:	add	ip, ip, #40	; 0x28
   1a5f0:	ldrd	r6, [ip]
   1a5f4:	eor	r2, r2, r6
   1a5f8:	eor	r3, r3, r7
   1a5fc:	mov	r6, r0
   1a600:	mov	r7, r1
   1a604:	lsl	r1, r1, #25
   1a608:	orr	r1, r1, r6, lsr #7
   1a60c:	add	r0, sp, #4096	; 0x1000
   1a610:	add	r0, r0, #52	; 0x34
   1a614:	str	r1, [r0]
   1a618:	lsl	r1, r6, #25
   1a61c:	orr	r1, r1, r7, lsr #7
   1a620:	add	r0, sp, #4096	; 0x1000
   1a624:	add	r0, r0, #48	; 0x30
   1a628:	str	r1, [r0]
   1a62c:	ldrd	r6, [r0]
   1a630:	eor	r6, r6, r2
   1a634:	eor	r7, r7, r3
   1a638:	strd	r6, [sp, #40]	; 0x28
   1a63c:	ldrd	r2, [sp]
   1a640:	ldrd	r6, [sp, #64]	; 0x40
   1a644:	orr	r6, r6, r2
   1a648:	orr	r7, r7, r3
   1a64c:	mov	r0, r6
   1a650:	mov	r1, r7
   1a654:	ldrd	r6, [sp, #136]	; 0x88
   1a658:	and	r6, r6, r0
   1a65c:	and	r7, r7, r1
   1a660:	mov	r0, r6
   1a664:	mov	r1, r7
   1a668:	ldrd	r6, [sp, #64]	; 0x40
   1a66c:	and	r6, r6, r2
   1a670:	and	r7, r7, r3
   1a674:	orr	r2, r6, r0
   1a678:	orr	r3, r7, r1
   1a67c:	mov	r0, r2
   1a680:	mov	r1, r3
   1a684:	ldrd	r2, [sp, #40]	; 0x28
   1a688:	adds	r2, r2, r0
   1a68c:	adc	r3, r3, r1
   1a690:	adds	r4, r4, r2
   1a694:	adc	r5, r5, r3
   1a698:	strd	r4, [sp, #192]	; 0xc0
   1a69c:	ldrd	r4, [sp, #144]	; 0x90
   1a6a0:	lsr	r3, r4, #1
   1a6a4:	orr	r1, r3, r5, lsl #31
   1a6a8:	add	r3, sp, #4096	; 0x1000
   1a6ac:	add	r3, r3, #56	; 0x38
   1a6b0:	str	r1, [r3]
   1a6b4:	lsr	r3, r5, #1
   1a6b8:	orr	r1, r3, r4, lsl #31
   1a6bc:	add	r3, sp, #4096	; 0x1000
   1a6c0:	add	r3, r3, #60	; 0x3c
   1a6c4:	str	r1, [r3]
   1a6c8:	lsr	r3, r4, #8
   1a6cc:	orr	r1, r3, r5, lsl #24
   1a6d0:	add	r3, sp, #4160	; 0x1040
   1a6d4:	str	r1, [r3]
   1a6d8:	lsr	r3, r5, #8
   1a6dc:	orr	r1, r3, r4, lsl #24
   1a6e0:	add	r3, sp, #4160	; 0x1040
   1a6e4:	add	r3, r3, #4
   1a6e8:	str	r1, [r3]
   1a6ec:	add	r3, sp, #4096	; 0x1000
   1a6f0:	add	r3, r3, #56	; 0x38
   1a6f4:	ldrd	r2, [r3]
   1a6f8:	add	r1, sp, #4160	; 0x1040
   1a6fc:	ldrd	r6, [r1]
   1a700:	eor	r2, r2, r6
   1a704:	eor	r3, r3, r7
   1a708:	lsr	r1, r4, #7
   1a70c:	orr	r1, r1, r5, lsl #25
   1a710:	str	r1, [sp, #632]	; 0x278
   1a714:	lsr	r1, r5, #7
   1a718:	str	r1, [sp, #636]	; 0x27c
   1a71c:	add	r1, sp, #632	; 0x278
   1a720:	ldrd	r6, [r1]
   1a724:	eor	r6, r6, r2
   1a728:	eor	r7, r7, r3
   1a72c:	ldrd	r0, [sp, #104]	; 0x68
   1a730:	adds	r0, r0, r6
   1a734:	adc	r1, r1, r7
   1a738:	ldrd	r4, [sp, #80]	; 0x50
   1a73c:	adds	r4, r4, r0
   1a740:	adc	r5, r5, r1
   1a744:	mov	r2, r4
   1a748:	mov	r3, r5
   1a74c:	ldrd	r4, [sp, #120]	; 0x78
   1a750:	lsr	r1, r4, #19
   1a754:	orr	r1, r1, r5, lsl #13
   1a758:	add	r0, sp, #4160	; 0x1040
   1a75c:	add	r0, r0, #8
   1a760:	str	r1, [r0]
   1a764:	lsr	r1, r5, #19
   1a768:	orr	r1, r1, r4, lsl #13
   1a76c:	add	r0, sp, #4160	; 0x1040
   1a770:	add	r0, r0, #12
   1a774:	str	r1, [r0]
   1a778:	lsl	r1, r5, #3
   1a77c:	orr	r1, r1, r4, lsr #29
   1a780:	add	r0, sp, #4160	; 0x1040
   1a784:	add	r0, r0, #20
   1a788:	str	r1, [r0]
   1a78c:	lsl	r1, r4, #3
   1a790:	orr	r1, r1, r5, lsr #29
   1a794:	add	r0, sp, #4160	; 0x1040
   1a798:	add	r0, r0, #16
   1a79c:	str	r1, [r0]
   1a7a0:	add	r1, sp, #4160	; 0x1040
   1a7a4:	add	r1, r1, #8
   1a7a8:	ldrd	r6, [r1]
   1a7ac:	ldrd	r0, [r0]
   1a7b0:	eor	r6, r6, r0
   1a7b4:	eor	r7, r7, r1
   1a7b8:	mov	r0, r6
   1a7bc:	mov	r1, r7
   1a7c0:	lsr	ip, r4, #6
   1a7c4:	orr	ip, ip, r5, lsl #26
   1a7c8:	str	ip, [sp, #640]	; 0x280
   1a7cc:	lsr	ip, r5, #6
   1a7d0:	str	ip, [sp, #644]	; 0x284
   1a7d4:	add	ip, sp, #640	; 0x280
   1a7d8:	ldrd	r6, [ip]
   1a7dc:	eor	r6, r6, r0
   1a7e0:	eor	r7, r7, r1
   1a7e4:	adds	r4, r2, r6
   1a7e8:	adc	r5, r3, r7
   1a7ec:	mov	r6, r4
   1a7f0:	mov	r7, r5
   1a7f4:	ldrd	r0, [sp, #48]	; 0x30
   1a7f8:	eor	r0, r0, r8
   1a7fc:	eor	r1, r1, r9
   1a800:	mov	r4, sl
   1a804:	mov	r5, fp
   1a808:	mov	r2, sl
   1a80c:	mov	r3, fp
   1a810:	and	r2, r2, r0
   1a814:	and	r3, r3, r1
   1a818:	ldrd	sl, [sp, #48]	; 0x30
   1a81c:	eor	sl, sl, r2
   1a820:	eor	fp, fp, r3
   1a824:	mov	r0, sl
   1a828:	mov	r1, fp
   1a82c:	b	1a840 <dcngettext@plt+0x9850>
   1a830:	smlalsle	r9, r8, r1, r7
   1a834:	subgt	r8, fp, #112, 22	; 0x1c000
   1a838:			; <UNDEFINED> instruction: 0x0654be30
   1a83c:	strbgt	r5, [ip, -r3, lsr #3]!
   1a840:	sub	r3, pc, #16
   1a844:	ldrd	r2, [r3]
   1a848:	strd	r6, [sp, #104]	; 0x68
   1a84c:	adds	sl, r6, r2
   1a850:	adc	fp, r7, r3
   1a854:	mov	r2, sl
   1a858:	mov	r3, fp
   1a85c:	ldrd	sl, [sp, #56]	; 0x38
   1a860:	adds	sl, sl, r2
   1a864:	adc	fp, fp, r3
   1a868:	adds	r0, r0, sl
   1a86c:	adc	r1, r1, fp
   1a870:	lsr	r3, r4, #14
   1a874:	orr	ip, r3, r5, lsl #18
   1a878:	add	r3, sp, #4160	; 0x1040
   1a87c:	add	r3, r3, #24
   1a880:	str	ip, [r3]
   1a884:	lsr	r3, r5, #14
   1a888:	orr	ip, r3, r4, lsl #18
   1a88c:	add	r3, sp, #4160	; 0x1040
   1a890:	add	r3, r3, #28
   1a894:	str	ip, [r3]
   1a898:	lsr	r3, r4, #18
   1a89c:	orr	ip, r3, r5, lsl #14
   1a8a0:	add	r3, sp, #4160	; 0x1040
   1a8a4:	add	r3, r3, #32
   1a8a8:	str	ip, [r3]
   1a8ac:	lsr	r3, r5, #18
   1a8b0:	orr	ip, r3, r4, lsl #14
   1a8b4:	add	r3, sp, #4160	; 0x1040
   1a8b8:	add	r3, r3, #36	; 0x24
   1a8bc:	str	ip, [r3]
   1a8c0:	add	r3, sp, #4160	; 0x1040
   1a8c4:	add	r3, r3, #24
   1a8c8:	ldrd	r2, [r3]
   1a8cc:	add	ip, sp, #4160	; 0x1040
   1a8d0:	add	ip, ip, #32
   1a8d4:	ldrd	r6, [ip]
   1a8d8:	eor	r2, r2, r6
   1a8dc:	eor	r3, r3, r7
   1a8e0:	lsl	ip, r5, #23
   1a8e4:	orr	ip, ip, r4, lsr #9
   1a8e8:	add	r6, sp, #4160	; 0x1040
   1a8ec:	add	r6, r6, #44	; 0x2c
   1a8f0:	str	ip, [r6]
   1a8f4:	lsl	ip, r4, #23
   1a8f8:	orr	ip, ip, r5, lsr #9
   1a8fc:	add	r6, sp, #4160	; 0x1040
   1a900:	add	r6, r6, #40	; 0x28
   1a904:	str	ip, [r6]
   1a908:	ldrd	r6, [r6]
   1a90c:	eor	r6, r6, r2
   1a910:	eor	r7, r7, r3
   1a914:	adds	r6, r0, r6
   1a918:	adc	r7, r1, r7
   1a91c:	mov	r2, r6
   1a920:	mov	r3, r7
   1a924:	ldrd	r6, [sp, #136]	; 0x88
   1a928:	strd	r2, [sp, #56]	; 0x38
   1a92c:	adds	r6, r6, r2
   1a930:	adc	r7, r7, r3
   1a934:	strd	r6, [sp, #40]	; 0x28
   1a938:	ldrd	sl, [sp, #192]	; 0xc0
   1a93c:	lsr	r3, sl, #28
   1a940:	orr	r1, r3, fp, lsl #4
   1a944:	add	r3, sp, #4160	; 0x1040
   1a948:	add	r3, r3, #48	; 0x30
   1a94c:	str	r1, [r3]
   1a950:	lsr	r3, fp, #28
   1a954:	orr	r1, r3, sl, lsl #4
   1a958:	add	r3, sp, #4160	; 0x1040
   1a95c:	add	r3, r3, #52	; 0x34
   1a960:	str	r1, [r3]
   1a964:	lsl	r3, fp, #30
   1a968:	orr	r1, r3, sl, lsr #2
   1a96c:	add	r3, sp, #4160	; 0x1040
   1a970:	add	r3, r3, #60	; 0x3c
   1a974:	str	r1, [r3]
   1a978:	lsl	r3, sl, #30
   1a97c:	orr	r1, r3, fp, lsr #2
   1a980:	add	r3, sp, #4160	; 0x1040
   1a984:	add	r3, r3, #56	; 0x38
   1a988:	str	r1, [r3]
   1a98c:	add	r3, sp, #4160	; 0x1040
   1a990:	add	r3, r3, #48	; 0x30
   1a994:	ldrd	r6, [r3]
   1a998:	add	r3, sp, #4160	; 0x1040
   1a99c:	add	r3, r3, #56	; 0x38
   1a9a0:	ldrd	r2, [r3]
   1a9a4:	eor	r6, r6, r2
   1a9a8:	eor	r7, r7, r3
   1a9ac:	mov	r2, r6
   1a9b0:	mov	r3, r7
   1a9b4:	lsl	r1, fp, #25
   1a9b8:	orr	r1, r1, sl, lsr #7
   1a9bc:	add	r0, sp, #4224	; 0x1080
   1a9c0:	add	r0, r0, #4
   1a9c4:	str	r1, [r0]
   1a9c8:	lsl	r1, sl, #25
   1a9cc:	orr	r1, r1, fp, lsr #7
   1a9d0:	add	r0, sp, #4224	; 0x1080
   1a9d4:	str	r1, [r0]
   1a9d8:	ldrd	r6, [r0]
   1a9dc:	eor	r6, r6, r2
   1a9e0:	eor	r7, r7, r3
   1a9e4:	strd	r6, [sp, #128]	; 0x80
   1a9e8:	ldrd	r6, [sp]
   1a9ec:	orr	r2, r6, sl
   1a9f0:	orr	r3, r7, fp
   1a9f4:	mov	r0, r2
   1a9f8:	mov	r1, r3
   1a9fc:	ldrd	r2, [sp, #64]	; 0x40
   1aa00:	and	r2, r2, r0
   1aa04:	and	r3, r3, r1
   1aa08:	mov	r0, r2
   1aa0c:	mov	r1, r3
   1aa10:	mov	r2, r6
   1aa14:	mov	r3, r7
   1aa18:	and	r2, r2, sl
   1aa1c:	and	r3, r3, fp
   1aa20:	orr	r2, r2, r0
   1aa24:	orr	r3, r3, r1
   1aa28:	mov	r0, r2
   1aa2c:	mov	r1, r3
   1aa30:	ldrd	r2, [sp, #128]	; 0x80
   1aa34:	adds	r2, r2, r0
   1aa38:	adc	r3, r3, r1
   1aa3c:	ldrd	r6, [sp, #56]	; 0x38
   1aa40:	adds	r6, r6, r2
   1aa44:	adc	r7, r7, r3
   1aa48:	strd	r6, [sp, #184]	; 0xb8
   1aa4c:	ldrd	r0, [sp, #152]	; 0x98
   1aa50:	lsr	r3, r0, #1
   1aa54:	orr	ip, r3, r1, lsl #31
   1aa58:	add	r3, sp, #4224	; 0x1080
   1aa5c:	add	r3, r3, #8
   1aa60:	str	ip, [r3]
   1aa64:	lsr	r3, r1, #1
   1aa68:	orr	ip, r3, r0, lsl #31
   1aa6c:	add	r3, sp, #4224	; 0x1080
   1aa70:	add	r3, r3, #12
   1aa74:	str	ip, [r3]
   1aa78:	lsr	r3, r0, #8
   1aa7c:	orr	ip, r3, r1, lsl #24
   1aa80:	add	r3, sp, #4224	; 0x1080
   1aa84:	add	r3, r3, #16
   1aa88:	str	ip, [r3]
   1aa8c:	lsr	r3, r1, #8
   1aa90:	orr	ip, r3, r0, lsl #24
   1aa94:	add	r3, sp, #4224	; 0x1080
   1aa98:	add	r3, r3, #20
   1aa9c:	str	ip, [r3]
   1aaa0:	add	r3, sp, #4224	; 0x1080
   1aaa4:	add	r3, r3, #8
   1aaa8:	ldrd	r2, [r3]
   1aaac:	add	ip, sp, #4224	; 0x1080
   1aab0:	add	ip, ip, #16
   1aab4:	ldrd	r6, [ip]
   1aab8:	eor	r2, r2, r6
   1aabc:	eor	r3, r3, r7
   1aac0:	lsr	ip, r0, #7
   1aac4:	orr	ip, ip, r1, lsl #25
   1aac8:	str	ip, [sp, #648]	; 0x288
   1aacc:	lsr	r1, r1, #7
   1aad0:	str	r1, [sp, #652]	; 0x28c
   1aad4:	add	r1, sp, #648	; 0x288
   1aad8:	ldrd	r6, [r1]
   1aadc:	eor	r6, r6, r2
   1aae0:	eor	r7, r7, r3
   1aae4:	ldrd	r0, [sp, #144]	; 0x90
   1aae8:	adds	r0, r0, r6
   1aaec:	adc	r1, r1, r7
   1aaf0:	mov	r2, r0
   1aaf4:	mov	r3, r1
   1aaf8:	ldrd	r0, [sp, #88]	; 0x58
   1aafc:	adds	r0, r0, r2
   1ab00:	adc	r1, r1, r3
   1ab04:	mov	r2, r0
   1ab08:	mov	r3, r1
   1ab0c:	ldrd	r6, [sp, #8]
   1ab10:	lsr	r1, r6, #19
   1ab14:	orr	r1, r1, r7, lsl #13
   1ab18:	add	r0, sp, #4224	; 0x1080
   1ab1c:	add	r0, r0, #24
   1ab20:	str	r1, [r0]
   1ab24:	lsr	r1, r7, #19
   1ab28:	orr	r1, r1, r6, lsl #13
   1ab2c:	add	r0, sp, #4224	; 0x1080
   1ab30:	add	r0, r0, #28
   1ab34:	str	r1, [r0]
   1ab38:	lsl	r1, r7, #3
   1ab3c:	orr	r1, r1, r6, lsr #29
   1ab40:	add	r0, sp, #4224	; 0x1080
   1ab44:	add	r0, r0, #36	; 0x24
   1ab48:	str	r1, [r0]
   1ab4c:	lsl	r1, r6, #3
   1ab50:	orr	r1, r1, r7, lsr #29
   1ab54:	add	r0, sp, #4224	; 0x1080
   1ab58:	add	r0, r0, #32
   1ab5c:	str	r1, [r0]
   1ab60:	add	r1, sp, #4224	; 0x1080
   1ab64:	add	r1, r1, #24
   1ab68:	ldrd	r6, [r1]
   1ab6c:	ldrd	r0, [r0]
   1ab70:	eor	r6, r6, r0
   1ab74:	eor	r7, r7, r1
   1ab78:	mov	r0, r6
   1ab7c:	mov	r1, r7
   1ab80:	ldrd	r6, [sp, #8]
   1ab84:	lsr	ip, r6, #6
   1ab88:	orr	ip, ip, r7, lsl #26
   1ab8c:	str	ip, [sp, #656]	; 0x290
   1ab90:	ldr	ip, [sp, #12]
   1ab94:	lsr	ip, ip, #6
   1ab98:	str	ip, [sp, #660]	; 0x294
   1ab9c:	add	ip, sp, #656	; 0x290
   1aba0:	ldrd	r6, [ip]
   1aba4:	eor	r6, r6, r0
   1aba8:	eor	r7, r7, r1
   1abac:	adds	r6, r2, r6
   1abb0:	adc	r7, r3, r7
   1abb4:	strd	r4, [sp, #136]	; 0x88
   1abb8:	mov	r0, r4
   1abbc:	mov	r1, r5
   1abc0:	eor	r0, r0, r8
   1abc4:	eor	r1, r1, r9
   1abc8:	ldrd	r4, [sp, #40]	; 0x28
   1abcc:	and	r4, r4, r0
   1abd0:	and	r5, r5, r1
   1abd4:	mov	r0, r4
   1abd8:	mov	r1, r5
   1abdc:	eor	r0, r0, r8
   1abe0:	eor	r1, r1, r9
   1abe4:	add	r3, pc, #892	; 0x37c
   1abe8:	ldrd	r2, [r3]
   1abec:	strd	r6, [sp, #128]	; 0x80
   1abf0:	adds	r6, r6, r2
   1abf4:	adc	r7, r7, r3
   1abf8:	mov	r2, r6
   1abfc:	mov	r3, r7
   1ac00:	ldrd	r6, [sp, #48]	; 0x30
   1ac04:	adds	r6, r6, r2
   1ac08:	adc	r7, r7, r3
   1ac0c:	adds	r0, r0, r6
   1ac10:	adc	r1, r1, r7
   1ac14:	ldrd	r4, [sp, #40]	; 0x28
   1ac18:	lsr	r3, r4, #14
   1ac1c:	orr	ip, r3, r5, lsl #18
   1ac20:	add	r3, sp, #4224	; 0x1080
   1ac24:	add	r3, r3, #40	; 0x28
   1ac28:	str	ip, [r3]
   1ac2c:	lsr	r3, r5, #14
   1ac30:	orr	ip, r3, r4, lsl #18
   1ac34:	add	r3, sp, #4224	; 0x1080
   1ac38:	add	r3, r3, #44	; 0x2c
   1ac3c:	str	ip, [r3]
   1ac40:	lsr	r3, r4, #18
   1ac44:	orr	ip, r3, r5, lsl #14
   1ac48:	add	r3, sp, #4224	; 0x1080
   1ac4c:	add	r3, r3, #48	; 0x30
   1ac50:	str	ip, [r3]
   1ac54:	lsr	r3, r5, #18
   1ac58:	orr	ip, r3, r4, lsl #14
   1ac5c:	add	r3, sp, #4224	; 0x1080
   1ac60:	add	r3, r3, #52	; 0x34
   1ac64:	str	ip, [r3]
   1ac68:	add	r3, sp, #4224	; 0x1080
   1ac6c:	add	r3, r3, #40	; 0x28
   1ac70:	ldrd	r2, [r3]
   1ac74:	add	ip, sp, #4224	; 0x1080
   1ac78:	add	ip, ip, #48	; 0x30
   1ac7c:	ldrd	r6, [ip]
   1ac80:	eor	r2, r2, r6
   1ac84:	eor	r3, r3, r7
   1ac88:	lsl	ip, r5, #23
   1ac8c:	orr	ip, ip, r4, lsr #9
   1ac90:	add	r6, sp, #4224	; 0x1080
   1ac94:	add	r6, r6, #60	; 0x3c
   1ac98:	str	ip, [r6]
   1ac9c:	lsl	ip, r4, #23
   1aca0:	orr	ip, ip, r5, lsr #9
   1aca4:	add	r4, sp, #4224	; 0x1080
   1aca8:	add	r4, r4, #56	; 0x38
   1acac:	str	ip, [r4]
   1acb0:	ldrd	r6, [r4]
   1acb4:	eor	r6, r6, r2
   1acb8:	eor	r7, r7, r3
   1acbc:	adds	r6, r0, r6
   1acc0:	adc	r7, r1, r7
   1acc4:	mov	r2, r6
   1acc8:	mov	r3, r7
   1accc:	strd	r2, [sp, #56]	; 0x38
   1acd0:	ldrd	r0, [sp, #64]	; 0x40
   1acd4:	adds	r0, r0, r6
   1acd8:	adc	r1, r1, r7
   1acdc:	mov	r2, r0
   1ace0:	mov	r3, r1
   1ace4:	strd	r2, [sp, #48]	; 0x30
   1ace8:	ldrd	r6, [sp, #184]	; 0xb8
   1acec:	lsr	r3, r6, #28
   1acf0:	orr	r1, r3, r7, lsl #4
   1acf4:	add	r3, sp, #4288	; 0x10c0
   1acf8:	str	r1, [r3]
   1acfc:	lsr	r3, r7, #28
   1ad00:	orr	r1, r3, r6, lsl #4
   1ad04:	add	r3, sp, #4288	; 0x10c0
   1ad08:	add	r3, r3, #4
   1ad0c:	str	r1, [r3]
   1ad10:	lsl	r3, r7, #30
   1ad14:	orr	r1, r3, r6, lsr #2
   1ad18:	add	r3, sp, #4288	; 0x10c0
   1ad1c:	add	r3, r3, #12
   1ad20:	str	r1, [r3]
   1ad24:	lsl	r3, r6, #30
   1ad28:	orr	r1, r3, r7, lsr #2
   1ad2c:	add	r3, sp, #4288	; 0x10c0
   1ad30:	add	r3, r3, #8
   1ad34:	str	r1, [r3]
   1ad38:	add	r3, sp, #4288	; 0x10c0
   1ad3c:	ldrd	r2, [r3]
   1ad40:	add	r1, sp, #4288	; 0x10c0
   1ad44:	add	r1, r1, #8
   1ad48:	ldrd	r4, [r1]
   1ad4c:	eor	r2, r2, r4
   1ad50:	eor	r3, r3, r5
   1ad54:	lsl	r1, r7, #25
   1ad58:	orr	r1, r1, r6, lsr #7
   1ad5c:	add	r0, sp, #4288	; 0x10c0
   1ad60:	add	r0, r0, #20
   1ad64:	str	r1, [r0]
   1ad68:	lsl	r1, r6, #25
   1ad6c:	orr	r1, r1, r7, lsr #7
   1ad70:	add	r0, sp, #4288	; 0x10c0
   1ad74:	add	r0, r0, #16
   1ad78:	str	r1, [r0]
   1ad7c:	ldrd	r4, [r0]
   1ad80:	eor	r4, r4, r2
   1ad84:	eor	r5, r5, r3
   1ad88:	mov	r2, r4
   1ad8c:	mov	r3, r5
   1ad90:	mov	r4, sl
   1ad94:	mov	r5, fp
   1ad98:	orr	sl, sl, r6
   1ad9c:	orr	fp, fp, r7
   1ada0:	mov	r0, sl
   1ada4:	mov	r1, fp
   1ada8:	ldrd	sl, [sp]
   1adac:	and	sl, sl, r0
   1adb0:	and	fp, fp, r1
   1adb4:	mov	r0, sl
   1adb8:	mov	r1, fp
   1adbc:	mov	sl, r4
   1adc0:	mov	fp, r5
   1adc4:	and	sl, sl, r6
   1adc8:	and	fp, fp, r7
   1adcc:	orr	r0, r0, sl
   1add0:	orr	r1, r1, fp
   1add4:	adds	r0, r0, r2
   1add8:	adc	r1, r1, r3
   1addc:	ldrd	r2, [sp, #56]	; 0x38
   1ade0:	adds	r2, r2, r0
   1ade4:	adc	r3, r3, r1
   1ade8:	strd	r2, [sp, #56]	; 0x38
   1adec:	ldrd	sl, [sp, #16]
   1adf0:	lsr	r3, sl, #1
   1adf4:	orr	r2, r3, fp, lsl #31
   1adf8:	add	r3, sp, #4288	; 0x10c0
   1adfc:	add	r3, r3, #24
   1ae00:	str	r2, [r3]
   1ae04:	lsr	r3, fp, #1
   1ae08:	orr	r2, r3, sl, lsl #31
   1ae0c:	add	r3, sp, #4288	; 0x10c0
   1ae10:	add	r3, r3, #28
   1ae14:	str	r2, [r3]
   1ae18:	lsr	r3, sl, #8
   1ae1c:	orr	r2, r3, fp, lsl #24
   1ae20:	add	r3, sp, #4288	; 0x10c0
   1ae24:	add	r3, r3, #32
   1ae28:	str	r2, [r3]
   1ae2c:	lsr	r3, fp, #8
   1ae30:	orr	r2, r3, sl, lsl #24
   1ae34:	add	r3, sp, #4288	; 0x10c0
   1ae38:	add	r3, r3, #36	; 0x24
   1ae3c:	str	r2, [r3]
   1ae40:	add	r3, sp, #4288	; 0x10c0
   1ae44:	add	r3, r3, #24
   1ae48:	ldrd	r2, [r3]
   1ae4c:	add	r1, sp, #4288	; 0x10c0
   1ae50:	add	r1, r1, #32
   1ae54:	ldrd	r0, [r1]
   1ae58:	eor	r2, r2, r0
   1ae5c:	eor	r3, r3, r1
   1ae60:	lsr	r1, sl, #7
   1ae64:	orr	r1, r1, fp, lsl #25
   1ae68:	str	r1, [sp, #664]	; 0x298
   1ae6c:	lsr	r1, fp, #7
   1ae70:	str	r1, [sp, #668]	; 0x29c
   1ae74:	add	r1, sp, #664	; 0x298
   1ae78:	ldrd	sl, [r1]
   1ae7c:	eor	sl, sl, r2
   1ae80:	eor	fp, fp, r3
   1ae84:	ldrd	r0, [sp, #152]	; 0x98
   1ae88:	adds	r0, r0, sl
   1ae8c:	adc	r1, r1, fp
   1ae90:	ldrd	sl, [sp, #32]
   1ae94:	adds	sl, sl, r0
   1ae98:	adc	fp, fp, r1
   1ae9c:	mov	r2, sl
   1aea0:	mov	r3, fp
   1aea4:	ldrd	r4, [sp, #104]	; 0x68
   1aea8:	lsr	r1, r4, #19
   1aeac:	orr	r1, r1, r5, lsl #13
   1aeb0:	add	r0, sp, #4288	; 0x10c0
   1aeb4:	add	r0, r0, #40	; 0x28
   1aeb8:	str	r1, [r0]
   1aebc:	lsr	r1, r5, #19
   1aec0:	orr	r1, r1, r4, lsl #13
   1aec4:	add	r0, sp, #4288	; 0x10c0
   1aec8:	add	r0, r0, #44	; 0x2c
   1aecc:	str	r1, [r0]
   1aed0:	lsl	r1, r5, #3
   1aed4:	orr	r1, r1, r4, lsr #29
   1aed8:	add	r0, sp, #4288	; 0x10c0
   1aedc:	add	r0, r0, #52	; 0x34
   1aee0:	str	r1, [r0]
   1aee4:	lsl	r1, r4, #3
   1aee8:	orr	r1, r1, r5, lsr #29
   1aeec:	add	r0, sp, #4288	; 0x10c0
   1aef0:	add	r0, r0, #48	; 0x30
   1aef4:	str	r1, [r0]
   1aef8:	add	r1, sp, #4288	; 0x10c0
   1aefc:	add	r1, r1, #40	; 0x28
   1af00:	ldrd	r0, [r1]
   1af04:	add	ip, sp, #4288	; 0x10c0
   1af08:	add	ip, ip, #48	; 0x30
   1af0c:	ldrd	sl, [ip]
   1af10:	eor	r0, r0, sl
   1af14:	eor	r1, r1, fp
   1af18:	lsr	ip, r4, #6
   1af1c:	orr	ip, ip, r5, lsl #26
   1af20:	str	ip, [sp, #672]	; 0x2a0
   1af24:	lsr	ip, r5, #6
   1af28:	str	ip, [sp, #676]	; 0x2a4
   1af2c:	add	ip, sp, #672	; 0x2a0
   1af30:	ldrd	r4, [ip]
   1af34:	eor	r4, r4, r0
   1af38:	eor	r5, r5, r1
   1af3c:	adds	r4, r2, r4
   1af40:	adc	r5, r3, r5
   1af44:	mov	sl, r4
   1af48:	mov	fp, r5
   1af4c:	ldrd	r4, [sp, #136]	; 0x88
   1af50:	ldrd	r2, [sp, #40]	; 0x28
   1af54:	eor	r2, r2, r4
   1af58:	eor	r3, r3, r5
   1af5c:	mov	r0, r2
   1af60:	mov	r1, r3
   1af64:	b	1af78 <dcngettext@plt+0x9f88>
   1af68:	usatle	r5, #15, r8, lsl #4
   1af6c:	orrsle	lr, r2, r9, lsl r8
   1af70:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   1af74:	ldrle	r0, [r9], r4, lsr #12
   1af78:	ldrd	r2, [sp, #48]	; 0x30
   1af7c:	and	r2, r2, r0
   1af80:	and	r3, r3, r1
   1af84:	mov	r0, r2
   1af88:	mov	r1, r3
   1af8c:	mov	r2, r4
   1af90:	mov	r3, r5
   1af94:	eor	r2, r2, r0
   1af98:	eor	r3, r3, r1
   1af9c:	mov	r0, r2
   1afa0:	mov	r1, r3
   1afa4:	sub	r3, pc, #60	; 0x3c
   1afa8:	ldrd	r2, [r3]
   1afac:	strd	sl, [sp, #136]	; 0x88
   1afb0:	adds	sl, sl, r2
   1afb4:	adc	fp, fp, r3
   1afb8:	adds	r8, r8, sl
   1afbc:	adc	r9, r9, fp
   1afc0:	adds	r0, r0, r8
   1afc4:	adc	r1, r1, r9
   1afc8:	ldrd	sl, [sp, #48]	; 0x30
   1afcc:	lsr	r3, sl, #14
   1afd0:	orr	r2, r3, fp, lsl #18
   1afd4:	add	r3, sp, #4288	; 0x10c0
   1afd8:	add	r3, r3, #56	; 0x38
   1afdc:	str	r2, [r3]
   1afe0:	lsr	r3, fp, #14
   1afe4:	orr	r2, r3, sl, lsl #18
   1afe8:	add	r3, sp, #4288	; 0x10c0
   1afec:	add	r3, r3, #60	; 0x3c
   1aff0:	str	r2, [r3]
   1aff4:	lsr	r3, sl, #18
   1aff8:	orr	r2, r3, fp, lsl #14
   1affc:	add	r3, sp, #4352	; 0x1100
   1b000:	str	r2, [r3]
   1b004:	lsr	r3, fp, #18
   1b008:	orr	r2, r3, sl, lsl #14
   1b00c:	add	r3, sp, #4352	; 0x1100
   1b010:	add	r3, r3, #4
   1b014:	str	r2, [r3]
   1b018:	add	r3, sp, #4288	; 0x10c0
   1b01c:	add	r3, r3, #56	; 0x38
   1b020:	ldrd	r2, [r3]
   1b024:	add	ip, sp, #4352	; 0x1100
   1b028:	ldrd	r8, [ip]
   1b02c:	eor	r2, r2, r8
   1b030:	eor	r3, r3, r9
   1b034:	lsl	ip, fp, #23
   1b038:	mov	r8, sl
   1b03c:	mov	r9, fp
   1b040:	orr	ip, ip, sl, lsr #9
   1b044:	add	sl, sp, #4352	; 0x1100
   1b048:	add	sl, sl, #12
   1b04c:	str	ip, [sl]
   1b050:	lsl	ip, r8, #23
   1b054:	orr	ip, ip, r9, lsr #9
   1b058:	add	r8, sp, #4352	; 0x1100
   1b05c:	add	r8, r8, #8
   1b060:	str	ip, [r8]
   1b064:	ldrd	r8, [r8]
   1b068:	eor	r8, r8, r2
   1b06c:	eor	r9, r9, r3
   1b070:	adds	r8, r0, r8
   1b074:	adc	r9, r1, r9
   1b078:	mov	r2, r8
   1b07c:	mov	r3, r9
   1b080:	ldrd	r8, [sp]
   1b084:	strd	r2, [sp]
   1b088:	adds	r8, r8, r2
   1b08c:	adc	r9, r9, r3
   1b090:	ldrd	sl, [sp, #56]	; 0x38
   1b094:	lsr	r3, sl, #28
   1b098:	orr	r1, r3, fp, lsl #4
   1b09c:	add	r3, sp, #4352	; 0x1100
   1b0a0:	add	r3, r3, #16
   1b0a4:	str	r1, [r3]
   1b0a8:	lsr	r3, fp, #28
   1b0ac:	orr	r1, r3, sl, lsl #4
   1b0b0:	add	r3, sp, #4352	; 0x1100
   1b0b4:	add	r3, r3, #20
   1b0b8:	str	r1, [r3]
   1b0bc:	lsl	r3, fp, #30
   1b0c0:	orr	r1, r3, sl, lsr #2
   1b0c4:	add	r3, sp, #4352	; 0x1100
   1b0c8:	add	r3, r3, #28
   1b0cc:	str	r1, [r3]
   1b0d0:	lsl	r3, sl, #30
   1b0d4:	orr	r1, r3, fp, lsr #2
   1b0d8:	add	r3, sp, #4352	; 0x1100
   1b0dc:	add	r3, r3, #24
   1b0e0:	str	r1, [r3]
   1b0e4:	add	r3, sp, #4352	; 0x1100
   1b0e8:	add	r3, r3, #16
   1b0ec:	ldrd	r2, [r3]
   1b0f0:	add	r1, sp, #4352	; 0x1100
   1b0f4:	add	r1, r1, #24
   1b0f8:	ldrd	r0, [r1]
   1b0fc:	eor	r2, r2, r0
   1b100:	eor	r3, r3, r1
   1b104:	lsl	r1, fp, #25
   1b108:	orr	r1, r1, sl, lsr #7
   1b10c:	add	r0, sp, #4352	; 0x1100
   1b110:	add	r0, r0, #36	; 0x24
   1b114:	str	r1, [r0]
   1b118:	lsl	r1, sl, #25
   1b11c:	orr	r1, r1, fp, lsr #7
   1b120:	add	r0, sp, #4352	; 0x1100
   1b124:	add	r0, r0, #32
   1b128:	str	r1, [r0]
   1b12c:	ldrd	r0, [r0]
   1b130:	eor	r0, r0, r2
   1b134:	eor	r1, r1, r3
   1b138:	mov	r2, r0
   1b13c:	mov	r3, r1
   1b140:	orr	r0, sl, r6
   1b144:	orr	r1, fp, r7
   1b148:	ldrd	sl, [sp, #192]	; 0xc0
   1b14c:	and	sl, sl, r0
   1b150:	and	fp, fp, r1
   1b154:	mov	r0, sl
   1b158:	mov	r1, fp
   1b15c:	ldrd	r6, [sp, #184]	; 0xb8
   1b160:	ldrd	sl, [sp, #56]	; 0x38
   1b164:	and	sl, sl, r6
   1b168:	and	fp, fp, r7
   1b16c:	orr	r6, sl, r0
   1b170:	orr	r7, fp, r1
   1b174:	adds	r0, r6, r2
   1b178:	adc	r1, r7, r3
   1b17c:	ldrd	r2, [sp]
   1b180:	adds	r2, r2, r0
   1b184:	adc	r3, r3, r1
   1b188:	strd	r2, [sp]
   1b18c:	ldrd	r0, [sp, #160]	; 0xa0
   1b190:	lsr	r3, r0, #1
   1b194:	orr	ip, r3, r1, lsl #31
   1b198:	add	r3, sp, #4352	; 0x1100
   1b19c:	add	r3, r3, #40	; 0x28
   1b1a0:	str	ip, [r3]
   1b1a4:	lsr	r3, r1, #1
   1b1a8:	orr	ip, r3, r0, lsl #31
   1b1ac:	add	r3, sp, #4352	; 0x1100
   1b1b0:	add	r3, r3, #44	; 0x2c
   1b1b4:	str	ip, [r3]
   1b1b8:	lsr	r3, r0, #8
   1b1bc:	orr	ip, r3, r1, lsl #24
   1b1c0:	add	r3, sp, #4352	; 0x1100
   1b1c4:	add	r3, r3, #48	; 0x30
   1b1c8:	str	ip, [r3]
   1b1cc:	lsr	r3, r1, #8
   1b1d0:	orr	ip, r3, r0, lsl #24
   1b1d4:	add	r3, sp, #4352	; 0x1100
   1b1d8:	add	r3, r3, #52	; 0x34
   1b1dc:	str	ip, [r3]
   1b1e0:	add	r3, sp, #4352	; 0x1100
   1b1e4:	add	r3, r3, #40	; 0x28
   1b1e8:	ldrd	r2, [r3]
   1b1ec:	add	ip, sp, #4352	; 0x1100
   1b1f0:	add	ip, ip, #48	; 0x30
   1b1f4:	ldrd	r6, [ip]
   1b1f8:	eor	r2, r2, r6
   1b1fc:	eor	r3, r3, r7
   1b200:	lsr	ip, r0, #7
   1b204:	orr	ip, ip, r1, lsl #25
   1b208:	str	ip, [sp, #680]	; 0x2a8
   1b20c:	lsr	r1, r1, #7
   1b210:	str	r1, [sp, #684]	; 0x2ac
   1b214:	add	r1, sp, #680	; 0x2a8
   1b218:	ldrd	r6, [r1]
   1b21c:	eor	r6, r6, r2
   1b220:	eor	r7, r7, r3
   1b224:	ldrd	r0, [sp, #16]
   1b228:	adds	r0, r0, r6
   1b22c:	adc	r1, r1, r7
   1b230:	ldrd	sl, [sp, #96]	; 0x60
   1b234:	adds	sl, sl, r0
   1b238:	adc	fp, fp, r1
   1b23c:	mov	r2, sl
   1b240:	mov	r3, fp
   1b244:	ldrd	sl, [sp, #128]	; 0x80
   1b248:	lsr	r1, sl, #19
   1b24c:	orr	r1, r1, fp, lsl #13
   1b250:	add	r0, sp, #4352	; 0x1100
   1b254:	add	r0, r0, #56	; 0x38
   1b258:	str	r1, [r0]
   1b25c:	lsr	r1, fp, #19
   1b260:	orr	r1, r1, sl, lsl #13
   1b264:	add	r0, sp, #4352	; 0x1100
   1b268:	add	r0, r0, #60	; 0x3c
   1b26c:	str	r1, [r0]
   1b270:	lsl	r1, fp, #3
   1b274:	orr	r1, r1, sl, lsr #29
   1b278:	add	r0, sp, #4416	; 0x1140
   1b27c:	add	r0, r0, #4
   1b280:	str	r1, [r0]
   1b284:	lsl	r1, sl, #3
   1b288:	orr	r1, r1, fp, lsr #29
   1b28c:	add	r0, sp, #4416	; 0x1140
   1b290:	str	r1, [r0]
   1b294:	add	r1, sp, #4352	; 0x1100
   1b298:	add	r1, r1, #56	; 0x38
   1b29c:	ldrd	r6, [r1]
   1b2a0:	ldrd	r0, [r0]
   1b2a4:	eor	r6, r6, r0
   1b2a8:	eor	r7, r7, r1
   1b2ac:	mov	r0, r6
   1b2b0:	mov	r1, r7
   1b2b4:	lsr	ip, sl, #6
   1b2b8:	orr	ip, ip, fp, lsl #26
   1b2bc:	str	ip, [sp, #688]	; 0x2b0
   1b2c0:	lsr	ip, fp, #6
   1b2c4:	str	ip, [sp, #692]	; 0x2b4
   1b2c8:	add	ip, sp, #688	; 0x2b0
   1b2cc:	ldrd	r6, [ip]
   1b2d0:	eor	r6, r6, r0
   1b2d4:	eor	r7, r7, r1
   1b2d8:	adds	sl, r2, r6
   1b2dc:	adc	fp, r3, r7
   1b2e0:	ldrd	r2, [sp, #40]	; 0x28
   1b2e4:	mov	r0, r2
   1b2e8:	mov	r1, r3
   1b2ec:	ldrd	r6, [sp, #48]	; 0x30
   1b2f0:	eor	r0, r0, r6
   1b2f4:	eor	r1, r1, r7
   1b2f8:	and	r0, r0, r8
   1b2fc:	and	r1, r1, r9
   1b300:	eor	r2, r2, r0
   1b304:	eor	r3, r3, r1
   1b308:	mov	r0, r2
   1b30c:	mov	r1, r3
   1b310:	add	r3, pc, #896	; 0x380
   1b314:	ldrd	r2, [r3]
   1b318:	strd	sl, [sp, #16]
   1b31c:	adds	sl, sl, r2
   1b320:	adc	fp, fp, r3
   1b324:	adds	r4, r4, sl
   1b328:	adc	r5, r5, fp
   1b32c:	adds	r0, r0, r4
   1b330:	adc	r1, r1, r5
   1b334:	lsr	r3, r8, #14
   1b338:	orr	ip, r3, r9, lsl #18
   1b33c:	add	r3, sp, #4416	; 0x1140
   1b340:	add	r3, r3, #8
   1b344:	str	ip, [r3]
   1b348:	lsr	r3, r9, #14
   1b34c:	orr	ip, r3, r8, lsl #18
   1b350:	add	r3, sp, #4416	; 0x1140
   1b354:	add	r3, r3, #12
   1b358:	str	ip, [r3]
   1b35c:	lsr	r3, r8, #18
   1b360:	orr	ip, r3, r9, lsl #14
   1b364:	add	r3, sp, #4416	; 0x1140
   1b368:	add	r3, r3, #16
   1b36c:	str	ip, [r3]
   1b370:	lsr	r3, r9, #18
   1b374:	orr	ip, r3, r8, lsl #14
   1b378:	add	r3, sp, #4416	; 0x1140
   1b37c:	add	r3, r3, #20
   1b380:	str	ip, [r3]
   1b384:	add	r3, sp, #4416	; 0x1140
   1b388:	add	r3, r3, #8
   1b38c:	ldrd	r2, [r3]
   1b390:	add	ip, sp, #4416	; 0x1140
   1b394:	add	ip, ip, #16
   1b398:	ldrd	r6, [ip]
   1b39c:	eor	r2, r2, r6
   1b3a0:	eor	r3, r3, r7
   1b3a4:	lsl	ip, r9, #23
   1b3a8:	orr	ip, ip, r8, lsr #9
   1b3ac:	add	r4, sp, #4416	; 0x1140
   1b3b0:	add	r4, r4, #28
   1b3b4:	str	ip, [r4]
   1b3b8:	lsl	ip, r8, #23
   1b3bc:	orr	ip, ip, r9, lsr #9
   1b3c0:	add	r4, sp, #4416	; 0x1140
   1b3c4:	add	r4, r4, #24
   1b3c8:	str	ip, [r4]
   1b3cc:	ldrd	r6, [r4]
   1b3d0:	eor	r6, r6, r2
   1b3d4:	eor	r7, r7, r3
   1b3d8:	adds	r4, r0, r6
   1b3dc:	adc	r5, r1, r7
   1b3e0:	ldrd	sl, [sp, #192]	; 0xc0
   1b3e4:	adds	sl, sl, r4
   1b3e8:	adc	fp, fp, r5
   1b3ec:	ldrd	r0, [sp]
   1b3f0:	lsr	r3, r0, #28
   1b3f4:	orr	r2, r3, r1, lsl #4
   1b3f8:	add	r3, sp, #4416	; 0x1140
   1b3fc:	add	r3, r3, #32
   1b400:	str	r2, [r3]
   1b404:	lsr	r3, r1, #28
   1b408:	orr	r2, r3, r0, lsl #4
   1b40c:	add	r3, sp, #4416	; 0x1140
   1b410:	add	r3, r3, #36	; 0x24
   1b414:	str	r2, [r3]
   1b418:	lsl	r3, r1, #30
   1b41c:	orr	r2, r3, r0, lsr #2
   1b420:	add	r3, sp, #4416	; 0x1140
   1b424:	add	r3, r3, #44	; 0x2c
   1b428:	str	r2, [r3]
   1b42c:	lsl	r3, r0, #30
   1b430:	orr	r2, r3, r1, lsr #2
   1b434:	add	r3, sp, #4416	; 0x1140
   1b438:	add	r3, r3, #40	; 0x28
   1b43c:	str	r2, [r3]
   1b440:	add	r3, sp, #4416	; 0x1140
   1b444:	add	r3, r3, #32
   1b448:	ldrd	r2, [r3]
   1b44c:	add	ip, sp, #4416	; 0x1140
   1b450:	add	ip, ip, #40	; 0x28
   1b454:	ldrd	r6, [ip]
   1b458:	eor	r2, r2, r6
   1b45c:	eor	r3, r3, r7
   1b460:	mov	r6, r0
   1b464:	mov	r7, r1
   1b468:	lsl	r1, r1, #25
   1b46c:	orr	r1, r1, r6, lsr #7
   1b470:	add	r0, sp, #4416	; 0x1140
   1b474:	add	r0, r0, #52	; 0x34
   1b478:	str	r1, [r0]
   1b47c:	lsl	r1, r6, #25
   1b480:	orr	r1, r1, r7, lsr #7
   1b484:	add	r0, sp, #4416	; 0x1140
   1b488:	add	r0, r0, #48	; 0x30
   1b48c:	str	r1, [r0]
   1b490:	ldrd	r6, [r0]
   1b494:	eor	r6, r6, r2
   1b498:	eor	r7, r7, r3
   1b49c:	strd	r6, [sp, #64]	; 0x40
   1b4a0:	ldrd	r2, [sp]
   1b4a4:	ldrd	r6, [sp, #56]	; 0x38
   1b4a8:	orr	r6, r6, r2
   1b4ac:	orr	r7, r7, r3
   1b4b0:	mov	r0, r6
   1b4b4:	mov	r1, r7
   1b4b8:	ldrd	r6, [sp, #184]	; 0xb8
   1b4bc:	and	r6, r6, r0
   1b4c0:	and	r7, r7, r1
   1b4c4:	mov	r0, r6
   1b4c8:	mov	r1, r7
   1b4cc:	ldrd	r6, [sp, #56]	; 0x38
   1b4d0:	and	r6, r6, r2
   1b4d4:	and	r7, r7, r3
   1b4d8:	orr	r2, r6, r0
   1b4dc:	orr	r3, r7, r1
   1b4e0:	mov	r0, r2
   1b4e4:	mov	r1, r3
   1b4e8:	ldrd	r2, [sp, #64]	; 0x40
   1b4ec:	adds	r2, r2, r0
   1b4f0:	adc	r3, r3, r1
   1b4f4:	adds	r4, r4, r2
   1b4f8:	adc	r5, r5, r3
   1b4fc:	strd	r4, [sp, #192]	; 0xc0
   1b500:	ldrd	r4, [sp, #168]	; 0xa8
   1b504:	lsr	r3, r4, #1
   1b508:	orr	r1, r3, r5, lsl #31
   1b50c:	add	r3, sp, #4416	; 0x1140
   1b510:	add	r3, r3, #56	; 0x38
   1b514:	str	r1, [r3]
   1b518:	lsr	r3, r5, #1
   1b51c:	orr	r1, r3, r4, lsl #31
   1b520:	add	r3, sp, #4416	; 0x1140
   1b524:	add	r3, r3, #60	; 0x3c
   1b528:	str	r1, [r3]
   1b52c:	lsr	r3, r4, #8
   1b530:	orr	r1, r3, r5, lsl #24
   1b534:	add	r3, sp, #4480	; 0x1180
   1b538:	str	r1, [r3]
   1b53c:	lsr	r3, r5, #8
   1b540:	orr	r1, r3, r4, lsl #24
   1b544:	add	r3, sp, #4480	; 0x1180
   1b548:	add	r3, r3, #4
   1b54c:	str	r1, [r3]
   1b550:	add	r3, sp, #4416	; 0x1140
   1b554:	add	r3, r3, #56	; 0x38
   1b558:	ldrd	r2, [r3]
   1b55c:	add	r1, sp, #4480	; 0x1180
   1b560:	ldrd	r6, [r1]
   1b564:	eor	r2, r2, r6
   1b568:	eor	r3, r3, r7
   1b56c:	lsr	r1, r4, #7
   1b570:	orr	r1, r1, r5, lsl #25
   1b574:	str	r1, [sp, #696]	; 0x2b8
   1b578:	lsr	r1, r5, #7
   1b57c:	str	r1, [sp, #700]	; 0x2bc
   1b580:	add	r1, sp, #696	; 0x2b8
   1b584:	ldrd	r6, [r1]
   1b588:	eor	r6, r6, r2
   1b58c:	eor	r7, r7, r3
   1b590:	ldrd	r0, [sp, #160]	; 0xa0
   1b594:	adds	r0, r0, r6
   1b598:	adc	r1, r1, r7
   1b59c:	ldrd	r4, [sp, #112]	; 0x70
   1b5a0:	adds	r4, r4, r0
   1b5a4:	adc	r5, r5, r1
   1b5a8:	mov	r2, r4
   1b5ac:	mov	r3, r5
   1b5b0:	ldrd	r4, [sp, #136]	; 0x88
   1b5b4:	lsr	r1, r4, #19
   1b5b8:	orr	r1, r1, r5, lsl #13
   1b5bc:	add	r0, sp, #4480	; 0x1180
   1b5c0:	add	r0, r0, #8
   1b5c4:	str	r1, [r0]
   1b5c8:	lsr	r1, r5, #19
   1b5cc:	orr	r1, r1, r4, lsl #13
   1b5d0:	add	r0, sp, #4480	; 0x1180
   1b5d4:	add	r0, r0, #12
   1b5d8:	str	r1, [r0]
   1b5dc:	lsl	r1, r5, #3
   1b5e0:	orr	r1, r1, r4, lsr #29
   1b5e4:	add	r0, sp, #4480	; 0x1180
   1b5e8:	add	r0, r0, #20
   1b5ec:	str	r1, [r0]
   1b5f0:	lsl	r1, r4, #3
   1b5f4:	orr	r1, r1, r5, lsr #29
   1b5f8:	add	r0, sp, #4480	; 0x1180
   1b5fc:	add	r0, r0, #16
   1b600:	str	r1, [r0]
   1b604:	add	r1, sp, #4480	; 0x1180
   1b608:	add	r1, r1, #8
   1b60c:	ldrd	r6, [r1]
   1b610:	ldrd	r0, [r0]
   1b614:	eor	r6, r6, r0
   1b618:	eor	r7, r7, r1
   1b61c:	mov	r0, r6
   1b620:	mov	r1, r7
   1b624:	lsr	ip, r4, #6
   1b628:	orr	ip, ip, r5, lsl #26
   1b62c:	str	ip, [sp, #704]	; 0x2c0
   1b630:	lsr	ip, r5, #6
   1b634:	str	ip, [sp, #708]	; 0x2c4
   1b638:	add	ip, sp, #704	; 0x2c0
   1b63c:	ldrd	r6, [ip]
   1b640:	eor	r6, r6, r0
   1b644:	eor	r7, r7, r1
   1b648:	adds	r4, r2, r6
   1b64c:	adc	r5, r3, r7
   1b650:	mov	r6, r4
   1b654:	mov	r7, r5
   1b658:	ldrd	r0, [sp, #48]	; 0x30
   1b65c:	eor	r0, r0, r8
   1b660:	eor	r1, r1, r9
   1b664:	mov	r4, sl
   1b668:	mov	r5, fp
   1b66c:	mov	r2, sl
   1b670:	mov	r3, fp
   1b674:	and	r2, r2, r0
   1b678:	and	r3, r3, r1
   1b67c:	ldrd	sl, [sp, #48]	; 0x30
   1b680:	eor	sl, sl, r2
   1b684:	eor	fp, fp, r3
   1b688:	mov	r0, sl
   1b68c:	mov	r1, fp
   1b690:	b	1b6a8 <dcngettext@plt+0xa6b8>
   1b694:	nop			; (mov r0, r0)
   1b698:	ldrbpl	r2, [r1, -sl, lsr #32]!
   1b69c:	vst3.32	{d3,d5,d7}, [lr], r5
   1b6a0:	adcscc	sp, fp, #184, 2	; 0x2e
   1b6a4:	rsbne	sl, sl, r0, ror r0
   1b6a8:	sub	r3, pc, #16
   1b6ac:	ldrd	r2, [r3]
   1b6b0:	strd	r6, [sp, #144]	; 0x90
   1b6b4:	adds	sl, r6, r2
   1b6b8:	adc	fp, r7, r3
   1b6bc:	mov	r2, sl
   1b6c0:	mov	r3, fp
   1b6c4:	ldrd	sl, [sp, #40]	; 0x28
   1b6c8:	adds	sl, sl, r2
   1b6cc:	adc	fp, fp, r3
   1b6d0:	adds	r0, r0, sl
   1b6d4:	adc	r1, r1, fp
   1b6d8:	lsr	r3, r4, #14
   1b6dc:	orr	ip, r3, r5, lsl #18
   1b6e0:	add	r3, sp, #4480	; 0x1180
   1b6e4:	add	r3, r3, #24
   1b6e8:	str	ip, [r3]
   1b6ec:	lsr	r3, r5, #14
   1b6f0:	orr	ip, r3, r4, lsl #18
   1b6f4:	add	r3, sp, #4480	; 0x1180
   1b6f8:	add	r3, r3, #28
   1b6fc:	str	ip, [r3]
   1b700:	lsr	r3, r4, #18
   1b704:	orr	ip, r3, r5, lsl #14
   1b708:	add	r3, sp, #4480	; 0x1180
   1b70c:	add	r3, r3, #32
   1b710:	str	ip, [r3]
   1b714:	lsr	r3, r5, #18
   1b718:	orr	ip, r3, r4, lsl #14
   1b71c:	add	r3, sp, #4480	; 0x1180
   1b720:	add	r3, r3, #36	; 0x24
   1b724:	str	ip, [r3]
   1b728:	add	r3, sp, #4480	; 0x1180
   1b72c:	add	r3, r3, #24
   1b730:	ldrd	r2, [r3]
   1b734:	add	ip, sp, #4480	; 0x1180
   1b738:	add	ip, ip, #32
   1b73c:	ldrd	r6, [ip]
   1b740:	eor	r2, r2, r6
   1b744:	eor	r3, r3, r7
   1b748:	lsl	ip, r5, #23
   1b74c:	orr	ip, ip, r4, lsr #9
   1b750:	add	r6, sp, #4480	; 0x1180
   1b754:	add	r6, r6, #44	; 0x2c
   1b758:	str	ip, [r6]
   1b75c:	lsl	ip, r4, #23
   1b760:	orr	ip, ip, r5, lsr #9
   1b764:	add	r6, sp, #4480	; 0x1180
   1b768:	add	r6, r6, #40	; 0x28
   1b76c:	str	ip, [r6]
   1b770:	ldrd	r6, [r6]
   1b774:	eor	r6, r6, r2
   1b778:	eor	r7, r7, r3
   1b77c:	adds	r6, r0, r6
   1b780:	adc	r7, r1, r7
   1b784:	mov	r2, r6
   1b788:	mov	r3, r7
   1b78c:	ldrd	r6, [sp, #184]	; 0xb8
   1b790:	strd	r2, [sp, #64]	; 0x40
   1b794:	adds	r6, r6, r2
   1b798:	adc	r7, r7, r3
   1b79c:	strd	r6, [sp, #40]	; 0x28
   1b7a0:	ldrd	sl, [sp, #192]	; 0xc0
   1b7a4:	lsr	r3, sl, #28
   1b7a8:	orr	r1, r3, fp, lsl #4
   1b7ac:	add	r3, sp, #4480	; 0x1180
   1b7b0:	add	r3, r3, #48	; 0x30
   1b7b4:	str	r1, [r3]
   1b7b8:	lsr	r3, fp, #28
   1b7bc:	orr	r1, r3, sl, lsl #4
   1b7c0:	add	r3, sp, #4480	; 0x1180
   1b7c4:	add	r3, r3, #52	; 0x34
   1b7c8:	str	r1, [r3]
   1b7cc:	lsl	r3, fp, #30
   1b7d0:	orr	r1, r3, sl, lsr #2
   1b7d4:	add	r3, sp, #4480	; 0x1180
   1b7d8:	add	r3, r3, #60	; 0x3c
   1b7dc:	str	r1, [r3]
   1b7e0:	lsl	r3, sl, #30
   1b7e4:	orr	r1, r3, fp, lsr #2
   1b7e8:	add	r3, sp, #4480	; 0x1180
   1b7ec:	add	r3, r3, #56	; 0x38
   1b7f0:	str	r1, [r3]
   1b7f4:	add	r3, sp, #4480	; 0x1180
   1b7f8:	add	r3, r3, #48	; 0x30
   1b7fc:	ldrd	r6, [r3]
   1b800:	add	r3, sp, #4480	; 0x1180
   1b804:	add	r3, r3, #56	; 0x38
   1b808:	ldrd	r2, [r3]
   1b80c:	eor	r6, r6, r2
   1b810:	eor	r7, r7, r3
   1b814:	mov	r2, r6
   1b818:	mov	r3, r7
   1b81c:	lsl	r1, fp, #25
   1b820:	orr	r1, r1, sl, lsr #7
   1b824:	add	r0, sp, #4544	; 0x11c0
   1b828:	add	r0, r0, #4
   1b82c:	str	r1, [r0]
   1b830:	lsl	r1, sl, #25
   1b834:	orr	r1, r1, fp, lsr #7
   1b838:	add	r0, sp, #4544	; 0x11c0
   1b83c:	str	r1, [r0]
   1b840:	ldrd	r6, [r0]
   1b844:	eor	r6, r6, r2
   1b848:	eor	r7, r7, r3
   1b84c:	strd	r6, [sp, #152]	; 0x98
   1b850:	ldrd	r6, [sp]
   1b854:	orr	r2, r6, sl
   1b858:	orr	r3, r7, fp
   1b85c:	mov	r0, r2
   1b860:	mov	r1, r3
   1b864:	ldrd	r2, [sp, #56]	; 0x38
   1b868:	and	r2, r2, r0
   1b86c:	and	r3, r3, r1
   1b870:	mov	r0, r2
   1b874:	mov	r1, r3
   1b878:	mov	r2, r6
   1b87c:	mov	r3, r7
   1b880:	and	r2, r2, sl
   1b884:	and	r3, r3, fp
   1b888:	orr	r2, r2, r0
   1b88c:	orr	r3, r3, r1
   1b890:	mov	r0, r2
   1b894:	mov	r1, r3
   1b898:	ldrd	r2, [sp, #152]	; 0x98
   1b89c:	adds	r2, r2, r0
   1b8a0:	adc	r3, r3, r1
   1b8a4:	ldrd	r6, [sp, #64]	; 0x40
   1b8a8:	adds	r6, r6, r2
   1b8ac:	adc	r7, r7, r3
   1b8b0:	strd	r6, [sp, #64]	; 0x40
   1b8b4:	ldrd	r0, [sp, #176]	; 0xb0
   1b8b8:	lsr	r3, r0, #1
   1b8bc:	orr	ip, r3, r1, lsl #31
   1b8c0:	add	r3, sp, #4544	; 0x11c0
   1b8c4:	add	r3, r3, #8
   1b8c8:	str	ip, [r3]
   1b8cc:	lsr	r3, r1, #1
   1b8d0:	orr	ip, r3, r0, lsl #31
   1b8d4:	add	r3, sp, #4544	; 0x11c0
   1b8d8:	add	r3, r3, #12
   1b8dc:	str	ip, [r3]
   1b8e0:	lsr	r3, r0, #8
   1b8e4:	orr	ip, r3, r1, lsl #24
   1b8e8:	add	r3, sp, #4544	; 0x11c0
   1b8ec:	add	r3, r3, #16
   1b8f0:	str	ip, [r3]
   1b8f4:	lsr	r3, r1, #8
   1b8f8:	orr	ip, r3, r0, lsl #24
   1b8fc:	add	r3, sp, #4544	; 0x11c0
   1b900:	add	r3, r3, #20
   1b904:	str	ip, [r3]
   1b908:	add	r3, sp, #4544	; 0x11c0
   1b90c:	add	r3, r3, #8
   1b910:	ldrd	r2, [r3]
   1b914:	add	ip, sp, #4544	; 0x11c0
   1b918:	add	ip, ip, #16
   1b91c:	ldrd	r6, [ip]
   1b920:	eor	r2, r2, r6
   1b924:	eor	r3, r3, r7
   1b928:	lsr	ip, r0, #7
   1b92c:	orr	ip, ip, r1, lsl #25
   1b930:	str	ip, [sp, #712]	; 0x2c8
   1b934:	lsr	r1, r1, #7
   1b938:	str	r1, [sp, #716]	; 0x2cc
   1b93c:	add	r1, sp, #712	; 0x2c8
   1b940:	ldrd	r6, [r1]
   1b944:	eor	r6, r6, r2
   1b948:	eor	r7, r7, r3
   1b94c:	ldrd	r0, [sp, #168]	; 0xa8
   1b950:	adds	r0, r0, r6
   1b954:	adc	r1, r1, r7
   1b958:	mov	r2, r0
   1b95c:	mov	r3, r1
   1b960:	ldrd	r0, [sp, #120]	; 0x78
   1b964:	adds	r0, r0, r2
   1b968:	adc	r1, r1, r3
   1b96c:	mov	r2, r0
   1b970:	mov	r3, r1
   1b974:	ldrd	r6, [sp, #16]
   1b978:	lsr	r1, r6, #19
   1b97c:	orr	r1, r1, r7, lsl #13
   1b980:	add	r0, sp, #4544	; 0x11c0
   1b984:	add	r0, r0, #24
   1b988:	str	r1, [r0]
   1b98c:	lsr	r1, r7, #19
   1b990:	orr	r1, r1, r6, lsl #13
   1b994:	add	r0, sp, #4544	; 0x11c0
   1b998:	add	r0, r0, #28
   1b99c:	str	r1, [r0]
   1b9a0:	lsl	r1, r7, #3
   1b9a4:	orr	r1, r1, r6, lsr #29
   1b9a8:	add	r0, sp, #4544	; 0x11c0
   1b9ac:	add	r0, r0, #36	; 0x24
   1b9b0:	str	r1, [r0]
   1b9b4:	lsl	r1, r6, #3
   1b9b8:	orr	r1, r1, r7, lsr #29
   1b9bc:	add	r0, sp, #4544	; 0x11c0
   1b9c0:	add	r0, r0, #32
   1b9c4:	str	r1, [r0]
   1b9c8:	add	r1, sp, #4544	; 0x11c0
   1b9cc:	add	r1, r1, #24
   1b9d0:	ldrd	r6, [r1]
   1b9d4:	ldrd	r0, [r0]
   1b9d8:	eor	r6, r6, r0
   1b9dc:	eor	r7, r7, r1
   1b9e0:	mov	r0, r6
   1b9e4:	mov	r1, r7
   1b9e8:	ldrd	r6, [sp, #16]
   1b9ec:	lsr	ip, r6, #6
   1b9f0:	orr	ip, ip, r7, lsl #26
   1b9f4:	str	ip, [sp, #720]	; 0x2d0
   1b9f8:	ldr	ip, [sp, #20]
   1b9fc:	lsr	ip, ip, #6
   1ba00:	str	ip, [sp, #724]	; 0x2d4
   1ba04:	add	ip, sp, #720	; 0x2d0
   1ba08:	ldrd	r6, [ip]
   1ba0c:	eor	r6, r6, r0
   1ba10:	eor	r7, r7, r1
   1ba14:	adds	r6, r2, r6
   1ba18:	adc	r7, r3, r7
   1ba1c:	strd	r4, [sp, #160]	; 0xa0
   1ba20:	mov	r0, r4
   1ba24:	mov	r1, r5
   1ba28:	eor	r0, r0, r8
   1ba2c:	eor	r1, r1, r9
   1ba30:	ldrd	r4, [sp, #40]	; 0x28
   1ba34:	and	r4, r4, r0
   1ba38:	and	r5, r5, r1
   1ba3c:	mov	r0, r4
   1ba40:	mov	r1, r5
   1ba44:	eor	r0, r0, r8
   1ba48:	eor	r1, r1, r9
   1ba4c:	add	r3, pc, #892	; 0x37c
   1ba50:	ldrd	r2, [r3]
   1ba54:	strd	r6, [sp, #152]	; 0x98
   1ba58:	adds	r6, r6, r2
   1ba5c:	adc	r7, r7, r3
   1ba60:	mov	r2, r6
   1ba64:	mov	r3, r7
   1ba68:	ldrd	r6, [sp, #48]	; 0x30
   1ba6c:	adds	r6, r6, r2
   1ba70:	adc	r7, r7, r3
   1ba74:	adds	r0, r0, r6
   1ba78:	adc	r1, r1, r7
   1ba7c:	ldrd	r4, [sp, #40]	; 0x28
   1ba80:	lsr	r3, r4, #14
   1ba84:	orr	ip, r3, r5, lsl #18
   1ba88:	add	r3, sp, #4544	; 0x11c0
   1ba8c:	add	r3, r3, #40	; 0x28
   1ba90:	str	ip, [r3]
   1ba94:	lsr	r3, r5, #14
   1ba98:	orr	ip, r3, r4, lsl #18
   1ba9c:	add	r3, sp, #4544	; 0x11c0
   1baa0:	add	r3, r3, #44	; 0x2c
   1baa4:	str	ip, [r3]
   1baa8:	lsr	r3, r4, #18
   1baac:	orr	ip, r3, r5, lsl #14
   1bab0:	add	r3, sp, #4544	; 0x11c0
   1bab4:	add	r3, r3, #48	; 0x30
   1bab8:	str	ip, [r3]
   1babc:	lsr	r3, r5, #18
   1bac0:	orr	ip, r3, r4, lsl #14
   1bac4:	add	r3, sp, #4544	; 0x11c0
   1bac8:	add	r3, r3, #52	; 0x34
   1bacc:	str	ip, [r3]
   1bad0:	add	r3, sp, #4544	; 0x11c0
   1bad4:	add	r3, r3, #40	; 0x28
   1bad8:	ldrd	r2, [r3]
   1badc:	add	ip, sp, #4544	; 0x11c0
   1bae0:	add	ip, ip, #48	; 0x30
   1bae4:	ldrd	r6, [ip]
   1bae8:	eor	r2, r2, r6
   1baec:	eor	r3, r3, r7
   1baf0:	lsl	ip, r5, #23
   1baf4:	orr	ip, ip, r4, lsr #9
   1baf8:	add	r6, sp, #4544	; 0x11c0
   1bafc:	add	r6, r6, #60	; 0x3c
   1bb00:	str	ip, [r6]
   1bb04:	lsl	ip, r4, #23
   1bb08:	orr	ip, ip, r5, lsr #9
   1bb0c:	add	r4, sp, #4544	; 0x11c0
   1bb10:	add	r4, r4, #56	; 0x38
   1bb14:	str	ip, [r4]
   1bb18:	ldrd	r6, [r4]
   1bb1c:	eor	r6, r6, r2
   1bb20:	eor	r7, r7, r3
   1bb24:	adds	r6, r0, r6
   1bb28:	adc	r7, r1, r7
   1bb2c:	mov	r2, r6
   1bb30:	mov	r3, r7
   1bb34:	strd	r2, [sp, #168]	; 0xa8
   1bb38:	ldrd	r0, [sp, #56]	; 0x38
   1bb3c:	adds	r0, r0, r6
   1bb40:	adc	r1, r1, r7
   1bb44:	mov	r2, r0
   1bb48:	mov	r3, r1
   1bb4c:	strd	r2, [sp, #48]	; 0x30
   1bb50:	ldrd	r6, [sp, #64]	; 0x40
   1bb54:	lsr	r3, r6, #28
   1bb58:	orr	r1, r3, r7, lsl #4
   1bb5c:	add	r3, sp, #4608	; 0x1200
   1bb60:	str	r1, [r3]
   1bb64:	lsr	r3, r7, #28
   1bb68:	orr	r1, r3, r6, lsl #4
   1bb6c:	add	r3, sp, #4608	; 0x1200
   1bb70:	add	r3, r3, #4
   1bb74:	str	r1, [r3]
   1bb78:	lsl	r3, r7, #30
   1bb7c:	orr	r1, r3, r6, lsr #2
   1bb80:	add	r3, sp, #4608	; 0x1200
   1bb84:	add	r3, r3, #12
   1bb88:	str	r1, [r3]
   1bb8c:	lsl	r3, r6, #30
   1bb90:	orr	r1, r3, r7, lsr #2
   1bb94:	add	r3, sp, #4608	; 0x1200
   1bb98:	add	r3, r3, #8
   1bb9c:	str	r1, [r3]
   1bba0:	add	r3, sp, #4608	; 0x1200
   1bba4:	ldrd	r2, [r3]
   1bba8:	add	r1, sp, #4608	; 0x1200
   1bbac:	add	r1, r1, #8
   1bbb0:	ldrd	r4, [r1]
   1bbb4:	eor	r2, r2, r4
   1bbb8:	eor	r3, r3, r5
   1bbbc:	lsl	r1, r7, #25
   1bbc0:	orr	r1, r1, r6, lsr #7
   1bbc4:	add	r0, sp, #4608	; 0x1200
   1bbc8:	add	r0, r0, #20
   1bbcc:	str	r1, [r0]
   1bbd0:	lsl	r1, r6, #25
   1bbd4:	orr	r1, r1, r7, lsr #7
   1bbd8:	add	r0, sp, #4608	; 0x1200
   1bbdc:	add	r0, r0, #16
   1bbe0:	str	r1, [r0]
   1bbe4:	ldrd	r4, [r0]
   1bbe8:	eor	r4, r4, r2
   1bbec:	eor	r5, r5, r3
   1bbf0:	mov	r2, r4
   1bbf4:	mov	r3, r5
   1bbf8:	mov	r4, sl
   1bbfc:	mov	r5, fp
   1bc00:	orr	sl, sl, r6
   1bc04:	orr	fp, fp, r7
   1bc08:	mov	r0, sl
   1bc0c:	mov	r1, fp
   1bc10:	ldrd	sl, [sp]
   1bc14:	and	sl, sl, r0
   1bc18:	and	fp, fp, r1
   1bc1c:	mov	r0, sl
   1bc20:	mov	r1, fp
   1bc24:	mov	sl, r4
   1bc28:	mov	fp, r5
   1bc2c:	and	sl, sl, r6
   1bc30:	and	fp, fp, r7
   1bc34:	orr	r0, r0, sl
   1bc38:	orr	r1, r1, fp
   1bc3c:	adds	r0, r0, r2
   1bc40:	adc	r1, r1, r3
   1bc44:	ldrd	r2, [sp, #168]	; 0xa8
   1bc48:	adds	r2, r2, r0
   1bc4c:	adc	r3, r3, r1
   1bc50:	strd	r2, [sp, #56]	; 0x38
   1bc54:	ldrd	sl, [sp, #24]
   1bc58:	lsr	r3, sl, #1
   1bc5c:	orr	r2, r3, fp, lsl #31
   1bc60:	add	r3, sp, #4608	; 0x1200
   1bc64:	add	r3, r3, #24
   1bc68:	str	r2, [r3]
   1bc6c:	lsr	r3, fp, #1
   1bc70:	orr	r2, r3, sl, lsl #31
   1bc74:	add	r3, sp, #4608	; 0x1200
   1bc78:	add	r3, r3, #28
   1bc7c:	str	r2, [r3]
   1bc80:	lsr	r3, sl, #8
   1bc84:	orr	r2, r3, fp, lsl #24
   1bc88:	add	r3, sp, #4608	; 0x1200
   1bc8c:	add	r3, r3, #32
   1bc90:	str	r2, [r3]
   1bc94:	lsr	r3, fp, #8
   1bc98:	orr	r2, r3, sl, lsl #24
   1bc9c:	add	r3, sp, #4608	; 0x1200
   1bca0:	add	r3, r3, #36	; 0x24
   1bca4:	str	r2, [r3]
   1bca8:	add	r3, sp, #4608	; 0x1200
   1bcac:	add	r3, r3, #24
   1bcb0:	ldrd	r2, [r3]
   1bcb4:	add	r1, sp, #4608	; 0x1200
   1bcb8:	add	r1, r1, #32
   1bcbc:	ldrd	r4, [r1]
   1bcc0:	eor	r2, r2, r4
   1bcc4:	eor	r3, r3, r5
   1bcc8:	lsr	r1, sl, #7
   1bccc:	orr	r1, r1, fp, lsl #25
   1bcd0:	str	r1, [sp, #728]	; 0x2d8
   1bcd4:	lsr	r1, fp, #7
   1bcd8:	str	r1, [sp, #732]	; 0x2dc
   1bcdc:	add	r1, sp, #728	; 0x2d8
   1bce0:	ldrd	sl, [r1]
   1bce4:	eor	sl, sl, r2
   1bce8:	eor	fp, fp, r3
   1bcec:	ldrd	r0, [sp, #176]	; 0xb0
   1bcf0:	adds	r0, r0, sl
   1bcf4:	adc	r1, r1, fp
   1bcf8:	ldrd	sl, [sp, #8]
   1bcfc:	adds	sl, sl, r0
   1bd00:	adc	fp, fp, r1
   1bd04:	mov	r2, sl
   1bd08:	mov	r3, fp
   1bd0c:	ldrd	r4, [sp, #144]	; 0x90
   1bd10:	lsr	r1, r4, #19
   1bd14:	orr	r1, r1, r5, lsl #13
   1bd18:	add	r0, sp, #4608	; 0x1200
   1bd1c:	add	r0, r0, #40	; 0x28
   1bd20:	str	r1, [r0]
   1bd24:	lsr	r1, r5, #19
   1bd28:	orr	r1, r1, r4, lsl #13
   1bd2c:	add	r0, sp, #4608	; 0x1200
   1bd30:	add	r0, r0, #44	; 0x2c
   1bd34:	str	r1, [r0]
   1bd38:	lsl	r1, r5, #3
   1bd3c:	orr	r1, r1, r4, lsr #29
   1bd40:	add	r0, sp, #4608	; 0x1200
   1bd44:	add	r0, r0, #52	; 0x34
   1bd48:	str	r1, [r0]
   1bd4c:	lsl	r1, r4, #3
   1bd50:	orr	r1, r1, r5, lsr #29
   1bd54:	add	r0, sp, #4608	; 0x1200
   1bd58:	add	r0, r0, #48	; 0x30
   1bd5c:	str	r1, [r0]
   1bd60:	add	r1, sp, #4608	; 0x1200
   1bd64:	add	r1, r1, #40	; 0x28
   1bd68:	ldrd	r0, [r1]
   1bd6c:	add	ip, sp, #4608	; 0x1200
   1bd70:	add	ip, ip, #48	; 0x30
   1bd74:	ldrd	sl, [ip]
   1bd78:	eor	r0, r0, sl
   1bd7c:	eor	r1, r1, fp
   1bd80:	lsr	ip, r4, #6
   1bd84:	orr	ip, ip, r5, lsl #26
   1bd88:	str	ip, [sp, #736]	; 0x2e0
   1bd8c:	lsr	ip, r5, #6
   1bd90:	str	ip, [sp, #740]	; 0x2e4
   1bd94:	add	ip, sp, #736	; 0x2e0
   1bd98:	ldrd	r4, [ip]
   1bd9c:	eor	r4, r4, r0
   1bda0:	eor	r5, r5, r1
   1bda4:	adds	r4, r2, r4
   1bda8:	adc	r5, r3, r5
   1bdac:	mov	sl, r4
   1bdb0:	mov	fp, r5
   1bdb4:	ldrd	r4, [sp, #160]	; 0xa0
   1bdb8:	ldrd	r2, [sp, #40]	; 0x28
   1bdbc:	eor	r2, r2, r4
   1bdc0:	eor	r3, r3, r5
   1bdc4:	mov	r0, r2
   1bdc8:	mov	r1, r3
   1bdcc:	b	1bde0 <dcngettext@plt+0xadf0>
   1bdd0:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   1bdd4:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   1bdd8:	cmppl	r1, r3, asr fp
   1bddc:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1bde0:	ldrd	r2, [sp, #48]	; 0x30
   1bde4:	and	r2, r2, r0
   1bde8:	and	r3, r3, r1
   1bdec:	mov	r0, r2
   1bdf0:	mov	r1, r3
   1bdf4:	mov	r2, r4
   1bdf8:	mov	r3, r5
   1bdfc:	eor	r2, r2, r0
   1be00:	eor	r3, r3, r1
   1be04:	mov	r0, r2
   1be08:	mov	r1, r3
   1be0c:	sub	r3, pc, #60	; 0x3c
   1be10:	ldrd	r2, [r3]
   1be14:	strd	sl, [sp, #160]	; 0xa0
   1be18:	adds	sl, sl, r2
   1be1c:	adc	fp, fp, r3
   1be20:	adds	r8, r8, sl
   1be24:	adc	r9, r9, fp
   1be28:	adds	r0, r0, r8
   1be2c:	adc	r1, r1, r9
   1be30:	ldrd	sl, [sp, #48]	; 0x30
   1be34:	lsr	r3, sl, #14
   1be38:	orr	r2, r3, fp, lsl #18
   1be3c:	add	r3, sp, #4608	; 0x1200
   1be40:	add	r3, r3, #56	; 0x38
   1be44:	str	r2, [r3]
   1be48:	lsr	r3, fp, #14
   1be4c:	orr	r2, r3, sl, lsl #18
   1be50:	add	r3, sp, #4608	; 0x1200
   1be54:	add	r3, r3, #60	; 0x3c
   1be58:	str	r2, [r3]
   1be5c:	lsr	r3, sl, #18
   1be60:	orr	r2, r3, fp, lsl #14
   1be64:	add	r3, sp, #4672	; 0x1240
   1be68:	str	r2, [r3]
   1be6c:	lsr	r3, fp, #18
   1be70:	orr	r2, r3, sl, lsl #14
   1be74:	add	r3, sp, #4672	; 0x1240
   1be78:	add	r3, r3, #4
   1be7c:	str	r2, [r3]
   1be80:	add	r3, sp, #4608	; 0x1200
   1be84:	add	r3, r3, #56	; 0x38
   1be88:	ldrd	r2, [r3]
   1be8c:	add	ip, sp, #4672	; 0x1240
   1be90:	ldrd	r8, [ip]
   1be94:	eor	r2, r2, r8
   1be98:	eor	r3, r3, r9
   1be9c:	lsl	ip, fp, #23
   1bea0:	mov	r8, sl
   1bea4:	mov	r9, fp
   1bea8:	orr	ip, ip, sl, lsr #9
   1beac:	add	sl, sp, #4672	; 0x1240
   1beb0:	add	sl, sl, #12
   1beb4:	str	ip, [sl]
   1beb8:	lsl	ip, r8, #23
   1bebc:	orr	ip, ip, r9, lsr #9
   1bec0:	add	r8, sp, #4672	; 0x1240
   1bec4:	add	r8, r8, #8
   1bec8:	str	ip, [r8]
   1becc:	ldrd	r8, [r8]
   1bed0:	eor	r8, r8, r2
   1bed4:	eor	r9, r9, r3
   1bed8:	adds	r8, r0, r8
   1bedc:	adc	r9, r1, r9
   1bee0:	mov	r2, r8
   1bee4:	mov	r3, r9
   1bee8:	ldrd	r8, [sp]
   1beec:	strd	r2, [sp]
   1bef0:	adds	r8, r8, r2
   1bef4:	adc	r9, r9, r3
   1bef8:	ldrd	sl, [sp, #56]	; 0x38
   1befc:	lsr	r3, sl, #28
   1bf00:	orr	r1, r3, fp, lsl #4
   1bf04:	add	r3, sp, #4672	; 0x1240
   1bf08:	add	r3, r3, #16
   1bf0c:	str	r1, [r3]
   1bf10:	lsr	r3, fp, #28
   1bf14:	orr	r1, r3, sl, lsl #4
   1bf18:	add	r3, sp, #4672	; 0x1240
   1bf1c:	add	r3, r3, #20
   1bf20:	str	r1, [r3]
   1bf24:	lsl	r3, fp, #30
   1bf28:	orr	r1, r3, sl, lsr #2
   1bf2c:	add	r3, sp, #4672	; 0x1240
   1bf30:	add	r3, r3, #28
   1bf34:	str	r1, [r3]
   1bf38:	lsl	r3, sl, #30
   1bf3c:	orr	r1, r3, fp, lsr #2
   1bf40:	add	r3, sp, #4672	; 0x1240
   1bf44:	add	r3, r3, #24
   1bf48:	str	r1, [r3]
   1bf4c:	add	r3, sp, #4672	; 0x1240
   1bf50:	add	r3, r3, #16
   1bf54:	ldrd	r2, [r3]
   1bf58:	add	r1, sp, #4672	; 0x1240
   1bf5c:	add	r1, r1, #24
   1bf60:	ldrd	r0, [r1]
   1bf64:	eor	r2, r2, r0
   1bf68:	eor	r3, r3, r1
   1bf6c:	lsl	r1, fp, #25
   1bf70:	orr	r1, r1, sl, lsr #7
   1bf74:	add	r0, sp, #4672	; 0x1240
   1bf78:	add	r0, r0, #36	; 0x24
   1bf7c:	str	r1, [r0]
   1bf80:	lsl	r1, sl, #25
   1bf84:	orr	r1, r1, fp, lsr #7
   1bf88:	add	r0, sp, #4672	; 0x1240
   1bf8c:	add	r0, r0, #32
   1bf90:	str	r1, [r0]
   1bf94:	ldrd	r0, [r0]
   1bf98:	eor	r0, r0, r2
   1bf9c:	eor	r1, r1, r3
   1bfa0:	mov	r2, r0
   1bfa4:	mov	r3, r1
   1bfa8:	orr	r0, sl, r6
   1bfac:	orr	r1, fp, r7
   1bfb0:	ldrd	sl, [sp, #192]	; 0xc0
   1bfb4:	and	sl, sl, r0
   1bfb8:	and	fp, fp, r1
   1bfbc:	mov	r0, sl
   1bfc0:	mov	r1, fp
   1bfc4:	ldrd	r6, [sp, #64]	; 0x40
   1bfc8:	ldrd	sl, [sp, #56]	; 0x38
   1bfcc:	and	sl, sl, r6
   1bfd0:	and	fp, fp, r7
   1bfd4:	orr	r6, sl, r0
   1bfd8:	orr	r7, fp, r1
   1bfdc:	adds	r0, r6, r2
   1bfe0:	adc	r1, r7, r3
   1bfe4:	ldrd	r2, [sp]
   1bfe8:	adds	r2, r2, r0
   1bfec:	adc	r3, r3, r1
   1bff0:	strd	r2, [sp]
   1bff4:	ldrd	r0, [sp, #72]	; 0x48
   1bff8:	lsr	r3, r0, #1
   1bffc:	orr	ip, r3, r1, lsl #31
   1c000:	add	r3, sp, #4672	; 0x1240
   1c004:	add	r3, r3, #40	; 0x28
   1c008:	str	ip, [r3]
   1c00c:	lsr	r3, r1, #1
   1c010:	orr	ip, r3, r0, lsl #31
   1c014:	add	r3, sp, #4672	; 0x1240
   1c018:	add	r3, r3, #44	; 0x2c
   1c01c:	str	ip, [r3]
   1c020:	lsr	r3, r0, #8
   1c024:	orr	ip, r3, r1, lsl #24
   1c028:	add	r3, sp, #4672	; 0x1240
   1c02c:	add	r3, r3, #48	; 0x30
   1c030:	str	ip, [r3]
   1c034:	lsr	r3, r1, #8
   1c038:	orr	ip, r3, r0, lsl #24
   1c03c:	add	r3, sp, #4672	; 0x1240
   1c040:	add	r3, r3, #52	; 0x34
   1c044:	str	ip, [r3]
   1c048:	add	r3, sp, #4672	; 0x1240
   1c04c:	add	r3, r3, #40	; 0x28
   1c050:	ldrd	r2, [r3]
   1c054:	add	ip, sp, #4672	; 0x1240
   1c058:	add	ip, ip, #48	; 0x30
   1c05c:	ldrd	r6, [ip]
   1c060:	eor	r2, r2, r6
   1c064:	eor	r3, r3, r7
   1c068:	lsr	ip, r0, #7
   1c06c:	orr	ip, ip, r1, lsl #25
   1c070:	str	ip, [sp, #744]	; 0x2e8
   1c074:	lsr	r1, r1, #7
   1c078:	str	r1, [sp, #748]	; 0x2ec
   1c07c:	add	r1, sp, #744	; 0x2e8
   1c080:	ldrd	r6, [r1]
   1c084:	eor	r6, r6, r2
   1c088:	eor	r7, r7, r3
   1c08c:	ldrd	r0, [sp, #24]
   1c090:	adds	r0, r0, r6
   1c094:	adc	r1, r1, r7
   1c098:	mov	r2, r0
   1c09c:	mov	r3, r1
   1c0a0:	ldrd	r0, [sp, #104]	; 0x68
   1c0a4:	adds	r0, r0, r2
   1c0a8:	adc	r1, r1, r3
   1c0ac:	mov	r2, r0
   1c0b0:	mov	r3, r1
   1c0b4:	ldrd	sl, [sp, #152]	; 0x98
   1c0b8:	lsr	r1, sl, #19
   1c0bc:	orr	r1, r1, fp, lsl #13
   1c0c0:	add	r0, sp, #4672	; 0x1240
   1c0c4:	add	r0, r0, #56	; 0x38
   1c0c8:	str	r1, [r0]
   1c0cc:	lsr	r1, fp, #19
   1c0d0:	orr	r1, r1, sl, lsl #13
   1c0d4:	add	r0, sp, #4672	; 0x1240
   1c0d8:	add	r0, r0, #60	; 0x3c
   1c0dc:	str	r1, [r0]
   1c0e0:	lsl	r1, fp, #3
   1c0e4:	orr	r1, r1, sl, lsr #29
   1c0e8:	add	r0, sp, #4736	; 0x1280
   1c0ec:	add	r0, r0, #4
   1c0f0:	str	r1, [r0]
   1c0f4:	lsl	r1, sl, #3
   1c0f8:	orr	r1, r1, fp, lsr #29
   1c0fc:	add	r0, sp, #4736	; 0x1280
   1c100:	str	r1, [r0]
   1c104:	add	r1, sp, #4672	; 0x1240
   1c108:	add	r1, r1, #56	; 0x38
   1c10c:	ldrd	r6, [r1]
   1c110:	ldrd	r0, [r0]
   1c114:	eor	r6, r6, r0
   1c118:	eor	r7, r7, r1
   1c11c:	mov	r0, r6
   1c120:	mov	r1, r7
   1c124:	lsr	ip, sl, #6
   1c128:	orr	ip, ip, fp, lsl #26
   1c12c:	str	ip, [sp, #752]	; 0x2f0
   1c130:	lsr	ip, fp, #6
   1c134:	str	ip, [sp, #756]	; 0x2f4
   1c138:	add	ip, sp, #752	; 0x2f0
   1c13c:	ldrd	r6, [ip]
   1c140:	eor	r6, r6, r0
   1c144:	eor	r7, r7, r1
   1c148:	adds	sl, r2, r6
   1c14c:	adc	fp, r3, r7
   1c150:	ldrd	r2, [sp, #40]	; 0x28
   1c154:	mov	r0, r2
   1c158:	mov	r1, r3
   1c15c:	ldrd	r6, [sp, #48]	; 0x30
   1c160:	eor	r0, r0, r6
   1c164:	eor	r1, r1, r7
   1c168:	and	r0, r0, r8
   1c16c:	and	r1, r1, r9
   1c170:	eor	r2, r2, r0
   1c174:	eor	r3, r3, r1
   1c178:	mov	r0, r2
   1c17c:	mov	r1, r3
   1c180:	add	r3, pc, #896	; 0x380
   1c184:	ldrd	r2, [r3]
   1c188:	strd	sl, [sp, #24]
   1c18c:	adds	sl, sl, r2
   1c190:	adc	fp, fp, r3
   1c194:	adds	r4, r4, sl
   1c198:	adc	r5, r5, fp
   1c19c:	adds	r0, r0, r4
   1c1a0:	adc	r1, r1, r5
   1c1a4:	lsr	r3, r8, #14
   1c1a8:	orr	ip, r3, r9, lsl #18
   1c1ac:	add	r3, sp, #4736	; 0x1280
   1c1b0:	add	r3, r3, #8
   1c1b4:	str	ip, [r3]
   1c1b8:	lsr	r3, r9, #14
   1c1bc:	orr	ip, r3, r8, lsl #18
   1c1c0:	add	r3, sp, #4736	; 0x1280
   1c1c4:	add	r3, r3, #12
   1c1c8:	str	ip, [r3]
   1c1cc:	lsr	r3, r8, #18
   1c1d0:	orr	ip, r3, r9, lsl #14
   1c1d4:	add	r3, sp, #4736	; 0x1280
   1c1d8:	add	r3, r3, #16
   1c1dc:	str	ip, [r3]
   1c1e0:	lsr	r3, r9, #18
   1c1e4:	orr	ip, r3, r8, lsl #14
   1c1e8:	add	r3, sp, #4736	; 0x1280
   1c1ec:	add	r3, r3, #20
   1c1f0:	str	ip, [r3]
   1c1f4:	add	r3, sp, #4736	; 0x1280
   1c1f8:	add	r3, r3, #8
   1c1fc:	ldrd	r2, [r3]
   1c200:	add	ip, sp, #4736	; 0x1280
   1c204:	add	ip, ip, #16
   1c208:	ldrd	r6, [ip]
   1c20c:	eor	r2, r2, r6
   1c210:	eor	r3, r3, r7
   1c214:	lsl	ip, r9, #23
   1c218:	orr	ip, ip, r8, lsr #9
   1c21c:	add	r4, sp, #4736	; 0x1280
   1c220:	add	r4, r4, #28
   1c224:	str	ip, [r4]
   1c228:	lsl	ip, r8, #23
   1c22c:	orr	ip, ip, r9, lsr #9
   1c230:	add	r4, sp, #4736	; 0x1280
   1c234:	add	r4, r4, #24
   1c238:	str	ip, [r4]
   1c23c:	ldrd	r6, [r4]
   1c240:	eor	r6, r6, r2
   1c244:	eor	r7, r7, r3
   1c248:	adds	r4, r0, r6
   1c24c:	adc	r5, r1, r7
   1c250:	ldrd	sl, [sp, #192]	; 0xc0
   1c254:	adds	sl, sl, r4
   1c258:	adc	fp, fp, r5
   1c25c:	ldrd	r0, [sp]
   1c260:	lsr	r3, r0, #28
   1c264:	orr	r2, r3, r1, lsl #4
   1c268:	add	r3, sp, #4736	; 0x1280
   1c26c:	add	r3, r3, #32
   1c270:	str	r2, [r3]
   1c274:	lsr	r3, r1, #28
   1c278:	orr	r2, r3, r0, lsl #4
   1c27c:	add	r3, sp, #4736	; 0x1280
   1c280:	add	r3, r3, #36	; 0x24
   1c284:	str	r2, [r3]
   1c288:	lsl	r3, r1, #30
   1c28c:	orr	r2, r3, r0, lsr #2
   1c290:	add	r3, sp, #4736	; 0x1280
   1c294:	add	r3, r3, #44	; 0x2c
   1c298:	str	r2, [r3]
   1c29c:	lsl	r3, r0, #30
   1c2a0:	orr	r2, r3, r1, lsr #2
   1c2a4:	add	r3, sp, #4736	; 0x1280
   1c2a8:	add	r3, r3, #40	; 0x28
   1c2ac:	str	r2, [r3]
   1c2b0:	add	r3, sp, #4736	; 0x1280
   1c2b4:	add	r3, r3, #32
   1c2b8:	ldrd	r2, [r3]
   1c2bc:	add	ip, sp, #4736	; 0x1280
   1c2c0:	add	ip, ip, #40	; 0x28
   1c2c4:	ldrd	r6, [ip]
   1c2c8:	eor	r2, r2, r6
   1c2cc:	eor	r3, r3, r7
   1c2d0:	mov	r6, r0
   1c2d4:	mov	r7, r1
   1c2d8:	lsl	r1, r1, #25
   1c2dc:	orr	r1, r1, r6, lsr #7
   1c2e0:	add	r0, sp, #4736	; 0x1280
   1c2e4:	add	r0, r0, #52	; 0x34
   1c2e8:	str	r1, [r0]
   1c2ec:	lsl	r1, r6, #25
   1c2f0:	orr	r1, r1, r7, lsr #7
   1c2f4:	add	r0, sp, #4736	; 0x1280
   1c2f8:	add	r0, r0, #48	; 0x30
   1c2fc:	str	r1, [r0]
   1c300:	ldrd	r6, [r0]
   1c304:	eor	r6, r6, r2
   1c308:	eor	r7, r7, r3
   1c30c:	strd	r6, [sp, #168]	; 0xa8
   1c310:	ldrd	r2, [sp]
   1c314:	ldrd	r6, [sp, #56]	; 0x38
   1c318:	orr	r6, r6, r2
   1c31c:	orr	r7, r7, r3
   1c320:	mov	r0, r6
   1c324:	mov	r1, r7
   1c328:	ldrd	r6, [sp, #64]	; 0x40
   1c32c:	and	r6, r6, r0
   1c330:	and	r7, r7, r1
   1c334:	mov	r0, r6
   1c338:	mov	r1, r7
   1c33c:	ldrd	r6, [sp, #56]	; 0x38
   1c340:	and	r6, r6, r2
   1c344:	and	r7, r7, r3
   1c348:	orr	r2, r6, r0
   1c34c:	orr	r3, r7, r1
   1c350:	mov	r0, r2
   1c354:	mov	r1, r3
   1c358:	ldrd	r2, [sp, #168]	; 0xa8
   1c35c:	adds	r2, r2, r0
   1c360:	adc	r3, r3, r1
   1c364:	adds	r4, r4, r2
   1c368:	adc	r5, r5, r3
   1c36c:	strd	r4, [sp, #176]	; 0xb0
   1c370:	ldrd	r4, [sp, #80]	; 0x50
   1c374:	lsr	r3, r4, #1
   1c378:	orr	r1, r3, r5, lsl #31
   1c37c:	add	r3, sp, #4736	; 0x1280
   1c380:	add	r3, r3, #56	; 0x38
   1c384:	str	r1, [r3]
   1c388:	lsr	r3, r5, #1
   1c38c:	orr	r1, r3, r4, lsl #31
   1c390:	add	r3, sp, #4736	; 0x1280
   1c394:	add	r3, r3, #60	; 0x3c
   1c398:	str	r1, [r3]
   1c39c:	lsr	r3, r4, #8
   1c3a0:	orr	r1, r3, r5, lsl #24
   1c3a4:	add	r3, sp, #4800	; 0x12c0
   1c3a8:	str	r1, [r3]
   1c3ac:	lsr	r3, r5, #8
   1c3b0:	orr	r1, r3, r4, lsl #24
   1c3b4:	add	r3, sp, #4800	; 0x12c0
   1c3b8:	add	r3, r3, #4
   1c3bc:	str	r1, [r3]
   1c3c0:	add	r3, sp, #4736	; 0x1280
   1c3c4:	add	r3, r3, #56	; 0x38
   1c3c8:	ldrd	r2, [r3]
   1c3cc:	add	r1, sp, #4800	; 0x12c0
   1c3d0:	ldrd	r6, [r1]
   1c3d4:	eor	r2, r2, r6
   1c3d8:	eor	r3, r3, r7
   1c3dc:	lsr	r1, r4, #7
   1c3e0:	orr	r1, r1, r5, lsl #25
   1c3e4:	str	r1, [sp, #760]	; 0x2f8
   1c3e8:	lsr	r1, r5, #7
   1c3ec:	str	r1, [sp, #764]	; 0x2fc
   1c3f0:	add	r1, sp, #760	; 0x2f8
   1c3f4:	ldrd	r6, [r1]
   1c3f8:	eor	r6, r6, r2
   1c3fc:	eor	r7, r7, r3
   1c400:	ldrd	r0, [sp, #72]	; 0x48
   1c404:	adds	r0, r0, r6
   1c408:	adc	r1, r1, r7
   1c40c:	ldrd	r4, [sp, #128]	; 0x80
   1c410:	adds	r4, r4, r0
   1c414:	adc	r5, r5, r1
   1c418:	mov	r2, r4
   1c41c:	mov	r3, r5
   1c420:	ldrd	r4, [sp, #160]	; 0xa0
   1c424:	lsr	r1, r4, #19
   1c428:	orr	r1, r1, r5, lsl #13
   1c42c:	add	r0, sp, #4800	; 0x12c0
   1c430:	add	r0, r0, #8
   1c434:	str	r1, [r0]
   1c438:	lsr	r1, r5, #19
   1c43c:	orr	r1, r1, r4, lsl #13
   1c440:	add	r0, sp, #4800	; 0x12c0
   1c444:	add	r0, r0, #12
   1c448:	str	r1, [r0]
   1c44c:	lsl	r1, r5, #3
   1c450:	orr	r1, r1, r4, lsr #29
   1c454:	add	r0, sp, #4800	; 0x12c0
   1c458:	add	r0, r0, #20
   1c45c:	str	r1, [r0]
   1c460:	lsl	r1, r4, #3
   1c464:	orr	r1, r1, r5, lsr #29
   1c468:	add	r0, sp, #4800	; 0x12c0
   1c46c:	add	r0, r0, #16
   1c470:	str	r1, [r0]
   1c474:	add	r1, sp, #4800	; 0x12c0
   1c478:	add	r1, r1, #8
   1c47c:	ldrd	r6, [r1]
   1c480:	ldrd	r0, [r0]
   1c484:	eor	r6, r6, r0
   1c488:	eor	r7, r7, r1
   1c48c:	mov	r0, r6
   1c490:	mov	r1, r7
   1c494:	lsr	ip, r4, #6
   1c498:	orr	ip, ip, r5, lsl #26
   1c49c:	str	ip, [sp, #768]	; 0x300
   1c4a0:	lsr	ip, r5, #6
   1c4a4:	str	ip, [sp, #772]	; 0x304
   1c4a8:	add	ip, sp, #768	; 0x300
   1c4ac:	ldrd	r6, [ip]
   1c4b0:	eor	r6, r6, r0
   1c4b4:	eor	r7, r7, r1
   1c4b8:	adds	r4, r2, r6
   1c4bc:	adc	r5, r3, r7
   1c4c0:	mov	r6, r4
   1c4c4:	mov	r7, r5
   1c4c8:	ldrd	r0, [sp, #48]	; 0x30
   1c4cc:	eor	r0, r0, r8
   1c4d0:	eor	r1, r1, r9
   1c4d4:	mov	r4, sl
   1c4d8:	mov	r5, fp
   1c4dc:	mov	r2, sl
   1c4e0:	mov	r3, fp
   1c4e4:	and	r2, r2, r0
   1c4e8:	and	r3, r3, r1
   1c4ec:	ldrd	sl, [sp, #48]	; 0x30
   1c4f0:	eor	sl, sl, r2
   1c4f4:	eor	fp, fp, r3
   1c4f8:	mov	r0, sl
   1c4fc:	mov	r1, fp
   1c500:	b	1c518 <dcngettext@plt+0xb528>
   1c504:	nop			; (mov r0, r0)
   1c508:	svcle	0x008eeb99
   1c50c:	strbcs	r7, [r8, -ip, asr #14]
   1c510:	orrs	r4, fp, r8, lsr #17
   1c514:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1c518:	sub	r3, pc, #16
   1c51c:	ldrd	r2, [r3]
   1c520:	strd	r6, [sp, #72]	; 0x48
   1c524:	adds	sl, r6, r2
   1c528:	adc	fp, r7, r3
   1c52c:	mov	r2, sl
   1c530:	mov	r3, fp
   1c534:	ldrd	sl, [sp, #40]	; 0x28
   1c538:	adds	sl, sl, r2
   1c53c:	adc	fp, fp, r3
   1c540:	adds	r0, r0, sl
   1c544:	adc	r1, r1, fp
   1c548:	lsr	r3, r4, #14
   1c54c:	orr	ip, r3, r5, lsl #18
   1c550:	add	r3, sp, #4800	; 0x12c0
   1c554:	add	r3, r3, #24
   1c558:	str	ip, [r3]
   1c55c:	lsr	r3, r5, #14
   1c560:	orr	ip, r3, r4, lsl #18
   1c564:	add	r3, sp, #4800	; 0x12c0
   1c568:	add	r3, r3, #28
   1c56c:	str	ip, [r3]
   1c570:	lsr	r3, r4, #18
   1c574:	orr	ip, r3, r5, lsl #14
   1c578:	add	r3, sp, #4800	; 0x12c0
   1c57c:	add	r3, r3, #32
   1c580:	str	ip, [r3]
   1c584:	lsr	r3, r5, #18
   1c588:	orr	ip, r3, r4, lsl #14
   1c58c:	add	r3, sp, #4800	; 0x12c0
   1c590:	add	r3, r3, #36	; 0x24
   1c594:	str	ip, [r3]
   1c598:	add	r3, sp, #4800	; 0x12c0
   1c59c:	add	r3, r3, #24
   1c5a0:	ldrd	r2, [r3]
   1c5a4:	add	ip, sp, #4800	; 0x12c0
   1c5a8:	add	ip, ip, #32
   1c5ac:	ldrd	r6, [ip]
   1c5b0:	eor	r2, r2, r6
   1c5b4:	eor	r3, r3, r7
   1c5b8:	lsl	ip, r5, #23
   1c5bc:	orr	ip, ip, r4, lsr #9
   1c5c0:	add	r6, sp, #4800	; 0x12c0
   1c5c4:	add	r6, r6, #44	; 0x2c
   1c5c8:	str	ip, [r6]
   1c5cc:	lsl	ip, r4, #23
   1c5d0:	orr	ip, ip, r5, lsr #9
   1c5d4:	add	r6, sp, #4800	; 0x12c0
   1c5d8:	add	r6, r6, #40	; 0x28
   1c5dc:	str	ip, [r6]
   1c5e0:	ldrd	r6, [r6]
   1c5e4:	eor	r6, r6, r2
   1c5e8:	eor	r7, r7, r3
   1c5ec:	adds	r6, r0, r6
   1c5f0:	adc	r7, r1, r7
   1c5f4:	mov	r2, r6
   1c5f8:	mov	r3, r7
   1c5fc:	ldrd	r6, [sp, #64]	; 0x40
   1c600:	strd	r2, [sp, #40]	; 0x28
   1c604:	adds	r6, r6, r2
   1c608:	adc	r7, r7, r3
   1c60c:	strd	r6, [sp, #64]	; 0x40
   1c610:	ldrd	sl, [sp, #176]	; 0xb0
   1c614:	lsr	r3, sl, #28
   1c618:	orr	r1, r3, fp, lsl #4
   1c61c:	add	r3, sp, #4800	; 0x12c0
   1c620:	add	r3, r3, #48	; 0x30
   1c624:	str	r1, [r3]
   1c628:	lsr	r3, fp, #28
   1c62c:	orr	r1, r3, sl, lsl #4
   1c630:	add	r3, sp, #4800	; 0x12c0
   1c634:	add	r3, r3, #52	; 0x34
   1c638:	str	r1, [r3]
   1c63c:	lsl	r3, fp, #30
   1c640:	orr	r1, r3, sl, lsr #2
   1c644:	add	r3, sp, #4800	; 0x12c0
   1c648:	add	r3, r3, #60	; 0x3c
   1c64c:	str	r1, [r3]
   1c650:	lsl	r3, sl, #30
   1c654:	orr	r1, r3, fp, lsr #2
   1c658:	add	r3, sp, #4800	; 0x12c0
   1c65c:	add	r3, r3, #56	; 0x38
   1c660:	str	r1, [r3]
   1c664:	add	r3, sp, #4800	; 0x12c0
   1c668:	add	r3, r3, #48	; 0x30
   1c66c:	ldrd	r6, [r3]
   1c670:	add	r3, sp, #4800	; 0x12c0
   1c674:	add	r3, r3, #56	; 0x38
   1c678:	ldrd	r2, [r3]
   1c67c:	eor	r6, r6, r2
   1c680:	eor	r7, r7, r3
   1c684:	mov	r2, r6
   1c688:	mov	r3, r7
   1c68c:	lsl	r1, fp, #25
   1c690:	orr	r1, r1, sl, lsr #7
   1c694:	add	r0, sp, #4864	; 0x1300
   1c698:	add	r0, r0, #4
   1c69c:	str	r1, [r0]
   1c6a0:	lsl	r1, sl, #25
   1c6a4:	orr	r1, r1, fp, lsr #7
   1c6a8:	add	r0, sp, #4864	; 0x1300
   1c6ac:	str	r1, [r0]
   1c6b0:	ldrd	r6, [r0]
   1c6b4:	eor	r6, r6, r2
   1c6b8:	eor	r7, r7, r3
   1c6bc:	strd	r6, [sp, #168]	; 0xa8
   1c6c0:	ldrd	r6, [sp]
   1c6c4:	orr	r2, r6, sl
   1c6c8:	orr	r3, r7, fp
   1c6cc:	mov	r0, r2
   1c6d0:	mov	r1, r3
   1c6d4:	ldrd	r2, [sp, #56]	; 0x38
   1c6d8:	and	r2, r2, r0
   1c6dc:	and	r3, r3, r1
   1c6e0:	mov	r0, r2
   1c6e4:	mov	r1, r3
   1c6e8:	mov	r2, r6
   1c6ec:	mov	r3, r7
   1c6f0:	and	r2, r2, sl
   1c6f4:	and	r3, r3, fp
   1c6f8:	orr	r2, r2, r0
   1c6fc:	orr	r3, r3, r1
   1c700:	mov	r0, r2
   1c704:	mov	r1, r3
   1c708:	ldrd	r2, [sp, #168]	; 0xa8
   1c70c:	adds	r2, r2, r0
   1c710:	adc	r3, r3, r1
   1c714:	ldrd	r6, [sp, #40]	; 0x28
   1c718:	adds	r6, r6, r2
   1c71c:	adc	r7, r7, r3
   1c720:	strd	r6, [sp, #168]	; 0xa8
   1c724:	ldrd	r0, [sp, #88]	; 0x58
   1c728:	lsr	r3, r0, #1
   1c72c:	orr	ip, r3, r1, lsl #31
   1c730:	add	r3, sp, #4864	; 0x1300
   1c734:	add	r3, r3, #8
   1c738:	str	ip, [r3]
   1c73c:	lsr	r3, r1, #1
   1c740:	orr	ip, r3, r0, lsl #31
   1c744:	add	r3, sp, #4864	; 0x1300
   1c748:	add	r3, r3, #12
   1c74c:	str	ip, [r3]
   1c750:	lsr	r3, r0, #8
   1c754:	orr	ip, r3, r1, lsl #24
   1c758:	add	r3, sp, #4864	; 0x1300
   1c75c:	add	r3, r3, #16
   1c760:	str	ip, [r3]
   1c764:	lsr	r3, r1, #8
   1c768:	orr	ip, r3, r0, lsl #24
   1c76c:	add	r3, sp, #4864	; 0x1300
   1c770:	add	r3, r3, #20
   1c774:	str	ip, [r3]
   1c778:	add	r3, sp, #4864	; 0x1300
   1c77c:	add	r3, r3, #8
   1c780:	ldrd	r2, [r3]
   1c784:	add	ip, sp, #4864	; 0x1300
   1c788:	add	ip, ip, #16
   1c78c:	ldrd	r6, [ip]
   1c790:	eor	r2, r2, r6
   1c794:	eor	r3, r3, r7
   1c798:	lsr	ip, r0, #7
   1c79c:	orr	ip, ip, r1, lsl #25
   1c7a0:	str	ip, [sp, #776]	; 0x308
   1c7a4:	lsr	r1, r1, #7
   1c7a8:	str	r1, [sp, #780]	; 0x30c
   1c7ac:	add	r1, sp, #776	; 0x308
   1c7b0:	ldrd	r6, [r1]
   1c7b4:	eor	r6, r6, r2
   1c7b8:	eor	r7, r7, r3
   1c7bc:	ldrd	r0, [sp, #80]	; 0x50
   1c7c0:	adds	r0, r0, r6
   1c7c4:	adc	r1, r1, r7
   1c7c8:	mov	r2, r0
   1c7cc:	mov	r3, r1
   1c7d0:	ldrd	r0, [sp, #136]	; 0x88
   1c7d4:	adds	r0, r0, r2
   1c7d8:	adc	r1, r1, r3
   1c7dc:	mov	r2, r0
   1c7e0:	mov	r3, r1
   1c7e4:	ldrd	r6, [sp, #24]
   1c7e8:	lsr	r1, r6, #19
   1c7ec:	orr	r1, r1, r7, lsl #13
   1c7f0:	add	r0, sp, #4864	; 0x1300
   1c7f4:	add	r0, r0, #24
   1c7f8:	str	r1, [r0]
   1c7fc:	lsr	r1, r7, #19
   1c800:	orr	r1, r1, r6, lsl #13
   1c804:	add	r0, sp, #4864	; 0x1300
   1c808:	add	r0, r0, #28
   1c80c:	str	r1, [r0]
   1c810:	lsl	r1, r7, #3
   1c814:	orr	r1, r1, r6, lsr #29
   1c818:	add	r0, sp, #4864	; 0x1300
   1c81c:	add	r0, r0, #36	; 0x24
   1c820:	str	r1, [r0]
   1c824:	lsl	r1, r6, #3
   1c828:	orr	r1, r1, r7, lsr #29
   1c82c:	add	r0, sp, #4864	; 0x1300
   1c830:	add	r0, r0, #32
   1c834:	str	r1, [r0]
   1c838:	add	r1, sp, #4864	; 0x1300
   1c83c:	add	r1, r1, #24
   1c840:	ldrd	r6, [r1]
   1c844:	ldrd	r0, [r0]
   1c848:	eor	r6, r6, r0
   1c84c:	eor	r7, r7, r1
   1c850:	mov	r0, r6
   1c854:	mov	r1, r7
   1c858:	ldrd	r6, [sp, #24]
   1c85c:	lsr	ip, r6, #6
   1c860:	orr	ip, ip, r7, lsl #26
   1c864:	str	ip, [sp, #784]	; 0x310
   1c868:	ldr	ip, [sp, #28]
   1c86c:	lsr	ip, ip, #6
   1c870:	str	ip, [sp, #788]	; 0x314
   1c874:	add	ip, sp, #784	; 0x310
   1c878:	ldrd	r6, [ip]
   1c87c:	eor	r6, r6, r0
   1c880:	eor	r7, r7, r1
   1c884:	adds	r6, r2, r6
   1c888:	adc	r7, r3, r7
   1c88c:	strd	r4, [sp, #40]	; 0x28
   1c890:	mov	r0, r4
   1c894:	mov	r1, r5
   1c898:	eor	r0, r0, r8
   1c89c:	eor	r1, r1, r9
   1c8a0:	ldrd	r4, [sp, #64]	; 0x40
   1c8a4:	and	r4, r4, r0
   1c8a8:	and	r5, r5, r1
   1c8ac:	mov	r0, r4
   1c8b0:	mov	r1, r5
   1c8b4:	eor	r0, r0, r8
   1c8b8:	eor	r1, r1, r9
   1c8bc:	add	r3, pc, #892	; 0x37c
   1c8c0:	ldrd	r2, [r3]
   1c8c4:	strd	r6, [sp, #80]	; 0x50
   1c8c8:	adds	r6, r6, r2
   1c8cc:	adc	r7, r7, r3
   1c8d0:	mov	r2, r6
   1c8d4:	mov	r3, r7
   1c8d8:	ldrd	r6, [sp, #48]	; 0x30
   1c8dc:	adds	r6, r6, r2
   1c8e0:	adc	r7, r7, r3
   1c8e4:	adds	r0, r0, r6
   1c8e8:	adc	r1, r1, r7
   1c8ec:	ldrd	r4, [sp, #64]	; 0x40
   1c8f0:	lsr	r3, r4, #14
   1c8f4:	orr	ip, r3, r5, lsl #18
   1c8f8:	add	r3, sp, #4864	; 0x1300
   1c8fc:	add	r3, r3, #40	; 0x28
   1c900:	str	ip, [r3]
   1c904:	lsr	r3, r5, #14
   1c908:	orr	ip, r3, r4, lsl #18
   1c90c:	add	r3, sp, #4864	; 0x1300
   1c910:	add	r3, r3, #44	; 0x2c
   1c914:	str	ip, [r3]
   1c918:	lsr	r3, r4, #18
   1c91c:	orr	ip, r3, r5, lsl #14
   1c920:	add	r3, sp, #4864	; 0x1300
   1c924:	add	r3, r3, #48	; 0x30
   1c928:	str	ip, [r3]
   1c92c:	lsr	r3, r5, #18
   1c930:	orr	ip, r3, r4, lsl #14
   1c934:	add	r3, sp, #4864	; 0x1300
   1c938:	add	r3, r3, #52	; 0x34
   1c93c:	str	ip, [r3]
   1c940:	add	r3, sp, #4864	; 0x1300
   1c944:	add	r3, r3, #40	; 0x28
   1c948:	ldrd	r2, [r3]
   1c94c:	add	ip, sp, #4864	; 0x1300
   1c950:	add	ip, ip, #48	; 0x30
   1c954:	ldrd	r6, [ip]
   1c958:	eor	r2, r2, r6
   1c95c:	eor	r3, r3, r7
   1c960:	lsl	ip, r5, #23
   1c964:	orr	ip, ip, r4, lsr #9
   1c968:	add	r6, sp, #4864	; 0x1300
   1c96c:	add	r6, r6, #60	; 0x3c
   1c970:	str	ip, [r6]
   1c974:	lsl	ip, r4, #23
   1c978:	orr	ip, ip, r5, lsr #9
   1c97c:	add	r4, sp, #4864	; 0x1300
   1c980:	add	r4, r4, #56	; 0x38
   1c984:	str	ip, [r4]
   1c988:	ldrd	r6, [r4]
   1c98c:	eor	r6, r6, r2
   1c990:	eor	r7, r7, r3
   1c994:	adds	r6, r0, r6
   1c998:	adc	r7, r1, r7
   1c99c:	mov	r2, r6
   1c9a0:	mov	r3, r7
   1c9a4:	strd	r2, [sp, #184]	; 0xb8
   1c9a8:	ldrd	r0, [sp, #56]	; 0x38
   1c9ac:	adds	r0, r0, r6
   1c9b0:	adc	r1, r1, r7
   1c9b4:	mov	r2, r0
   1c9b8:	mov	r3, r1
   1c9bc:	strd	r2, [sp, #48]	; 0x30
   1c9c0:	ldrd	r6, [sp, #168]	; 0xa8
   1c9c4:	lsr	r3, r6, #28
   1c9c8:	orr	r1, r3, r7, lsl #4
   1c9cc:	add	r3, sp, #4928	; 0x1340
   1c9d0:	str	r1, [r3]
   1c9d4:	lsr	r3, r7, #28
   1c9d8:	orr	r1, r3, r6, lsl #4
   1c9dc:	add	r3, sp, #4928	; 0x1340
   1c9e0:	add	r3, r3, #4
   1c9e4:	str	r1, [r3]
   1c9e8:	lsl	r3, r7, #30
   1c9ec:	orr	r1, r3, r6, lsr #2
   1c9f0:	add	r3, sp, #4928	; 0x1340
   1c9f4:	add	r3, r3, #12
   1c9f8:	str	r1, [r3]
   1c9fc:	lsl	r3, r6, #30
   1ca00:	orr	r1, r3, r7, lsr #2
   1ca04:	add	r3, sp, #4928	; 0x1340
   1ca08:	add	r3, r3, #8
   1ca0c:	str	r1, [r3]
   1ca10:	add	r3, sp, #4928	; 0x1340
   1ca14:	ldrd	r2, [r3]
   1ca18:	add	r1, sp, #4928	; 0x1340
   1ca1c:	add	r1, r1, #8
   1ca20:	ldrd	r4, [r1]
   1ca24:	eor	r2, r2, r4
   1ca28:	eor	r3, r3, r5
   1ca2c:	lsl	r1, r7, #25
   1ca30:	orr	r1, r1, r6, lsr #7
   1ca34:	add	r0, sp, #4928	; 0x1340
   1ca38:	add	r0, r0, #20
   1ca3c:	str	r1, [r0]
   1ca40:	lsl	r1, r6, #25
   1ca44:	orr	r1, r1, r7, lsr #7
   1ca48:	add	r0, sp, #4928	; 0x1340
   1ca4c:	add	r0, r0, #16
   1ca50:	str	r1, [r0]
   1ca54:	ldrd	r4, [r0]
   1ca58:	eor	r4, r4, r2
   1ca5c:	eor	r5, r5, r3
   1ca60:	mov	r2, r4
   1ca64:	mov	r3, r5
   1ca68:	mov	r4, sl
   1ca6c:	mov	r5, fp
   1ca70:	orr	sl, sl, r6
   1ca74:	orr	fp, fp, r7
   1ca78:	mov	r0, sl
   1ca7c:	mov	r1, fp
   1ca80:	ldrd	sl, [sp]
   1ca84:	and	sl, sl, r0
   1ca88:	and	fp, fp, r1
   1ca8c:	mov	r0, sl
   1ca90:	mov	r1, fp
   1ca94:	mov	sl, r4
   1ca98:	mov	fp, r5
   1ca9c:	and	sl, sl, r6
   1caa0:	and	fp, fp, r7
   1caa4:	orr	r0, r0, sl
   1caa8:	orr	r1, r1, fp
   1caac:	adds	r0, r0, r2
   1cab0:	adc	r1, r1, r3
   1cab4:	ldrd	r2, [sp, #184]	; 0xb8
   1cab8:	adds	r2, r2, r0
   1cabc:	adc	r3, r3, r1
   1cac0:	strd	r2, [sp, #56]	; 0x38
   1cac4:	ldrd	sl, [sp, #32]
   1cac8:	lsr	r3, sl, #1
   1cacc:	orr	r2, r3, fp, lsl #31
   1cad0:	add	r3, sp, #4928	; 0x1340
   1cad4:	add	r3, r3, #24
   1cad8:	str	r2, [r3]
   1cadc:	lsr	r3, fp, #1
   1cae0:	orr	r2, r3, sl, lsl #31
   1cae4:	add	r3, sp, #4928	; 0x1340
   1cae8:	add	r3, r3, #28
   1caec:	str	r2, [r3]
   1caf0:	lsr	r3, sl, #8
   1caf4:	orr	r2, r3, fp, lsl #24
   1caf8:	add	r3, sp, #4928	; 0x1340
   1cafc:	add	r3, r3, #32
   1cb00:	str	r2, [r3]
   1cb04:	lsr	r3, fp, #8
   1cb08:	orr	r2, r3, sl, lsl #24
   1cb0c:	add	r3, sp, #4928	; 0x1340
   1cb10:	add	r3, r3, #36	; 0x24
   1cb14:	str	r2, [r3]
   1cb18:	add	r3, sp, #4928	; 0x1340
   1cb1c:	add	r3, r3, #24
   1cb20:	ldrd	r2, [r3]
   1cb24:	add	r1, sp, #4928	; 0x1340
   1cb28:	add	r1, r1, #32
   1cb2c:	ldrd	r4, [r1]
   1cb30:	eor	r2, r2, r4
   1cb34:	eor	r3, r3, r5
   1cb38:	lsr	r1, sl, #7
   1cb3c:	orr	r1, r1, fp, lsl #25
   1cb40:	str	r1, [sp, #792]	; 0x318
   1cb44:	lsr	r1, fp, #7
   1cb48:	str	r1, [sp, #796]	; 0x31c
   1cb4c:	add	r1, sp, #792	; 0x318
   1cb50:	ldrd	r4, [r1]
   1cb54:	eor	r4, r4, r2
   1cb58:	eor	r5, r5, r3
   1cb5c:	ldrd	r0, [sp, #88]	; 0x58
   1cb60:	adds	r0, r0, r4
   1cb64:	adc	r1, r1, r5
   1cb68:	ldrd	sl, [sp, #16]
   1cb6c:	adds	sl, sl, r0
   1cb70:	adc	fp, fp, r1
   1cb74:	mov	r2, sl
   1cb78:	mov	r3, fp
   1cb7c:	ldrd	r4, [sp, #72]	; 0x48
   1cb80:	lsr	r1, r4, #19
   1cb84:	orr	r1, r1, r5, lsl #13
   1cb88:	add	r0, sp, #4928	; 0x1340
   1cb8c:	add	r0, r0, #40	; 0x28
   1cb90:	str	r1, [r0]
   1cb94:	lsr	r1, r5, #19
   1cb98:	orr	r1, r1, r4, lsl #13
   1cb9c:	add	r0, sp, #4928	; 0x1340
   1cba0:	add	r0, r0, #44	; 0x2c
   1cba4:	str	r1, [r0]
   1cba8:	lsl	r1, r5, #3
   1cbac:	orr	r1, r1, r4, lsr #29
   1cbb0:	add	r0, sp, #4928	; 0x1340
   1cbb4:	add	r0, r0, #52	; 0x34
   1cbb8:	str	r1, [r0]
   1cbbc:	lsl	r1, r4, #3
   1cbc0:	orr	r1, r1, r5, lsr #29
   1cbc4:	add	r0, sp, #4928	; 0x1340
   1cbc8:	add	r0, r0, #48	; 0x30
   1cbcc:	str	r1, [r0]
   1cbd0:	add	r1, sp, #4928	; 0x1340
   1cbd4:	add	r1, r1, #40	; 0x28
   1cbd8:	ldrd	sl, [r1]
   1cbdc:	ldrd	r0, [r0]
   1cbe0:	eor	sl, sl, r0
   1cbe4:	eor	fp, fp, r1
   1cbe8:	mov	r1, fp
   1cbec:	lsr	ip, r4, #6
   1cbf0:	orr	ip, ip, r5, lsl #26
   1cbf4:	str	ip, [sp, #800]	; 0x320
   1cbf8:	lsr	ip, r5, #6
   1cbfc:	str	ip, [sp, #804]	; 0x324
   1cc00:	add	ip, sp, #800	; 0x320
   1cc04:	ldrd	r4, [ip]
   1cc08:	eor	r4, r4, sl
   1cc0c:	eor	r5, r5, r1
   1cc10:	adds	r4, r2, r4
   1cc14:	adc	r5, r3, r5
   1cc18:	mov	sl, r4
   1cc1c:	mov	fp, r5
   1cc20:	ldrd	r4, [sp, #40]	; 0x28
   1cc24:	ldrd	r2, [sp, #64]	; 0x40
   1cc28:	eor	r2, r2, r4
   1cc2c:	eor	r3, r3, r5
   1cc30:	mov	r0, r2
   1cc34:	mov	r1, r3
   1cc38:	ldrd	r2, [sp, #48]	; 0x30
   1cc3c:	b	1cc50 <dcngettext@plt+0xbc60>
   1cc40:	strbgt	r5, [r9, #2659]	; 0xa63
   1cc44:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1cc48:	movt	r8, #6859	; 0x1acb
   1cc4c:	vfnmami.f32	s21, s16, s20
   1cc50:	and	r2, r2, r0
   1cc54:	and	r3, r3, r1
   1cc58:	mov	r0, r2
   1cc5c:	mov	r1, r3
   1cc60:	mov	r2, r4
   1cc64:	mov	r3, r5
   1cc68:	eor	r2, r2, r0
   1cc6c:	eor	r3, r3, r1
   1cc70:	mov	r0, r2
   1cc74:	mov	r1, r3
   1cc78:	sub	r3, pc, #56	; 0x38
   1cc7c:	ldrd	r2, [r3]
   1cc80:	strd	sl, [sp, #88]	; 0x58
   1cc84:	adds	sl, sl, r2
   1cc88:	adc	fp, fp, r3
   1cc8c:	adds	r8, r8, sl
   1cc90:	adc	r9, r9, fp
   1cc94:	adds	r0, r0, r8
   1cc98:	adc	r1, r1, r9
   1cc9c:	ldrd	sl, [sp, #48]	; 0x30
   1cca0:	lsr	r3, sl, #14
   1cca4:	orr	r2, r3, fp, lsl #18
   1cca8:	add	r3, sp, #4928	; 0x1340
   1ccac:	add	r3, r3, #56	; 0x38
   1ccb0:	str	r2, [r3]
   1ccb4:	lsr	r3, fp, #14
   1ccb8:	orr	r2, r3, sl, lsl #18
   1ccbc:	add	r3, sp, #4928	; 0x1340
   1ccc0:	add	r3, r3, #60	; 0x3c
   1ccc4:	str	r2, [r3]
   1ccc8:	lsr	r3, sl, #18
   1cccc:	orr	r2, r3, fp, lsl #14
   1ccd0:	add	r3, sp, #4992	; 0x1380
   1ccd4:	str	r2, [r3]
   1ccd8:	lsr	r3, fp, #18
   1ccdc:	orr	r2, r3, sl, lsl #14
   1cce0:	add	r3, sp, #4992	; 0x1380
   1cce4:	add	r3, r3, #4
   1cce8:	str	r2, [r3]
   1ccec:	add	r3, sp, #4928	; 0x1340
   1ccf0:	add	r3, r3, #56	; 0x38
   1ccf4:	ldrd	r2, [r3]
   1ccf8:	add	ip, sp, #4992	; 0x1380
   1ccfc:	ldrd	r8, [ip]
   1cd00:	eor	r2, r2, r8
   1cd04:	eor	r3, r3, r9
   1cd08:	lsl	ip, fp, #23
   1cd0c:	mov	r8, sl
   1cd10:	mov	r9, fp
   1cd14:	orr	ip, ip, sl, lsr #9
   1cd18:	add	sl, sp, #4992	; 0x1380
   1cd1c:	add	sl, sl, #12
   1cd20:	str	ip, [sl]
   1cd24:	lsl	ip, r8, #23
   1cd28:	orr	ip, ip, r9, lsr #9
   1cd2c:	add	r8, sp, #4992	; 0x1380
   1cd30:	add	r8, r8, #8
   1cd34:	str	ip, [r8]
   1cd38:	ldrd	r8, [r8]
   1cd3c:	eor	r8, r8, r2
   1cd40:	eor	r9, r9, r3
   1cd44:	adds	r8, r0, r8
   1cd48:	adc	r9, r1, r9
   1cd4c:	mov	r2, r8
   1cd50:	mov	r3, r9
   1cd54:	ldrd	r8, [sp]
   1cd58:	strd	r2, [sp]
   1cd5c:	adds	r8, r8, r2
   1cd60:	adc	r9, r9, r3
   1cd64:	ldrd	sl, [sp, #56]	; 0x38
   1cd68:	lsr	r3, sl, #28
   1cd6c:	orr	r1, r3, fp, lsl #4
   1cd70:	add	r3, sp, #4992	; 0x1380
   1cd74:	add	r3, r3, #16
   1cd78:	str	r1, [r3]
   1cd7c:	lsr	r3, fp, #28
   1cd80:	orr	r1, r3, sl, lsl #4
   1cd84:	add	r3, sp, #4992	; 0x1380
   1cd88:	add	r3, r3, #20
   1cd8c:	str	r1, [r3]
   1cd90:	lsl	r3, fp, #30
   1cd94:	orr	r1, r3, sl, lsr #2
   1cd98:	add	r3, sp, #4992	; 0x1380
   1cd9c:	add	r3, r3, #28
   1cda0:	str	r1, [r3]
   1cda4:	lsl	r3, sl, #30
   1cda8:	orr	r1, r3, fp, lsr #2
   1cdac:	add	r3, sp, #4992	; 0x1380
   1cdb0:	add	r3, r3, #24
   1cdb4:	str	r1, [r3]
   1cdb8:	add	r3, sp, #4992	; 0x1380
   1cdbc:	add	r3, r3, #16
   1cdc0:	ldrd	r2, [r3]
   1cdc4:	add	r1, sp, #4992	; 0x1380
   1cdc8:	add	r1, r1, #24
   1cdcc:	ldrd	r0, [r1]
   1cdd0:	eor	r2, r2, r0
   1cdd4:	eor	r3, r3, r1
   1cdd8:	lsl	r1, fp, #25
   1cddc:	orr	r1, r1, sl, lsr #7
   1cde0:	add	r0, sp, #4992	; 0x1380
   1cde4:	add	r0, r0, #36	; 0x24
   1cde8:	str	r1, [r0]
   1cdec:	lsl	r1, sl, #25
   1cdf0:	orr	r1, r1, fp, lsr #7
   1cdf4:	add	r0, sp, #4992	; 0x1380
   1cdf8:	add	r0, r0, #32
   1cdfc:	str	r1, [r0]
   1ce00:	ldrd	r0, [r0]
   1ce04:	eor	r0, r0, r2
   1ce08:	eor	r1, r1, r3
   1ce0c:	mov	r2, r0
   1ce10:	mov	r3, r1
   1ce14:	orr	r0, sl, r6
   1ce18:	orr	r1, fp, r7
   1ce1c:	ldrd	sl, [sp, #176]	; 0xb0
   1ce20:	and	sl, sl, r0
   1ce24:	and	fp, fp, r1
   1ce28:	mov	r0, sl
   1ce2c:	mov	r1, fp
   1ce30:	ldrd	r6, [sp, #168]	; 0xa8
   1ce34:	ldrd	sl, [sp, #56]	; 0x38
   1ce38:	and	sl, sl, r6
   1ce3c:	and	fp, fp, r7
   1ce40:	orr	r6, sl, r0
   1ce44:	orr	r7, fp, r1
   1ce48:	adds	r0, r6, r2
   1ce4c:	adc	r1, r7, r3
   1ce50:	ldrd	r2, [sp]
   1ce54:	adds	r2, r2, r0
   1ce58:	adc	r3, r3, r1
   1ce5c:	strd	r2, [sp, #40]	; 0x28
   1ce60:	ldrd	r0, [sp, #96]	; 0x60
   1ce64:	lsr	r3, r0, #1
   1ce68:	orr	ip, r3, r1, lsl #31
   1ce6c:	add	r3, sp, #4992	; 0x1380
   1ce70:	add	r3, r3, #40	; 0x28
   1ce74:	str	ip, [r3]
   1ce78:	lsr	r3, r1, #1
   1ce7c:	orr	ip, r3, r0, lsl #31
   1ce80:	add	r3, sp, #4992	; 0x1380
   1ce84:	add	r3, r3, #44	; 0x2c
   1ce88:	str	ip, [r3]
   1ce8c:	lsr	r3, r0, #8
   1ce90:	orr	ip, r3, r1, lsl #24
   1ce94:	add	r3, sp, #4992	; 0x1380
   1ce98:	add	r3, r3, #48	; 0x30
   1ce9c:	str	ip, [r3]
   1cea0:	lsr	r3, r1, #8
   1cea4:	orr	ip, r3, r0, lsl #24
   1cea8:	add	r3, sp, #4992	; 0x1380
   1ceac:	add	r3, r3, #52	; 0x34
   1ceb0:	str	ip, [r3]
   1ceb4:	add	r3, sp, #4992	; 0x1380
   1ceb8:	add	r3, r3, #40	; 0x28
   1cebc:	ldrd	r2, [r3]
   1cec0:	add	ip, sp, #4992	; 0x1380
   1cec4:	add	ip, ip, #48	; 0x30
   1cec8:	ldrd	r6, [ip]
   1cecc:	eor	r2, r2, r6
   1ced0:	eor	r3, r3, r7
   1ced4:	lsr	ip, r0, #7
   1ced8:	orr	ip, ip, r1, lsl #25
   1cedc:	str	ip, [sp, #808]	; 0x328
   1cee0:	lsr	r1, r1, #7
   1cee4:	str	r1, [sp, #812]	; 0x32c
   1cee8:	add	r1, sp, #808	; 0x328
   1ceec:	ldrd	r6, [r1]
   1cef0:	eor	r6, r6, r2
   1cef4:	eor	r7, r7, r3
   1cef8:	ldrd	r0, [sp, #32]
   1cefc:	adds	r0, r0, r6
   1cf00:	adc	r1, r1, r7
   1cf04:	ldrd	sl, [sp, #144]	; 0x90
   1cf08:	adds	sl, sl, r0
   1cf0c:	adc	fp, fp, r1
   1cf10:	mov	r2, sl
   1cf14:	mov	r3, fp
   1cf18:	ldrd	sl, [sp, #80]	; 0x50
   1cf1c:	lsr	r1, sl, #19
   1cf20:	orr	r1, r1, fp, lsl #13
   1cf24:	add	r0, sp, #4992	; 0x1380
   1cf28:	add	r0, r0, #56	; 0x38
   1cf2c:	str	r1, [r0]
   1cf30:	lsr	r1, fp, #19
   1cf34:	orr	r1, r1, sl, lsl #13
   1cf38:	add	r0, sp, #4992	; 0x1380
   1cf3c:	add	r0, r0, #60	; 0x3c
   1cf40:	str	r1, [r0]
   1cf44:	lsl	r1, fp, #3
   1cf48:	orr	r1, r1, sl, lsr #29
   1cf4c:	add	r0, sp, #5056	; 0x13c0
   1cf50:	add	r0, r0, #4
   1cf54:	str	r1, [r0]
   1cf58:	lsl	r1, sl, #3
   1cf5c:	orr	r1, r1, fp, lsr #29
   1cf60:	add	r0, sp, #5056	; 0x13c0
   1cf64:	str	r1, [r0]
   1cf68:	add	r1, sp, #4992	; 0x1380
   1cf6c:	add	r1, r1, #56	; 0x38
   1cf70:	ldrd	r6, [r1]
   1cf74:	ldrd	r0, [r0]
   1cf78:	eor	r6, r6, r0
   1cf7c:	eor	r7, r7, r1
   1cf80:	mov	r0, r6
   1cf84:	mov	r1, r7
   1cf88:	lsr	ip, sl, #6
   1cf8c:	orr	ip, ip, fp, lsl #26
   1cf90:	str	ip, [sp, #816]	; 0x330
   1cf94:	lsr	ip, fp, #6
   1cf98:	str	ip, [sp, #820]	; 0x334
   1cf9c:	add	ip, sp, #816	; 0x330
   1cfa0:	ldrd	r6, [ip]
   1cfa4:	eor	r6, r6, r0
   1cfa8:	eor	r7, r7, r1
   1cfac:	adds	sl, r2, r6
   1cfb0:	adc	fp, r3, r7
   1cfb4:	ldrd	r2, [sp, #64]	; 0x40
   1cfb8:	mov	r0, r2
   1cfbc:	mov	r1, r3
   1cfc0:	ldrd	r6, [sp, #48]	; 0x30
   1cfc4:	eor	r0, r0, r6
   1cfc8:	eor	r1, r1, r7
   1cfcc:	and	r0, r0, r8
   1cfd0:	and	r1, r1, r9
   1cfd4:	eor	r2, r2, r0
   1cfd8:	eor	r3, r3, r1
   1cfdc:	mov	r0, r2
   1cfe0:	mov	r1, r3
   1cfe4:	add	r3, pc, #892	; 0x37c
   1cfe8:	ldrd	r2, [r3]
   1cfec:	strd	sl, [sp, #32]
   1cff0:	adds	sl, sl, r2
   1cff4:	adc	fp, fp, r3
   1cff8:	adds	r4, r4, sl
   1cffc:	adc	r5, r5, fp
   1d000:	adds	r0, r0, r4
   1d004:	adc	r1, r1, r5
   1d008:	lsr	r3, r8, #14
   1d00c:	orr	ip, r3, r9, lsl #18
   1d010:	add	r3, sp, #5056	; 0x13c0
   1d014:	add	r3, r3, #8
   1d018:	str	ip, [r3]
   1d01c:	lsr	r3, r9, #14
   1d020:	orr	ip, r3, r8, lsl #18
   1d024:	add	r3, sp, #5056	; 0x13c0
   1d028:	add	r3, r3, #12
   1d02c:	str	ip, [r3]
   1d030:	lsr	r3, r8, #18
   1d034:	orr	ip, r3, r9, lsl #14
   1d038:	add	r3, sp, #5056	; 0x13c0
   1d03c:	add	r3, r3, #16
   1d040:	str	ip, [r3]
   1d044:	lsr	r3, r9, #18
   1d048:	orr	ip, r3, r8, lsl #14
   1d04c:	add	r3, sp, #5056	; 0x13c0
   1d050:	add	r3, r3, #20
   1d054:	str	ip, [r3]
   1d058:	add	r3, sp, #5056	; 0x13c0
   1d05c:	add	r3, r3, #8
   1d060:	ldrd	r2, [r3]
   1d064:	add	ip, sp, #5056	; 0x13c0
   1d068:	add	ip, ip, #16
   1d06c:	ldrd	r6, [ip]
   1d070:	eor	r2, r2, r6
   1d074:	eor	r3, r3, r7
   1d078:	lsl	ip, r9, #23
   1d07c:	orr	ip, ip, r8, lsr #9
   1d080:	add	r4, sp, #5056	; 0x13c0
   1d084:	add	r4, r4, #28
   1d088:	str	ip, [r4]
   1d08c:	lsl	ip, r8, #23
   1d090:	orr	ip, ip, r9, lsr #9
   1d094:	add	r4, sp, #5056	; 0x13c0
   1d098:	add	r4, r4, #24
   1d09c:	str	ip, [r4]
   1d0a0:	ldrd	r6, [r4]
   1d0a4:	eor	r6, r6, r2
   1d0a8:	eor	r7, r7, r3
   1d0ac:	adds	r4, r0, r6
   1d0b0:	adc	r5, r1, r7
   1d0b4:	ldrd	sl, [sp, #176]	; 0xb0
   1d0b8:	adds	sl, sl, r4
   1d0bc:	adc	fp, fp, r5
   1d0c0:	ldrd	r0, [sp, #40]	; 0x28
   1d0c4:	lsr	r3, r0, #28
   1d0c8:	orr	r2, r3, r1, lsl #4
   1d0cc:	add	r3, sp, #5056	; 0x13c0
   1d0d0:	add	r3, r3, #32
   1d0d4:	str	r2, [r3]
   1d0d8:	lsr	r3, r1, #28
   1d0dc:	orr	r2, r3, r0, lsl #4
   1d0e0:	add	r3, sp, #5056	; 0x13c0
   1d0e4:	add	r3, r3, #36	; 0x24
   1d0e8:	str	r2, [r3]
   1d0ec:	lsl	r3, r1, #30
   1d0f0:	orr	r2, r3, r0, lsr #2
   1d0f4:	add	r3, sp, #5056	; 0x13c0
   1d0f8:	add	r3, r3, #44	; 0x2c
   1d0fc:	str	r2, [r3]
   1d100:	lsl	r3, r0, #30
   1d104:	orr	r2, r3, r1, lsr #2
   1d108:	add	r3, sp, #5056	; 0x13c0
   1d10c:	add	r3, r3, #40	; 0x28
   1d110:	str	r2, [r3]
   1d114:	add	r3, sp, #5056	; 0x13c0
   1d118:	add	r3, r3, #32
   1d11c:	ldrd	r2, [r3]
   1d120:	add	ip, sp, #5056	; 0x13c0
   1d124:	add	ip, ip, #40	; 0x28
   1d128:	ldrd	r6, [ip]
   1d12c:	eor	r2, r2, r6
   1d130:	eor	r3, r3, r7
   1d134:	mov	r6, r0
   1d138:	mov	r7, r1
   1d13c:	lsl	r1, r1, #25
   1d140:	orr	r1, r1, r6, lsr #7
   1d144:	add	r0, sp, #5056	; 0x13c0
   1d148:	add	r0, r0, #52	; 0x34
   1d14c:	str	r1, [r0]
   1d150:	lsl	r1, r6, #25
   1d154:	orr	r1, r1, r7, lsr #7
   1d158:	add	r0, sp, #5056	; 0x13c0
   1d15c:	add	r0, r0, #48	; 0x30
   1d160:	str	r1, [r0]
   1d164:	ldrd	r6, [r0]
   1d168:	eor	r6, r6, r2
   1d16c:	eor	r7, r7, r3
   1d170:	strd	r6, [sp]
   1d174:	ldrd	r2, [sp, #40]	; 0x28
   1d178:	ldrd	r6, [sp, #56]	; 0x38
   1d17c:	orr	r6, r6, r2
   1d180:	orr	r7, r7, r3
   1d184:	mov	r0, r6
   1d188:	mov	r1, r7
   1d18c:	ldrd	r6, [sp, #168]	; 0xa8
   1d190:	and	r6, r6, r0
   1d194:	and	r7, r7, r1
   1d198:	mov	r0, r6
   1d19c:	mov	r1, r7
   1d1a0:	ldrd	r6, [sp, #56]	; 0x38
   1d1a4:	and	r6, r6, r2
   1d1a8:	and	r7, r7, r3
   1d1ac:	orr	r2, r6, r0
   1d1b0:	orr	r3, r7, r1
   1d1b4:	mov	r0, r2
   1d1b8:	mov	r1, r3
   1d1bc:	ldrd	r2, [sp]
   1d1c0:	adds	r2, r2, r0
   1d1c4:	adc	r3, r3, r1
   1d1c8:	adds	r4, r4, r2
   1d1cc:	adc	r5, r5, r3
   1d1d0:	strd	r4, [sp, #176]	; 0xb0
   1d1d4:	ldrd	r4, [sp, #112]	; 0x70
   1d1d8:	lsr	r3, r4, #1
   1d1dc:	orr	r1, r3, r5, lsl #31
   1d1e0:	add	r3, sp, #5056	; 0x13c0
   1d1e4:	add	r3, r3, #56	; 0x38
   1d1e8:	str	r1, [r3]
   1d1ec:	lsr	r3, r5, #1
   1d1f0:	orr	r1, r3, r4, lsl #31
   1d1f4:	add	r3, sp, #5056	; 0x13c0
   1d1f8:	add	r3, r3, #60	; 0x3c
   1d1fc:	str	r1, [r3]
   1d200:	lsr	r3, r4, #8
   1d204:	orr	r1, r3, r5, lsl #24
   1d208:	add	r3, sp, #5120	; 0x1400
   1d20c:	str	r1, [r3]
   1d210:	lsr	r3, r5, #8
   1d214:	orr	r1, r3, r4, lsl #24
   1d218:	add	r3, sp, #5120	; 0x1400
   1d21c:	add	r3, r3, #4
   1d220:	str	r1, [r3]
   1d224:	add	r3, sp, #5056	; 0x13c0
   1d228:	add	r3, r3, #56	; 0x38
   1d22c:	ldrd	r2, [r3]
   1d230:	add	r1, sp, #5120	; 0x1400
   1d234:	ldrd	r6, [r1]
   1d238:	eor	r2, r2, r6
   1d23c:	eor	r3, r3, r7
   1d240:	lsr	r1, r4, #7
   1d244:	orr	r1, r1, r5, lsl #25
   1d248:	str	r1, [sp, #824]	; 0x338
   1d24c:	lsr	r1, r5, #7
   1d250:	str	r1, [sp, #828]	; 0x33c
   1d254:	add	r1, sp, #824	; 0x338
   1d258:	ldrd	r6, [r1]
   1d25c:	eor	r6, r6, r2
   1d260:	eor	r7, r7, r3
   1d264:	ldrd	r0, [sp, #96]	; 0x60
   1d268:	adds	r0, r0, r6
   1d26c:	adc	r1, r1, r7
   1d270:	ldrd	r4, [sp, #152]	; 0x98
   1d274:	adds	r4, r4, r0
   1d278:	adc	r5, r5, r1
   1d27c:	mov	r2, r4
   1d280:	mov	r3, r5
   1d284:	ldrd	r4, [sp, #88]	; 0x58
   1d288:	lsr	r1, r4, #19
   1d28c:	orr	r1, r1, r5, lsl #13
   1d290:	add	r0, sp, #5120	; 0x1400
   1d294:	add	r0, r0, #8
   1d298:	str	r1, [r0]
   1d29c:	lsr	r1, r5, #19
   1d2a0:	orr	r1, r1, r4, lsl #13
   1d2a4:	add	r0, sp, #5120	; 0x1400
   1d2a8:	add	r0, r0, #12
   1d2ac:	str	r1, [r0]
   1d2b0:	lsl	r1, r5, #3
   1d2b4:	orr	r1, r1, r4, lsr #29
   1d2b8:	add	r0, sp, #5120	; 0x1400
   1d2bc:	add	r0, r0, #20
   1d2c0:	str	r1, [r0]
   1d2c4:	lsl	r1, r4, #3
   1d2c8:	orr	r1, r1, r5, lsr #29
   1d2cc:	add	r0, sp, #5120	; 0x1400
   1d2d0:	add	r0, r0, #16
   1d2d4:	str	r1, [r0]
   1d2d8:	add	r1, sp, #5120	; 0x1400
   1d2dc:	add	r1, r1, #8
   1d2e0:	ldrd	r6, [r1]
   1d2e4:	ldrd	r0, [r0]
   1d2e8:	eor	r6, r6, r0
   1d2ec:	eor	r7, r7, r1
   1d2f0:	mov	r0, r6
   1d2f4:	mov	r1, r7
   1d2f8:	lsr	ip, r4, #6
   1d2fc:	orr	ip, ip, r5, lsl #26
   1d300:	str	ip, [sp, #832]	; 0x340
   1d304:	lsr	ip, r5, #6
   1d308:	str	ip, [sp, #836]	; 0x344
   1d30c:	add	ip, sp, #832	; 0x340
   1d310:	ldrd	r6, [ip]
   1d314:	eor	r6, r6, r0
   1d318:	eor	r7, r7, r1
   1d31c:	adds	r4, r2, r6
   1d320:	adc	r5, r3, r7
   1d324:	mov	r6, r4
   1d328:	mov	r7, r5
   1d32c:	ldrd	r0, [sp, #48]	; 0x30
   1d330:	eor	r0, r0, r8
   1d334:	eor	r1, r1, r9
   1d338:	mov	r4, sl
   1d33c:	mov	r5, fp
   1d340:	mov	r2, sl
   1d344:	mov	r3, fp
   1d348:	and	r2, r2, r0
   1d34c:	and	r3, r3, r1
   1d350:	ldrd	sl, [sp, #48]	; 0x30
   1d354:	eor	sl, sl, r2
   1d358:	eor	fp, fp, r3
   1d35c:	mov	r0, sl
   1d360:	mov	r1, fp
   1d364:	b	1d378 <dcngettext@plt+0xc388>
   1d368:			; <UNDEFINED> instruction: 0x7763e373
   1d36c:	blpl	fe74fcb0 <stdout@@GLIBC_2.4+0xfe717b44>
   1d370:	ldrtle	fp, [r2], r3, lsr #17
   1d374:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1d378:	sub	r3, pc, #16
   1d37c:	ldrd	r2, [r3]
   1d380:	strd	r6, [sp, #96]	; 0x60
   1d384:	adds	sl, r6, r2
   1d388:	adc	fp, r7, r3
   1d38c:	mov	r2, sl
   1d390:	mov	r3, fp
   1d394:	ldrd	sl, [sp, #64]	; 0x40
   1d398:	adds	sl, sl, r2
   1d39c:	adc	fp, fp, r3
   1d3a0:	adds	r0, r0, sl
   1d3a4:	adc	r1, r1, fp
   1d3a8:	lsr	r3, r4, #14
   1d3ac:	orr	ip, r3, r5, lsl #18
   1d3b0:	add	r3, sp, #5120	; 0x1400
   1d3b4:	add	r3, r3, #24
   1d3b8:	str	ip, [r3]
   1d3bc:	lsr	r3, r5, #14
   1d3c0:	orr	ip, r3, r4, lsl #18
   1d3c4:	add	r3, sp, #5120	; 0x1400
   1d3c8:	add	r3, r3, #28
   1d3cc:	str	ip, [r3]
   1d3d0:	lsr	r3, r4, #18
   1d3d4:	orr	ip, r3, r5, lsl #14
   1d3d8:	add	r3, sp, #5120	; 0x1400
   1d3dc:	add	r3, r3, #32
   1d3e0:	str	ip, [r3]
   1d3e4:	lsr	r3, r5, #18
   1d3e8:	orr	ip, r3, r4, lsl #14
   1d3ec:	add	r3, sp, #5120	; 0x1400
   1d3f0:	add	r3, r3, #36	; 0x24
   1d3f4:	str	ip, [r3]
   1d3f8:	add	r3, sp, #5120	; 0x1400
   1d3fc:	add	r3, r3, #24
   1d400:	ldrd	r2, [r3]
   1d404:	add	ip, sp, #5120	; 0x1400
   1d408:	add	ip, ip, #32
   1d40c:	ldrd	r6, [ip]
   1d410:	eor	r2, r2, r6
   1d414:	eor	r3, r3, r7
   1d418:	lsl	ip, r5, #23
   1d41c:	orr	ip, ip, r4, lsr #9
   1d420:	add	r6, sp, #5120	; 0x1400
   1d424:	add	r6, r6, #44	; 0x2c
   1d428:	str	ip, [r6]
   1d42c:	lsl	ip, r4, #23
   1d430:	orr	ip, ip, r5, lsr #9
   1d434:	add	r6, sp, #5120	; 0x1400
   1d438:	add	r6, r6, #40	; 0x28
   1d43c:	str	ip, [r6]
   1d440:	ldrd	r6, [r6]
   1d444:	eor	r6, r6, r2
   1d448:	eor	r7, r7, r3
   1d44c:	adds	r6, r0, r6
   1d450:	adc	r7, r1, r7
   1d454:	mov	r2, r6
   1d458:	mov	r3, r7
   1d45c:	ldrd	r6, [sp, #168]	; 0xa8
   1d460:	strd	r2, [sp]
   1d464:	adds	r6, r6, r2
   1d468:	adc	r7, r7, r3
   1d46c:	strd	r6, [sp, #64]	; 0x40
   1d470:	ldrd	sl, [sp, #176]	; 0xb0
   1d474:	lsr	r3, sl, #28
   1d478:	orr	r1, r3, fp, lsl #4
   1d47c:	add	r3, sp, #5120	; 0x1400
   1d480:	add	r3, r3, #48	; 0x30
   1d484:	str	r1, [r3]
   1d488:	lsr	r3, fp, #28
   1d48c:	orr	r1, r3, sl, lsl #4
   1d490:	add	r3, sp, #5120	; 0x1400
   1d494:	add	r3, r3, #52	; 0x34
   1d498:	str	r1, [r3]
   1d49c:	lsl	r3, fp, #30
   1d4a0:	orr	r1, r3, sl, lsr #2
   1d4a4:	add	r3, sp, #5120	; 0x1400
   1d4a8:	add	r3, r3, #60	; 0x3c
   1d4ac:	str	r1, [r3]
   1d4b0:	lsl	r3, sl, #30
   1d4b4:	orr	r1, r3, fp, lsr #2
   1d4b8:	add	r3, sp, #5120	; 0x1400
   1d4bc:	add	r3, r3, #56	; 0x38
   1d4c0:	str	r1, [r3]
   1d4c4:	add	r3, sp, #5120	; 0x1400
   1d4c8:	add	r3, r3, #48	; 0x30
   1d4cc:	ldrd	r6, [r3]
   1d4d0:	add	r3, sp, #5120	; 0x1400
   1d4d4:	add	r3, r3, #56	; 0x38
   1d4d8:	ldrd	r2, [r3]
   1d4dc:	eor	r6, r6, r2
   1d4e0:	eor	r7, r7, r3
   1d4e4:	mov	r2, r6
   1d4e8:	mov	r3, r7
   1d4ec:	lsl	r1, fp, #25
   1d4f0:	orr	r1, r1, sl, lsr #7
   1d4f4:	add	r0, sp, #5184	; 0x1440
   1d4f8:	add	r0, r0, #4
   1d4fc:	str	r1, [r0]
   1d500:	lsl	r1, sl, #25
   1d504:	orr	r1, r1, fp, lsr #7
   1d508:	add	r0, sp, #5184	; 0x1440
   1d50c:	str	r1, [r0]
   1d510:	ldrd	r6, [r0]
   1d514:	eor	r6, r6, r2
   1d518:	eor	r7, r7, r3
   1d51c:	strd	r6, [sp, #168]	; 0xa8
   1d520:	ldrd	r6, [sp, #40]	; 0x28
   1d524:	orr	r2, r6, sl
   1d528:	orr	r3, r7, fp
   1d52c:	mov	r0, r2
   1d530:	mov	r1, r3
   1d534:	ldrd	r2, [sp, #56]	; 0x38
   1d538:	and	r2, r2, r0
   1d53c:	and	r3, r3, r1
   1d540:	mov	r0, r2
   1d544:	mov	r1, r3
   1d548:	mov	r2, r6
   1d54c:	mov	r3, r7
   1d550:	and	r2, r2, sl
   1d554:	and	r3, r3, fp
   1d558:	orr	r2, r2, r0
   1d55c:	orr	r3, r3, r1
   1d560:	mov	r0, r2
   1d564:	mov	r1, r3
   1d568:	ldrd	r2, [sp, #168]	; 0xa8
   1d56c:	adds	r2, r2, r0
   1d570:	adc	r3, r3, r1
   1d574:	ldrd	r6, [sp]
   1d578:	adds	r6, r6, r2
   1d57c:	adc	r7, r7, r3
   1d580:	strd	r6, [sp, #168]	; 0xa8
   1d584:	ldrd	r0, [sp, #120]	; 0x78
   1d588:	lsr	r3, r0, #1
   1d58c:	orr	ip, r3, r1, lsl #31
   1d590:	add	r3, sp, #5184	; 0x1440
   1d594:	add	r3, r3, #8
   1d598:	str	ip, [r3]
   1d59c:	lsr	r3, r1, #1
   1d5a0:	orr	ip, r3, r0, lsl #31
   1d5a4:	add	r3, sp, #5184	; 0x1440
   1d5a8:	add	r3, r3, #12
   1d5ac:	str	ip, [r3]
   1d5b0:	lsr	r3, r0, #8
   1d5b4:	orr	ip, r3, r1, lsl #24
   1d5b8:	add	r3, sp, #5184	; 0x1440
   1d5bc:	add	r3, r3, #16
   1d5c0:	str	ip, [r3]
   1d5c4:	lsr	r3, r1, #8
   1d5c8:	orr	ip, r3, r0, lsl #24
   1d5cc:	add	r3, sp, #5184	; 0x1440
   1d5d0:	add	r3, r3, #20
   1d5d4:	str	ip, [r3]
   1d5d8:	add	r3, sp, #5184	; 0x1440
   1d5dc:	add	r3, r3, #8
   1d5e0:	ldrd	r2, [r3]
   1d5e4:	add	ip, sp, #5184	; 0x1440
   1d5e8:	add	ip, ip, #16
   1d5ec:	ldrd	r6, [ip]
   1d5f0:	eor	r2, r2, r6
   1d5f4:	eor	r3, r3, r7
   1d5f8:	lsr	ip, r0, #7
   1d5fc:	orr	ip, ip, r1, lsl #25
   1d600:	str	ip, [sp, #840]	; 0x348
   1d604:	lsr	r1, r1, #7
   1d608:	str	r1, [sp, #844]	; 0x34c
   1d60c:	add	r1, sp, #840	; 0x348
   1d610:	ldrd	r6, [r1]
   1d614:	eor	r6, r6, r2
   1d618:	eor	r7, r7, r3
   1d61c:	ldrd	r0, [sp, #112]	; 0x70
   1d620:	adds	r0, r0, r6
   1d624:	adc	r1, r1, r7
   1d628:	mov	r2, r0
   1d62c:	mov	r3, r1
   1d630:	ldrd	r0, [sp, #160]	; 0xa0
   1d634:	adds	r0, r0, r2
   1d638:	adc	r1, r1, r3
   1d63c:	mov	r2, r0
   1d640:	mov	r3, r1
   1d644:	ldrd	r6, [sp, #32]
   1d648:	lsr	r1, r6, #19
   1d64c:	orr	r1, r1, r7, lsl #13
   1d650:	add	r0, sp, #5184	; 0x1440
   1d654:	add	r0, r0, #24
   1d658:	str	r1, [r0]
   1d65c:	lsr	r1, r7, #19
   1d660:	orr	r1, r1, r6, lsl #13
   1d664:	add	r0, sp, #5184	; 0x1440
   1d668:	add	r0, r0, #28
   1d66c:	str	r1, [r0]
   1d670:	lsl	r1, r7, #3
   1d674:	orr	r1, r1, r6, lsr #29
   1d678:	add	r0, sp, #5184	; 0x1440
   1d67c:	add	r0, r0, #36	; 0x24
   1d680:	str	r1, [r0]
   1d684:	lsl	r1, r6, #3
   1d688:	orr	r1, r1, r7, lsr #29
   1d68c:	add	r0, sp, #5184	; 0x1440
   1d690:	add	r0, r0, #32
   1d694:	str	r1, [r0]
   1d698:	add	r1, sp, #5184	; 0x1440
   1d69c:	add	r1, r1, #24
   1d6a0:	ldrd	r6, [r1]
   1d6a4:	ldrd	r0, [r0]
   1d6a8:	eor	r6, r6, r0
   1d6ac:	eor	r7, r7, r1
   1d6b0:	mov	r0, r6
   1d6b4:	mov	r1, r7
   1d6b8:	ldrd	r6, [sp, #32]
   1d6bc:	lsr	ip, r6, #6
   1d6c0:	orr	ip, ip, r7, lsl #26
   1d6c4:	str	ip, [sp, #848]	; 0x350
   1d6c8:	ldr	ip, [sp, #36]	; 0x24
   1d6cc:	lsr	ip, ip, #6
   1d6d0:	str	ip, [sp, #852]	; 0x354
   1d6d4:	add	ip, sp, #848	; 0x350
   1d6d8:	ldrd	r6, [ip]
   1d6dc:	eor	r6, r6, r0
   1d6e0:	eor	r7, r7, r1
   1d6e4:	adds	r6, r2, r6
   1d6e8:	adc	r7, r3, r7
   1d6ec:	strd	r4, [sp, #184]	; 0xb8
   1d6f0:	mov	r0, r4
   1d6f4:	mov	r1, r5
   1d6f8:	eor	r0, r0, r8
   1d6fc:	eor	r1, r1, r9
   1d700:	ldrd	r4, [sp, #64]	; 0x40
   1d704:	and	r4, r4, r0
   1d708:	and	r5, r5, r1
   1d70c:	mov	r0, r4
   1d710:	mov	r1, r5
   1d714:	eor	r0, r0, r8
   1d718:	eor	r1, r1, r9
   1d71c:	add	r3, pc, #892	; 0x37c
   1d720:	ldrd	r2, [r3]
   1d724:	strd	r6, [sp, #112]	; 0x70
   1d728:	adds	r6, r6, r2
   1d72c:	adc	r7, r7, r3
   1d730:	mov	r2, r6
   1d734:	mov	r3, r7
   1d738:	ldrd	r6, [sp, #48]	; 0x30
   1d73c:	adds	r6, r6, r2
   1d740:	adc	r7, r7, r3
   1d744:	adds	r0, r0, r6
   1d748:	adc	r1, r1, r7
   1d74c:	ldrd	r4, [sp, #64]	; 0x40
   1d750:	lsr	r3, r4, #14
   1d754:	orr	ip, r3, r5, lsl #18
   1d758:	add	r3, sp, #5184	; 0x1440
   1d75c:	add	r3, r3, #40	; 0x28
   1d760:	str	ip, [r3]
   1d764:	lsr	r3, r5, #14
   1d768:	orr	ip, r3, r4, lsl #18
   1d76c:	add	r3, sp, #5184	; 0x1440
   1d770:	add	r3, r3, #44	; 0x2c
   1d774:	str	ip, [r3]
   1d778:	lsr	r3, r4, #18
   1d77c:	orr	ip, r3, r5, lsl #14
   1d780:	add	r3, sp, #5184	; 0x1440
   1d784:	add	r3, r3, #48	; 0x30
   1d788:	str	ip, [r3]
   1d78c:	lsr	r3, r5, #18
   1d790:	orr	ip, r3, r4, lsl #14
   1d794:	add	r3, sp, #5184	; 0x1440
   1d798:	add	r3, r3, #52	; 0x34
   1d79c:	str	ip, [r3]
   1d7a0:	add	r3, sp, #5184	; 0x1440
   1d7a4:	add	r3, r3, #40	; 0x28
   1d7a8:	ldrd	r2, [r3]
   1d7ac:	add	ip, sp, #5184	; 0x1440
   1d7b0:	add	ip, ip, #48	; 0x30
   1d7b4:	ldrd	r6, [ip]
   1d7b8:	eor	r2, r2, r6
   1d7bc:	eor	r3, r3, r7
   1d7c0:	lsl	ip, r5, #23
   1d7c4:	orr	ip, ip, r4, lsr #9
   1d7c8:	add	r6, sp, #5184	; 0x1440
   1d7cc:	add	r6, r6, #60	; 0x3c
   1d7d0:	str	ip, [r6]
   1d7d4:	lsl	ip, r4, #23
   1d7d8:	orr	ip, ip, r5, lsr #9
   1d7dc:	add	r4, sp, #5184	; 0x1440
   1d7e0:	add	r4, r4, #56	; 0x38
   1d7e4:	str	ip, [r4]
   1d7e8:	ldrd	r6, [r4]
   1d7ec:	eor	r6, r6, r2
   1d7f0:	eor	r7, r7, r3
   1d7f4:	adds	r6, r0, r6
   1d7f8:	adc	r7, r1, r7
   1d7fc:	mov	r2, r6
   1d800:	mov	r3, r7
   1d804:	strd	r2, [sp]
   1d808:	ldrd	r0, [sp, #56]	; 0x38
   1d80c:	adds	r0, r0, r6
   1d810:	adc	r1, r1, r7
   1d814:	mov	r2, r0
   1d818:	mov	r3, r1
   1d81c:	strd	r2, [sp, #56]	; 0x38
   1d820:	ldrd	r6, [sp, #168]	; 0xa8
   1d824:	lsr	r3, r6, #28
   1d828:	orr	r1, r3, r7, lsl #4
   1d82c:	add	r3, sp, #5248	; 0x1480
   1d830:	str	r1, [r3]
   1d834:	lsr	r3, r7, #28
   1d838:	orr	r1, r3, r6, lsl #4
   1d83c:	add	r3, sp, #5248	; 0x1480
   1d840:	add	r3, r3, #4
   1d844:	str	r1, [r3]
   1d848:	lsl	r3, r7, #30
   1d84c:	orr	r1, r3, r6, lsr #2
   1d850:	add	r3, sp, #5248	; 0x1480
   1d854:	add	r3, r3, #12
   1d858:	str	r1, [r3]
   1d85c:	lsl	r3, r6, #30
   1d860:	orr	r1, r3, r7, lsr #2
   1d864:	add	r3, sp, #5248	; 0x1480
   1d868:	add	r3, r3, #8
   1d86c:	str	r1, [r3]
   1d870:	add	r3, sp, #5248	; 0x1480
   1d874:	ldrd	r2, [r3]
   1d878:	add	r1, sp, #5248	; 0x1480
   1d87c:	add	r1, r1, #8
   1d880:	ldrd	r4, [r1]
   1d884:	eor	r2, r2, r4
   1d888:	eor	r3, r3, r5
   1d88c:	lsl	r1, r7, #25
   1d890:	orr	r1, r1, r6, lsr #7
   1d894:	add	r0, sp, #5248	; 0x1480
   1d898:	add	r0, r0, #20
   1d89c:	str	r1, [r0]
   1d8a0:	lsl	r1, r6, #25
   1d8a4:	orr	r1, r1, r7, lsr #7
   1d8a8:	add	r0, sp, #5248	; 0x1480
   1d8ac:	add	r0, r0, #16
   1d8b0:	str	r1, [r0]
   1d8b4:	ldrd	r4, [r0]
   1d8b8:	eor	r4, r4, r2
   1d8bc:	eor	r5, r5, r3
   1d8c0:	mov	r2, r4
   1d8c4:	mov	r3, r5
   1d8c8:	mov	r4, sl
   1d8cc:	mov	r5, fp
   1d8d0:	orr	sl, sl, r6
   1d8d4:	orr	fp, fp, r7
   1d8d8:	mov	r0, sl
   1d8dc:	mov	r1, fp
   1d8e0:	ldrd	sl, [sp, #40]	; 0x28
   1d8e4:	and	sl, sl, r0
   1d8e8:	and	fp, fp, r1
   1d8ec:	mov	r0, sl
   1d8f0:	mov	r1, fp
   1d8f4:	mov	sl, r4
   1d8f8:	mov	fp, r5
   1d8fc:	and	sl, sl, r6
   1d900:	and	fp, fp, r7
   1d904:	orr	r0, r0, sl
   1d908:	orr	r1, r1, fp
   1d90c:	adds	r0, r0, r2
   1d910:	adc	r1, r1, r3
   1d914:	ldrd	r2, [sp]
   1d918:	adds	r2, r2, r0
   1d91c:	adc	r3, r3, r1
   1d920:	strd	r2, [sp]
   1d924:	ldrd	sl, [sp, #8]
   1d928:	lsr	r3, sl, #1
   1d92c:	orr	r2, r3, fp, lsl #31
   1d930:	add	r3, sp, #5248	; 0x1480
   1d934:	add	r3, r3, #24
   1d938:	str	r2, [r3]
   1d93c:	lsr	r3, fp, #1
   1d940:	orr	r2, r3, sl, lsl #31
   1d944:	add	r3, sp, #5248	; 0x1480
   1d948:	add	r3, r3, #28
   1d94c:	str	r2, [r3]
   1d950:	lsr	r3, sl, #8
   1d954:	orr	r2, r3, fp, lsl #24
   1d958:	add	r3, sp, #5248	; 0x1480
   1d95c:	add	r3, r3, #32
   1d960:	str	r2, [r3]
   1d964:	lsr	r3, fp, #8
   1d968:	orr	r2, r3, sl, lsl #24
   1d96c:	add	r3, sp, #5248	; 0x1480
   1d970:	add	r3, r3, #36	; 0x24
   1d974:	str	r2, [r3]
   1d978:	add	r3, sp, #5248	; 0x1480
   1d97c:	add	r3, r3, #24
   1d980:	ldrd	r2, [r3]
   1d984:	add	r1, sp, #5248	; 0x1480
   1d988:	add	r1, r1, #32
   1d98c:	ldrd	r4, [r1]
   1d990:	eor	r2, r2, r4
   1d994:	eor	r3, r3, r5
   1d998:	lsr	r1, sl, #7
   1d99c:	orr	r1, r1, fp, lsl #25
   1d9a0:	str	r1, [sp, #856]	; 0x358
   1d9a4:	lsr	r1, fp, #7
   1d9a8:	str	r1, [sp, #860]	; 0x35c
   1d9ac:	add	r1, sp, #856	; 0x358
   1d9b0:	ldrd	r4, [r1]
   1d9b4:	eor	r4, r4, r2
   1d9b8:	eor	r5, r5, r3
   1d9bc:	ldrd	r0, [sp, #120]	; 0x78
   1d9c0:	adds	r0, r0, r4
   1d9c4:	adc	r1, r1, r5
   1d9c8:	ldrd	sl, [sp, #24]
   1d9cc:	adds	sl, sl, r0
   1d9d0:	adc	fp, fp, r1
   1d9d4:	mov	r2, sl
   1d9d8:	mov	r3, fp
   1d9dc:	ldrd	sl, [sp, #96]	; 0x60
   1d9e0:	lsr	r1, sl, #19
   1d9e4:	orr	r1, r1, fp, lsl #13
   1d9e8:	add	r0, sp, #5248	; 0x1480
   1d9ec:	add	r0, r0, #40	; 0x28
   1d9f0:	str	r1, [r0]
   1d9f4:	lsr	r1, fp, #19
   1d9f8:	orr	r1, r1, sl, lsl #13
   1d9fc:	add	r0, sp, #5248	; 0x1480
   1da00:	add	r0, r0, #44	; 0x2c
   1da04:	str	r1, [r0]
   1da08:	lsl	r1, fp, #3
   1da0c:	orr	r1, r1, sl, lsr #29
   1da10:	add	r0, sp, #5248	; 0x1480
   1da14:	add	r0, r0, #52	; 0x34
   1da18:	str	r1, [r0]
   1da1c:	lsl	r1, sl, #3
   1da20:	orr	r1, r1, fp, lsr #29
   1da24:	add	r0, sp, #5248	; 0x1480
   1da28:	add	r0, r0, #48	; 0x30
   1da2c:	str	r1, [r0]
   1da30:	add	r1, sp, #5248	; 0x1480
   1da34:	add	r1, r1, #40	; 0x28
   1da38:	ldrd	r4, [r1]
   1da3c:	ldrd	r0, [r0]
   1da40:	eor	r4, r4, r0
   1da44:	eor	r5, r5, r1
   1da48:	mov	r0, r4
   1da4c:	mov	r1, r5
   1da50:	lsr	ip, sl, #6
   1da54:	orr	ip, ip, fp, lsl #26
   1da58:	str	ip, [sp, #864]	; 0x360
   1da5c:	lsr	ip, fp, #6
   1da60:	str	ip, [sp, #868]	; 0x364
   1da64:	add	ip, sp, #864	; 0x360
   1da68:	ldrd	r4, [ip]
   1da6c:	eor	r4, r4, r0
   1da70:	eor	r5, r5, r1
   1da74:	adds	r4, r2, r4
   1da78:	adc	r5, r3, r5
   1da7c:	mov	sl, r4
   1da80:	mov	fp, r5
   1da84:	ldrd	r4, [sp, #184]	; 0xb8
   1da88:	ldrd	r2, [sp, #64]	; 0x40
   1da8c:	eor	r2, r2, r4
   1da90:	eor	r3, r3, r5
   1da94:	mov	r0, r2
   1da98:	mov	r1, r3
   1da9c:	b	1dab0 <dcngettext@plt+0xcac0>
   1daa0:	sfmpl	f3, 3, [pc, #1008]!	; 1de98 <dcngettext@plt+0xcea8>
   1daa4:	strvc	r8, [pc], #750	; 1daac <dcngettext@plt+0xcabc>
   1daa8:	tstmi	r7, #96, 30	; 0x180
   1daac:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1dab0:	ldrd	r2, [sp, #56]	; 0x38
   1dab4:	and	r2, r2, r0
   1dab8:	and	r3, r3, r1
   1dabc:	mov	r0, r2
   1dac0:	mov	r1, r3
   1dac4:	mov	r2, r4
   1dac8:	mov	r3, r5
   1dacc:	eor	r2, r2, r0
   1dad0:	eor	r3, r3, r1
   1dad4:	mov	r0, r2
   1dad8:	mov	r1, r3
   1dadc:	sub	r3, pc, #60	; 0x3c
   1dae0:	ldrd	r2, [r3]
   1dae4:	strd	sl, [sp, #48]	; 0x30
   1dae8:	adds	sl, sl, r2
   1daec:	adc	fp, fp, r3
   1daf0:	adds	r8, r8, sl
   1daf4:	adc	r9, r9, fp
   1daf8:	adds	r0, r0, r8
   1dafc:	adc	r1, r1, r9
   1db00:	ldrd	sl, [sp, #56]	; 0x38
   1db04:	lsr	r3, sl, #14
   1db08:	orr	r2, r3, fp, lsl #18
   1db0c:	add	r3, sp, #5248	; 0x1480
   1db10:	add	r3, r3, #56	; 0x38
   1db14:	str	r2, [r3]
   1db18:	lsr	r3, fp, #14
   1db1c:	orr	r2, r3, sl, lsl #18
   1db20:	add	r3, sp, #5248	; 0x1480
   1db24:	add	r3, r3, #60	; 0x3c
   1db28:	str	r2, [r3]
   1db2c:	lsr	r3, sl, #18
   1db30:	orr	r2, r3, fp, lsl #14
   1db34:	add	r3, sp, #5312	; 0x14c0
   1db38:	str	r2, [r3]
   1db3c:	lsr	r3, fp, #18
   1db40:	orr	r2, r3, sl, lsl #14
   1db44:	add	r3, sp, #5312	; 0x14c0
   1db48:	add	r3, r3, #4
   1db4c:	str	r2, [r3]
   1db50:	add	r3, sp, #5248	; 0x1480
   1db54:	add	r3, r3, #56	; 0x38
   1db58:	ldrd	r2, [r3]
   1db5c:	add	ip, sp, #5312	; 0x14c0
   1db60:	ldrd	r8, [ip]
   1db64:	eor	r2, r2, r8
   1db68:	eor	r3, r3, r9
   1db6c:	lsl	ip, fp, #23
   1db70:	mov	r8, sl
   1db74:	mov	r9, fp
   1db78:	orr	ip, ip, sl, lsr #9
   1db7c:	add	sl, sp, #5312	; 0x14c0
   1db80:	add	sl, sl, #12
   1db84:	str	ip, [sl]
   1db88:	lsl	ip, r8, #23
   1db8c:	orr	ip, ip, r9, lsr #9
   1db90:	add	r8, sp, #5312	; 0x14c0
   1db94:	add	r8, r8, #8
   1db98:	str	ip, [r8]
   1db9c:	ldrd	r8, [r8]
   1dba0:	eor	r8, r8, r2
   1dba4:	eor	r9, r9, r3
   1dba8:	adds	r8, r0, r8
   1dbac:	adc	r9, r1, r9
   1dbb0:	mov	r2, r8
   1dbb4:	mov	r3, r9
   1dbb8:	ldrd	r8, [sp, #40]	; 0x28
   1dbbc:	strd	r2, [sp, #40]	; 0x28
   1dbc0:	adds	r8, r8, r2
   1dbc4:	adc	r9, r9, r3
   1dbc8:	ldrd	sl, [sp]
   1dbcc:	lsr	r3, sl, #28
   1dbd0:	orr	r1, r3, fp, lsl #4
   1dbd4:	add	r3, sp, #5312	; 0x14c0
   1dbd8:	add	r3, r3, #16
   1dbdc:	str	r1, [r3]
   1dbe0:	lsr	r3, fp, #28
   1dbe4:	orr	r1, r3, sl, lsl #4
   1dbe8:	add	r3, sp, #5312	; 0x14c0
   1dbec:	add	r3, r3, #20
   1dbf0:	str	r1, [r3]
   1dbf4:	lsl	r3, fp, #30
   1dbf8:	orr	r1, r3, sl, lsr #2
   1dbfc:	add	r3, sp, #5312	; 0x14c0
   1dc00:	add	r3, r3, #28
   1dc04:	str	r1, [r3]
   1dc08:	lsl	r3, sl, #30
   1dc0c:	orr	r1, r3, fp, lsr #2
   1dc10:	add	r3, sp, #5312	; 0x14c0
   1dc14:	add	r3, r3, #24
   1dc18:	str	r1, [r3]
   1dc1c:	add	r3, sp, #5312	; 0x14c0
   1dc20:	add	r3, r3, #16
   1dc24:	ldrd	r2, [r3]
   1dc28:	add	r1, sp, #5312	; 0x14c0
   1dc2c:	add	r1, r1, #24
   1dc30:	ldrd	sl, [r1]
   1dc34:	eor	r2, r2, sl
   1dc38:	eor	r3, r3, fp
   1dc3c:	ldrd	sl, [sp]
   1dc40:	lsl	r1, fp, #25
   1dc44:	orr	r1, r1, sl, lsr #7
   1dc48:	add	r0, sp, #5312	; 0x14c0
   1dc4c:	add	r0, r0, #36	; 0x24
   1dc50:	str	r1, [r0]
   1dc54:	lsl	r1, sl, #25
   1dc58:	orr	r1, r1, fp, lsr #7
   1dc5c:	add	r0, sp, #5312	; 0x14c0
   1dc60:	add	r0, r0, #32
   1dc64:	str	r1, [r0]
   1dc68:	ldrd	sl, [r0]
   1dc6c:	eor	sl, sl, r2
   1dc70:	eor	fp, fp, r3
   1dc74:	mov	r2, sl
   1dc78:	mov	r3, fp
   1dc7c:	ldrd	r0, [sp]
   1dc80:	orr	r0, r0, r6
   1dc84:	orr	r1, r1, r7
   1dc88:	ldrd	sl, [sp, #176]	; 0xb0
   1dc8c:	and	sl, sl, r0
   1dc90:	and	fp, fp, r1
   1dc94:	mov	r0, sl
   1dc98:	mov	r1, fp
   1dc9c:	ldrd	r6, [sp, #168]	; 0xa8
   1dca0:	ldrd	sl, [sp]
   1dca4:	and	sl, sl, r6
   1dca8:	and	fp, fp, r7
   1dcac:	orr	r6, sl, r0
   1dcb0:	orr	r7, fp, r1
   1dcb4:	adds	r0, r6, r2
   1dcb8:	adc	r1, r7, r3
   1dcbc:	ldrd	r2, [sp, #40]	; 0x28
   1dcc0:	adds	r2, r2, r0
   1dcc4:	adc	r3, r3, r1
   1dcc8:	strd	r2, [sp, #40]	; 0x28
   1dccc:	ldrd	r0, [sp, #104]	; 0x68
   1dcd0:	lsr	r3, r0, #1
   1dcd4:	orr	ip, r3, r1, lsl #31
   1dcd8:	add	r3, sp, #5312	; 0x14c0
   1dcdc:	add	r3, r3, #40	; 0x28
   1dce0:	str	ip, [r3]
   1dce4:	lsr	r3, r1, #1
   1dce8:	orr	ip, r3, r0, lsl #31
   1dcec:	add	r3, sp, #5312	; 0x14c0
   1dcf0:	add	r3, r3, #44	; 0x2c
   1dcf4:	str	ip, [r3]
   1dcf8:	lsr	r3, r0, #8
   1dcfc:	orr	ip, r3, r1, lsl #24
   1dd00:	add	r3, sp, #5312	; 0x14c0
   1dd04:	add	r3, r3, #48	; 0x30
   1dd08:	str	ip, [r3]
   1dd0c:	lsr	r3, r1, #8
   1dd10:	orr	ip, r3, r0, lsl #24
   1dd14:	add	r3, sp, #5312	; 0x14c0
   1dd18:	add	r3, r3, #52	; 0x34
   1dd1c:	str	ip, [r3]
   1dd20:	add	r3, sp, #5312	; 0x14c0
   1dd24:	add	r3, r3, #40	; 0x28
   1dd28:	ldrd	r2, [r3]
   1dd2c:	add	ip, sp, #5312	; 0x14c0
   1dd30:	add	ip, ip, #48	; 0x30
   1dd34:	ldrd	r6, [ip]
   1dd38:	eor	r2, r2, r6
   1dd3c:	eor	r3, r3, r7
   1dd40:	lsr	ip, r0, #7
   1dd44:	orr	ip, ip, r1, lsl #25
   1dd48:	str	ip, [sp, #872]	; 0x368
   1dd4c:	lsr	r1, r1, #7
   1dd50:	str	r1, [sp, #876]	; 0x36c
   1dd54:	add	r1, sp, #872	; 0x368
   1dd58:	ldrd	r6, [r1]
   1dd5c:	eor	r6, r6, r2
   1dd60:	eor	r7, r7, r3
   1dd64:	ldrd	r0, [sp, #8]
   1dd68:	adds	r0, r0, r6
   1dd6c:	adc	r1, r1, r7
   1dd70:	ldrd	sl, [sp, #72]	; 0x48
   1dd74:	adds	sl, sl, r0
   1dd78:	adc	fp, fp, r1
   1dd7c:	mov	r2, sl
   1dd80:	mov	r3, fp
   1dd84:	ldrd	sl, [sp, #112]	; 0x70
   1dd88:	lsr	r1, sl, #19
   1dd8c:	orr	r1, r1, fp, lsl #13
   1dd90:	add	r0, sp, #5312	; 0x14c0
   1dd94:	add	r0, r0, #56	; 0x38
   1dd98:	str	r1, [r0]
   1dd9c:	lsr	r1, fp, #19
   1dda0:	orr	r1, r1, sl, lsl #13
   1dda4:	add	r0, sp, #5312	; 0x14c0
   1dda8:	add	r0, r0, #60	; 0x3c
   1ddac:	str	r1, [r0]
   1ddb0:	lsl	r1, fp, #3
   1ddb4:	orr	r1, r1, sl, lsr #29
   1ddb8:	add	r0, sp, #5376	; 0x1500
   1ddbc:	add	r0, r0, #4
   1ddc0:	str	r1, [r0]
   1ddc4:	lsl	r1, sl, #3
   1ddc8:	orr	r1, r1, fp, lsr #29
   1ddcc:	add	r0, sp, #5376	; 0x1500
   1ddd0:	str	r1, [r0]
   1ddd4:	add	r1, sp, #5312	; 0x14c0
   1ddd8:	add	r1, r1, #56	; 0x38
   1dddc:	ldrd	r6, [r1]
   1dde0:	ldrd	r0, [r0]
   1dde4:	eor	r6, r6, r0
   1dde8:	eor	r7, r7, r1
   1ddec:	mov	r0, r6
   1ddf0:	mov	r1, r7
   1ddf4:	lsr	ip, sl, #6
   1ddf8:	orr	ip, ip, fp, lsl #26
   1ddfc:	str	ip, [sp, #880]	; 0x370
   1de00:	lsr	ip, fp, #6
   1de04:	str	ip, [sp, #884]	; 0x374
   1de08:	add	ip, sp, #880	; 0x370
   1de0c:	ldrd	r6, [ip]
   1de10:	eor	r6, r6, r0
   1de14:	eor	r7, r7, r1
   1de18:	adds	sl, r2, r6
   1de1c:	adc	fp, r3, r7
   1de20:	ldrd	r2, [sp, #64]	; 0x40
   1de24:	mov	r0, r2
   1de28:	mov	r1, r3
   1de2c:	ldrd	r6, [sp, #56]	; 0x38
   1de30:	eor	r0, r0, r6
   1de34:	eor	r1, r1, r7
   1de38:	and	r0, r0, r8
   1de3c:	and	r1, r1, r9
   1de40:	eor	r2, r2, r0
   1de44:	eor	r3, r3, r1
   1de48:	mov	r0, r2
   1de4c:	mov	r1, r3
   1de50:	add	r3, pc, #896	; 0x380
   1de54:	ldrd	r2, [r3]
   1de58:	strd	sl, [sp, #8]
   1de5c:	adds	sl, sl, r2
   1de60:	adc	fp, fp, r3
   1de64:	adds	r4, r4, sl
   1de68:	adc	r5, r5, fp
   1de6c:	adds	r0, r0, r4
   1de70:	adc	r1, r1, r5
   1de74:	lsr	r3, r8, #14
   1de78:	orr	ip, r3, r9, lsl #18
   1de7c:	add	r3, sp, #5376	; 0x1500
   1de80:	add	r3, r3, #8
   1de84:	str	ip, [r3]
   1de88:	lsr	r3, r9, #14
   1de8c:	orr	ip, r3, r8, lsl #18
   1de90:	add	r3, sp, #5376	; 0x1500
   1de94:	add	r3, r3, #12
   1de98:	str	ip, [r3]
   1de9c:	lsr	r3, r8, #18
   1dea0:	orr	ip, r3, r9, lsl #14
   1dea4:	add	r3, sp, #5376	; 0x1500
   1dea8:	add	r3, r3, #16
   1deac:	str	ip, [r3]
   1deb0:	lsr	r3, r9, #18
   1deb4:	orr	ip, r3, r8, lsl #14
   1deb8:	add	r3, sp, #5376	; 0x1500
   1debc:	add	r3, r3, #20
   1dec0:	str	ip, [r3]
   1dec4:	add	r3, sp, #5376	; 0x1500
   1dec8:	add	r3, r3, #8
   1decc:	ldrd	r2, [r3]
   1ded0:	add	ip, sp, #5376	; 0x1500
   1ded4:	add	ip, ip, #16
   1ded8:	ldrd	r6, [ip]
   1dedc:	eor	r2, r2, r6
   1dee0:	eor	r3, r3, r7
   1dee4:	lsl	ip, r9, #23
   1dee8:	orr	ip, ip, r8, lsr #9
   1deec:	add	r4, sp, #5376	; 0x1500
   1def0:	add	r4, r4, #28
   1def4:	str	ip, [r4]
   1def8:	lsl	ip, r8, #23
   1defc:	orr	ip, ip, r9, lsr #9
   1df00:	add	r4, sp, #5376	; 0x1500
   1df04:	add	r4, r4, #24
   1df08:	str	ip, [r4]
   1df0c:	ldrd	r6, [r4]
   1df10:	eor	r6, r6, r2
   1df14:	eor	r7, r7, r3
   1df18:	adds	r4, r0, r6
   1df1c:	adc	r5, r1, r7
   1df20:	ldrd	sl, [sp, #176]	; 0xb0
   1df24:	adds	sl, sl, r4
   1df28:	adc	fp, fp, r5
   1df2c:	ldrd	r0, [sp, #40]	; 0x28
   1df30:	lsr	r3, r0, #28
   1df34:	orr	r2, r3, r1, lsl #4
   1df38:	add	r3, sp, #5376	; 0x1500
   1df3c:	add	r3, r3, #32
   1df40:	str	r2, [r3]
   1df44:	lsr	r3, r1, #28
   1df48:	orr	r2, r3, r0, lsl #4
   1df4c:	add	r3, sp, #5376	; 0x1500
   1df50:	add	r3, r3, #36	; 0x24
   1df54:	str	r2, [r3]
   1df58:	lsl	r3, r1, #30
   1df5c:	orr	r2, r3, r0, lsr #2
   1df60:	add	r3, sp, #5376	; 0x1500
   1df64:	add	r3, r3, #44	; 0x2c
   1df68:	str	r2, [r3]
   1df6c:	lsl	r3, r0, #30
   1df70:	orr	r2, r3, r1, lsr #2
   1df74:	add	r3, sp, #5376	; 0x1500
   1df78:	add	r3, r3, #40	; 0x28
   1df7c:	str	r2, [r3]
   1df80:	add	r3, sp, #5376	; 0x1500
   1df84:	add	r3, r3, #32
   1df88:	ldrd	r2, [r3]
   1df8c:	add	ip, sp, #5376	; 0x1500
   1df90:	add	ip, ip, #40	; 0x28
   1df94:	ldrd	r6, [ip]
   1df98:	eor	r2, r2, r6
   1df9c:	eor	r3, r3, r7
   1dfa0:	mov	r6, r0
   1dfa4:	mov	r7, r1
   1dfa8:	lsl	r1, r1, #25
   1dfac:	orr	r1, r1, r6, lsr #7
   1dfb0:	add	r0, sp, #5376	; 0x1500
   1dfb4:	add	r0, r0, #52	; 0x34
   1dfb8:	str	r1, [r0]
   1dfbc:	lsl	r1, r6, #25
   1dfc0:	orr	r1, r1, r7, lsr #7
   1dfc4:	add	r0, sp, #5376	; 0x1500
   1dfc8:	add	r0, r0, #48	; 0x30
   1dfcc:	str	r1, [r0]
   1dfd0:	ldrd	r6, [r0]
   1dfd4:	eor	r6, r6, r2
   1dfd8:	eor	r7, r7, r3
   1dfdc:	strd	r6, [sp, #120]	; 0x78
   1dfe0:	ldrd	r2, [sp, #40]	; 0x28
   1dfe4:	ldrd	r6, [sp]
   1dfe8:	orr	r6, r6, r2
   1dfec:	orr	r7, r7, r3
   1dff0:	mov	r0, r6
   1dff4:	mov	r1, r7
   1dff8:	ldrd	r6, [sp, #168]	; 0xa8
   1dffc:	and	r6, r6, r0
   1e000:	and	r7, r7, r1
   1e004:	mov	r0, r6
   1e008:	mov	r1, r7
   1e00c:	ldrd	r6, [sp]
   1e010:	and	r6, r6, r2
   1e014:	and	r7, r7, r3
   1e018:	orr	r2, r6, r0
   1e01c:	orr	r3, r7, r1
   1e020:	mov	r0, r2
   1e024:	mov	r1, r3
   1e028:	ldrd	r2, [sp, #120]	; 0x78
   1e02c:	adds	r2, r2, r0
   1e030:	adc	r3, r3, r1
   1e034:	adds	r4, r4, r2
   1e038:	adc	r5, r5, r3
   1e03c:	strd	r4, [sp, #176]	; 0xb0
   1e040:	ldrd	r4, [sp, #128]	; 0x80
   1e044:	lsr	r3, r4, #1
   1e048:	orr	r1, r3, r5, lsl #31
   1e04c:	add	r3, sp, #5376	; 0x1500
   1e050:	add	r3, r3, #56	; 0x38
   1e054:	str	r1, [r3]
   1e058:	lsr	r3, r5, #1
   1e05c:	orr	r1, r3, r4, lsl #31
   1e060:	add	r3, sp, #5376	; 0x1500
   1e064:	add	r3, r3, #60	; 0x3c
   1e068:	str	r1, [r3]
   1e06c:	lsr	r3, r4, #8
   1e070:	orr	r1, r3, r5, lsl #24
   1e074:	add	r3, sp, #5440	; 0x1540
   1e078:	str	r1, [r3]
   1e07c:	lsr	r3, r5, #8
   1e080:	orr	r1, r3, r4, lsl #24
   1e084:	add	r3, sp, #5440	; 0x1540
   1e088:	add	r3, r3, #4
   1e08c:	str	r1, [r3]
   1e090:	add	r3, sp, #5376	; 0x1500
   1e094:	add	r3, r3, #56	; 0x38
   1e098:	ldrd	r2, [r3]
   1e09c:	add	r1, sp, #5440	; 0x1540
   1e0a0:	ldrd	r6, [r1]
   1e0a4:	eor	r2, r2, r6
   1e0a8:	eor	r3, r3, r7
   1e0ac:	lsr	r1, r4, #7
   1e0b0:	orr	r1, r1, r5, lsl #25
   1e0b4:	str	r1, [sp, #888]	; 0x378
   1e0b8:	lsr	r1, r5, #7
   1e0bc:	str	r1, [sp, #892]	; 0x37c
   1e0c0:	add	r1, sp, #888	; 0x378
   1e0c4:	ldrd	r6, [r1]
   1e0c8:	eor	r6, r6, r2
   1e0cc:	eor	r7, r7, r3
   1e0d0:	ldrd	r0, [sp, #104]	; 0x68
   1e0d4:	adds	r0, r0, r6
   1e0d8:	adc	r1, r1, r7
   1e0dc:	ldrd	r4, [sp, #80]	; 0x50
   1e0e0:	adds	r4, r4, r0
   1e0e4:	adc	r5, r5, r1
   1e0e8:	mov	r2, r4
   1e0ec:	mov	r3, r5
   1e0f0:	ldrd	r4, [sp, #48]	; 0x30
   1e0f4:	lsr	r1, r4, #19
   1e0f8:	orr	r1, r1, r5, lsl #13
   1e0fc:	add	r0, sp, #5440	; 0x1540
   1e100:	add	r0, r0, #8
   1e104:	str	r1, [r0]
   1e108:	lsr	r1, r5, #19
   1e10c:	orr	r1, r1, r4, lsl #13
   1e110:	add	r0, sp, #5440	; 0x1540
   1e114:	add	r0, r0, #12
   1e118:	str	r1, [r0]
   1e11c:	lsl	r1, r5, #3
   1e120:	orr	r1, r1, r4, lsr #29
   1e124:	add	r0, sp, #5440	; 0x1540
   1e128:	add	r0, r0, #20
   1e12c:	str	r1, [r0]
   1e130:	lsl	r1, r4, #3
   1e134:	orr	r1, r1, r5, lsr #29
   1e138:	add	r0, sp, #5440	; 0x1540
   1e13c:	add	r0, r0, #16
   1e140:	str	r1, [r0]
   1e144:	add	r1, sp, #5440	; 0x1540
   1e148:	add	r1, r1, #8
   1e14c:	ldrd	r6, [r1]
   1e150:	ldrd	r0, [r0]
   1e154:	eor	r6, r6, r0
   1e158:	eor	r7, r7, r1
   1e15c:	mov	r0, r6
   1e160:	mov	r1, r7
   1e164:	lsr	ip, r4, #6
   1e168:	orr	ip, ip, r5, lsl #26
   1e16c:	str	ip, [sp, #896]	; 0x380
   1e170:	lsr	ip, r5, #6
   1e174:	str	ip, [sp, #900]	; 0x384
   1e178:	add	ip, sp, #896	; 0x380
   1e17c:	ldrd	r6, [ip]
   1e180:	eor	r6, r6, r0
   1e184:	eor	r7, r7, r1
   1e188:	adds	r4, r2, r6
   1e18c:	adc	r5, r3, r7
   1e190:	mov	r6, r4
   1e194:	mov	r7, r5
   1e198:	ldrd	r0, [sp, #56]	; 0x38
   1e19c:	eor	r0, r0, r8
   1e1a0:	eor	r1, r1, r9
   1e1a4:	mov	r4, sl
   1e1a8:	mov	r5, fp
   1e1ac:	mov	r2, sl
   1e1b0:	mov	r3, fp
   1e1b4:	and	r2, r2, r0
   1e1b8:	and	r3, r3, r1
   1e1bc:	ldrd	sl, [sp, #56]	; 0x38
   1e1c0:	eor	sl, sl, r2
   1e1c4:	eor	fp, fp, r3
   1e1c8:	mov	r0, sl
   1e1cc:	mov	r1, fp
   1e1d0:	b	1e1e8 <dcngettext@plt+0xd1f8>
   1e1d4:	nop			; (mov r0, r0)
   1e1d8:	mvnsge	sl, r2, ror fp
   1e1dc:	strbhi	r7, [r8], #2068	; 0x814
   1e1e0:	bne	192c998 <stdout@@GLIBC_2.4+0x18f482c>
   1e1e4:	sfmhi	f0, 2, [r7], {8}
   1e1e8:	sub	r3, pc, #16
   1e1ec:	ldrd	r2, [r3]
   1e1f0:	strd	r6, [sp, #104]	; 0x68
   1e1f4:	adds	sl, r6, r2
   1e1f8:	adc	fp, r7, r3
   1e1fc:	mov	r2, sl
   1e200:	mov	r3, fp
   1e204:	ldrd	sl, [sp, #64]	; 0x40
   1e208:	adds	sl, sl, r2
   1e20c:	adc	fp, fp, r3
   1e210:	adds	r0, r0, sl
   1e214:	adc	r1, r1, fp
   1e218:	lsr	r3, r4, #14
   1e21c:	orr	ip, r3, r5, lsl #18
   1e220:	add	r3, sp, #5440	; 0x1540
   1e224:	add	r3, r3, #24
   1e228:	str	ip, [r3]
   1e22c:	lsr	r3, r5, #14
   1e230:	orr	ip, r3, r4, lsl #18
   1e234:	add	r3, sp, #5440	; 0x1540
   1e238:	add	r3, r3, #28
   1e23c:	str	ip, [r3]
   1e240:	lsr	r3, r4, #18
   1e244:	orr	ip, r3, r5, lsl #14
   1e248:	add	r3, sp, #5440	; 0x1540
   1e24c:	add	r3, r3, #32
   1e250:	str	ip, [r3]
   1e254:	lsr	r3, r5, #18
   1e258:	orr	ip, r3, r4, lsl #14
   1e25c:	add	r3, sp, #5440	; 0x1540
   1e260:	add	r3, r3, #36	; 0x24
   1e264:	str	ip, [r3]
   1e268:	add	r3, sp, #5440	; 0x1540
   1e26c:	add	r3, r3, #24
   1e270:	ldrd	r2, [r3]
   1e274:	add	ip, sp, #5440	; 0x1540
   1e278:	add	ip, ip, #32
   1e27c:	ldrd	r6, [ip]
   1e280:	eor	r2, r2, r6
   1e284:	eor	r3, r3, r7
   1e288:	lsl	ip, r5, #23
   1e28c:	orr	ip, ip, r4, lsr #9
   1e290:	add	r6, sp, #5440	; 0x1540
   1e294:	add	r6, r6, #44	; 0x2c
   1e298:	str	ip, [r6]
   1e29c:	lsl	ip, r4, #23
   1e2a0:	orr	ip, ip, r5, lsr #9
   1e2a4:	add	r6, sp, #5440	; 0x1540
   1e2a8:	add	r6, r6, #40	; 0x28
   1e2ac:	str	ip, [r6]
   1e2b0:	ldrd	r6, [r6]
   1e2b4:	eor	r6, r6, r2
   1e2b8:	eor	r7, r7, r3
   1e2bc:	adds	r6, r0, r6
   1e2c0:	adc	r7, r1, r7
   1e2c4:	mov	r2, r6
   1e2c8:	mov	r3, r7
   1e2cc:	ldrd	r6, [sp, #168]	; 0xa8
   1e2d0:	strd	r2, [sp, #120]	; 0x78
   1e2d4:	adds	r6, r6, r2
   1e2d8:	adc	r7, r7, r3
   1e2dc:	strd	r6, [sp, #64]	; 0x40
   1e2e0:	ldrd	sl, [sp, #176]	; 0xb0
   1e2e4:	lsr	r3, sl, #28
   1e2e8:	orr	r1, r3, fp, lsl #4
   1e2ec:	add	r3, sp, #5440	; 0x1540
   1e2f0:	add	r3, r3, #48	; 0x30
   1e2f4:	str	r1, [r3]
   1e2f8:	lsr	r3, fp, #28
   1e2fc:	orr	r1, r3, sl, lsl #4
   1e300:	add	r3, sp, #5440	; 0x1540
   1e304:	add	r3, r3, #52	; 0x34
   1e308:	str	r1, [r3]
   1e30c:	lsl	r3, fp, #30
   1e310:	orr	r1, r3, sl, lsr #2
   1e314:	add	r3, sp, #5440	; 0x1540
   1e318:	add	r3, r3, #60	; 0x3c
   1e31c:	str	r1, [r3]
   1e320:	lsl	r3, sl, #30
   1e324:	orr	r1, r3, fp, lsr #2
   1e328:	add	r3, sp, #5440	; 0x1540
   1e32c:	add	r3, r3, #56	; 0x38
   1e330:	str	r1, [r3]
   1e334:	add	r3, sp, #5440	; 0x1540
   1e338:	add	r3, r3, #48	; 0x30
   1e33c:	ldrd	r6, [r3]
   1e340:	add	r3, sp, #5440	; 0x1540
   1e344:	add	r3, r3, #56	; 0x38
   1e348:	ldrd	r2, [r3]
   1e34c:	eor	r6, r6, r2
   1e350:	eor	r7, r7, r3
   1e354:	mov	r2, r6
   1e358:	mov	r3, r7
   1e35c:	lsl	r1, fp, #25
   1e360:	orr	r1, r1, sl, lsr #7
   1e364:	add	r0, sp, #5504	; 0x1580
   1e368:	add	r0, r0, #4
   1e36c:	str	r1, [r0]
   1e370:	lsl	r1, sl, #25
   1e374:	orr	r1, r1, fp, lsr #7
   1e378:	add	r0, sp, #5504	; 0x1580
   1e37c:	str	r1, [r0]
   1e380:	ldrd	r6, [r0]
   1e384:	eor	r6, r6, r2
   1e388:	eor	r7, r7, r3
   1e38c:	strd	r6, [sp, #168]	; 0xa8
   1e390:	ldrd	r6, [sp, #40]	; 0x28
   1e394:	orr	r2, r6, sl
   1e398:	orr	r3, r7, fp
   1e39c:	mov	r0, r2
   1e3a0:	mov	r1, r3
   1e3a4:	ldrd	r2, [sp]
   1e3a8:	and	r2, r2, r0
   1e3ac:	and	r3, r3, r1
   1e3b0:	mov	r0, r2
   1e3b4:	mov	r1, r3
   1e3b8:	mov	r2, r6
   1e3bc:	mov	r3, r7
   1e3c0:	and	r2, r2, sl
   1e3c4:	and	r3, r3, fp
   1e3c8:	orr	r2, r2, r0
   1e3cc:	orr	r3, r3, r1
   1e3d0:	mov	r0, r2
   1e3d4:	mov	r1, r3
   1e3d8:	ldrd	r2, [sp, #168]	; 0xa8
   1e3dc:	adds	r2, r2, r0
   1e3e0:	adc	r3, r3, r1
   1e3e4:	ldrd	r6, [sp, #120]	; 0x78
   1e3e8:	adds	r6, r6, r2
   1e3ec:	adc	r7, r7, r3
   1e3f0:	strd	r6, [sp, #168]	; 0xa8
   1e3f4:	ldrd	r0, [sp, #136]	; 0x88
   1e3f8:	lsr	r3, r0, #1
   1e3fc:	orr	ip, r3, r1, lsl #31
   1e400:	add	r3, sp, #5504	; 0x1580
   1e404:	add	r3, r3, #8
   1e408:	str	ip, [r3]
   1e40c:	lsr	r3, r1, #1
   1e410:	orr	ip, r3, r0, lsl #31
   1e414:	add	r3, sp, #5504	; 0x1580
   1e418:	add	r3, r3, #12
   1e41c:	str	ip, [r3]
   1e420:	lsr	r3, r0, #8
   1e424:	orr	ip, r3, r1, lsl #24
   1e428:	add	r3, sp, #5504	; 0x1580
   1e42c:	add	r3, r3, #16
   1e430:	str	ip, [r3]
   1e434:	lsr	r3, r1, #8
   1e438:	orr	ip, r3, r0, lsl #24
   1e43c:	add	r3, sp, #5504	; 0x1580
   1e440:	add	r3, r3, #20
   1e444:	str	ip, [r3]
   1e448:	add	r3, sp, #5504	; 0x1580
   1e44c:	add	r3, r3, #8
   1e450:	ldrd	r2, [r3]
   1e454:	add	ip, sp, #5504	; 0x1580
   1e458:	add	ip, ip, #16
   1e45c:	ldrd	r6, [ip]
   1e460:	eor	r2, r2, r6
   1e464:	eor	r3, r3, r7
   1e468:	lsr	ip, r0, #7
   1e46c:	orr	ip, ip, r1, lsl #25
   1e470:	str	ip, [sp, #904]	; 0x388
   1e474:	lsr	r1, r1, #7
   1e478:	str	r1, [sp, #908]	; 0x38c
   1e47c:	add	r1, sp, #904	; 0x388
   1e480:	ldrd	r6, [r1]
   1e484:	eor	r6, r6, r2
   1e488:	eor	r7, r7, r3
   1e48c:	ldrd	r0, [sp, #128]	; 0x80
   1e490:	adds	r0, r0, r6
   1e494:	adc	r1, r1, r7
   1e498:	mov	r2, r0
   1e49c:	mov	r3, r1
   1e4a0:	ldrd	r0, [sp, #88]	; 0x58
   1e4a4:	adds	r0, r0, r2
   1e4a8:	adc	r1, r1, r3
   1e4ac:	mov	r2, r0
   1e4b0:	mov	r3, r1
   1e4b4:	ldrd	r6, [sp, #8]
   1e4b8:	lsr	r1, r6, #19
   1e4bc:	orr	r1, r1, r7, lsl #13
   1e4c0:	add	r0, sp, #5504	; 0x1580
   1e4c4:	add	r0, r0, #24
   1e4c8:	str	r1, [r0]
   1e4cc:	lsr	r1, r7, #19
   1e4d0:	orr	r1, r1, r6, lsl #13
   1e4d4:	add	r0, sp, #5504	; 0x1580
   1e4d8:	add	r0, r0, #28
   1e4dc:	str	r1, [r0]
   1e4e0:	lsl	r1, r7, #3
   1e4e4:	orr	r1, r1, r6, lsr #29
   1e4e8:	add	r0, sp, #5504	; 0x1580
   1e4ec:	add	r0, r0, #36	; 0x24
   1e4f0:	str	r1, [r0]
   1e4f4:	lsl	r1, r6, #3
   1e4f8:	orr	r1, r1, r7, lsr #29
   1e4fc:	add	r0, sp, #5504	; 0x1580
   1e500:	add	r0, r0, #32
   1e504:	str	r1, [r0]
   1e508:	add	r1, sp, #5504	; 0x1580
   1e50c:	add	r1, r1, #24
   1e510:	ldrd	r6, [r1]
   1e514:	ldrd	r0, [r0]
   1e518:	eor	r6, r6, r0
   1e51c:	eor	r7, r7, r1
   1e520:	mov	r0, r6
   1e524:	mov	r1, r7
   1e528:	ldrd	r6, [sp, #8]
   1e52c:	lsr	ip, r6, #6
   1e530:	orr	ip, ip, r7, lsl #26
   1e534:	str	ip, [sp, #912]	; 0x390
   1e538:	ldr	ip, [sp, #12]
   1e53c:	lsr	ip, ip, #6
   1e540:	str	ip, [sp, #916]	; 0x394
   1e544:	add	ip, sp, #912	; 0x390
   1e548:	ldrd	r6, [ip]
   1e54c:	eor	r6, r6, r0
   1e550:	eor	r7, r7, r1
   1e554:	adds	r6, r2, r6
   1e558:	adc	r7, r3, r7
   1e55c:	strd	r4, [sp, #128]	; 0x80
   1e560:	mov	r0, r4
   1e564:	mov	r1, r5
   1e568:	eor	r0, r0, r8
   1e56c:	eor	r1, r1, r9
   1e570:	ldrd	r4, [sp, #64]	; 0x40
   1e574:	and	r4, r4, r0
   1e578:	and	r5, r5, r1
   1e57c:	mov	r0, r4
   1e580:	mov	r1, r5
   1e584:	eor	r0, r0, r8
   1e588:	eor	r1, r1, r9
   1e58c:	add	r3, pc, #900	; 0x384
   1e590:	ldrd	r2, [r3]
   1e594:	strd	r6, [sp, #120]	; 0x78
   1e598:	adds	r6, r6, r2
   1e59c:	adc	r7, r7, r3
   1e5a0:	mov	r2, r6
   1e5a4:	mov	r3, r7
   1e5a8:	ldrd	r6, [sp, #56]	; 0x38
   1e5ac:	adds	r6, r6, r2
   1e5b0:	adc	r7, r7, r3
   1e5b4:	adds	r0, r0, r6
   1e5b8:	adc	r1, r1, r7
   1e5bc:	ldrd	r4, [sp, #64]	; 0x40
   1e5c0:	lsr	r3, r4, #14
   1e5c4:	orr	ip, r3, r5, lsl #18
   1e5c8:	add	r3, sp, #5504	; 0x1580
   1e5cc:	add	r3, r3, #40	; 0x28
   1e5d0:	str	ip, [r3]
   1e5d4:	lsr	r3, r5, #14
   1e5d8:	orr	ip, r3, r4, lsl #18
   1e5dc:	add	r3, sp, #5504	; 0x1580
   1e5e0:	add	r3, r3, #44	; 0x2c
   1e5e4:	str	ip, [r3]
   1e5e8:	lsr	r3, r4, #18
   1e5ec:	orr	ip, r3, r5, lsl #14
   1e5f0:	add	r3, sp, #5504	; 0x1580
   1e5f4:	add	r3, r3, #48	; 0x30
   1e5f8:	str	ip, [r3]
   1e5fc:	lsr	r3, r5, #18
   1e600:	orr	ip, r3, r4, lsl #14
   1e604:	add	r3, sp, #5504	; 0x1580
   1e608:	add	r3, r3, #52	; 0x34
   1e60c:	str	ip, [r3]
   1e610:	add	r3, sp, #5504	; 0x1580
   1e614:	add	r3, r3, #40	; 0x28
   1e618:	ldrd	r2, [r3]
   1e61c:	add	ip, sp, #5504	; 0x1580
   1e620:	add	ip, ip, #48	; 0x30
   1e624:	ldrd	r6, [ip]
   1e628:	eor	r2, r2, r6
   1e62c:	eor	r3, r3, r7
   1e630:	lsl	ip, r5, #23
   1e634:	mov	r6, r4
   1e638:	orr	ip, ip, r4, lsr #9
   1e63c:	add	r4, sp, #5504	; 0x1580
   1e640:	add	r4, r4, #60	; 0x3c
   1e644:	str	ip, [r4]
   1e648:	lsl	ip, r6, #23
   1e64c:	orr	ip, ip, r5, lsr #9
   1e650:	add	r4, sp, #5504	; 0x1580
   1e654:	add	r4, r4, #56	; 0x38
   1e658:	str	ip, [r4]
   1e65c:	ldrd	r6, [r4]
   1e660:	eor	r6, r6, r2
   1e664:	eor	r7, r7, r3
   1e668:	adds	r6, r0, r6
   1e66c:	adc	r7, r1, r7
   1e670:	mov	r2, r6
   1e674:	mov	r3, r7
   1e678:	strd	r2, [sp, #56]	; 0x38
   1e67c:	ldrd	r0, [sp]
   1e680:	adds	r0, r0, r6
   1e684:	adc	r1, r1, r7
   1e688:	mov	r2, r0
   1e68c:	mov	r3, r1
   1e690:	strd	r2, [sp]
   1e694:	ldrd	r6, [sp, #168]	; 0xa8
   1e698:	lsr	r3, r6, #28
   1e69c:	orr	r1, r3, r7, lsl #4
   1e6a0:	add	r3, sp, #5568	; 0x15c0
   1e6a4:	str	r1, [r3]
   1e6a8:	lsr	r3, r7, #28
   1e6ac:	orr	r1, r3, r6, lsl #4
   1e6b0:	add	r3, sp, #5568	; 0x15c0
   1e6b4:	add	r3, r3, #4
   1e6b8:	str	r1, [r3]
   1e6bc:	lsl	r3, r7, #30
   1e6c0:	orr	r1, r3, r6, lsr #2
   1e6c4:	add	r3, sp, #5568	; 0x15c0
   1e6c8:	add	r3, r3, #12
   1e6cc:	str	r1, [r3]
   1e6d0:	lsl	r3, r6, #30
   1e6d4:	orr	r1, r3, r7, lsr #2
   1e6d8:	add	r3, sp, #5568	; 0x15c0
   1e6dc:	add	r3, r3, #8
   1e6e0:	str	r1, [r3]
   1e6e4:	add	r3, sp, #5568	; 0x15c0
   1e6e8:	ldrd	r2, [r3]
   1e6ec:	add	r1, sp, #5568	; 0x15c0
   1e6f0:	add	r1, r1, #8
   1e6f4:	ldrd	r4, [r1]
   1e6f8:	eor	r2, r2, r4
   1e6fc:	eor	r3, r3, r5
   1e700:	lsl	r1, r7, #25
   1e704:	orr	r1, r1, r6, lsr #7
   1e708:	add	r0, sp, #5568	; 0x15c0
   1e70c:	add	r0, r0, #20
   1e710:	str	r1, [r0]
   1e714:	lsl	r1, r6, #25
   1e718:	orr	r1, r1, r7, lsr #7
   1e71c:	add	r0, sp, #5568	; 0x15c0
   1e720:	add	r0, r0, #16
   1e724:	str	r1, [r0]
   1e728:	ldrd	r4, [r0]
   1e72c:	eor	r4, r4, r2
   1e730:	eor	r5, r5, r3
   1e734:	mov	r2, r4
   1e738:	mov	r3, r5
   1e73c:	mov	r4, sl
   1e740:	mov	r5, fp
   1e744:	orr	sl, sl, r6
   1e748:	orr	fp, fp, r7
   1e74c:	mov	r0, sl
   1e750:	mov	r1, fp
   1e754:	ldrd	sl, [sp, #40]	; 0x28
   1e758:	and	sl, sl, r0
   1e75c:	and	fp, fp, r1
   1e760:	mov	r0, sl
   1e764:	mov	r1, fp
   1e768:	mov	sl, r4
   1e76c:	mov	fp, r5
   1e770:	and	sl, sl, r6
   1e774:	and	fp, fp, r7
   1e778:	orr	r0, r0, sl
   1e77c:	orr	r1, r1, fp
   1e780:	adds	r0, r0, r2
   1e784:	adc	r1, r1, r3
   1e788:	ldrd	r2, [sp, #56]	; 0x38
   1e78c:	adds	r2, r2, r0
   1e790:	adc	r3, r3, r1
   1e794:	strd	r2, [sp, #56]	; 0x38
   1e798:	ldrd	sl, [sp, #16]
   1e79c:	lsr	r3, sl, #1
   1e7a0:	orr	r2, r3, fp, lsl #31
   1e7a4:	add	r3, sp, #5568	; 0x15c0
   1e7a8:	add	r3, r3, #24
   1e7ac:	str	r2, [r3]
   1e7b0:	lsr	r3, fp, #1
   1e7b4:	orr	r2, r3, sl, lsl #31
   1e7b8:	add	r3, sp, #5568	; 0x15c0
   1e7bc:	add	r3, r3, #28
   1e7c0:	str	r2, [r3]
   1e7c4:	lsr	r3, sl, #8
   1e7c8:	orr	r2, r3, fp, lsl #24
   1e7cc:	add	r3, sp, #5568	; 0x15c0
   1e7d0:	add	r3, r3, #32
   1e7d4:	str	r2, [r3]
   1e7d8:	lsr	r3, fp, #8
   1e7dc:	orr	r2, r3, sl, lsl #24
   1e7e0:	add	r3, sp, #5568	; 0x15c0
   1e7e4:	add	r3, r3, #36	; 0x24
   1e7e8:	str	r2, [r3]
   1e7ec:	add	r3, sp, #5568	; 0x15c0
   1e7f0:	add	r3, r3, #24
   1e7f4:	ldrd	r2, [r3]
   1e7f8:	add	r1, sp, #5568	; 0x15c0
   1e7fc:	add	r1, r1, #32
   1e800:	ldrd	r6, [r1]
   1e804:	eor	r2, r2, r6
   1e808:	eor	r3, r3, r7
   1e80c:	lsr	r1, sl, #7
   1e810:	orr	r1, r1, fp, lsl #25
   1e814:	str	r1, [sp, #920]	; 0x398
   1e818:	lsr	r1, fp, #7
   1e81c:	str	r1, [sp, #924]	; 0x39c
   1e820:	add	r1, sp, #920	; 0x398
   1e824:	ldrd	r6, [r1]
   1e828:	eor	r6, r6, r2
   1e82c:	eor	r7, r7, r3
   1e830:	ldrd	r0, [sp, #136]	; 0x88
   1e834:	adds	r0, r0, r6
   1e838:	adc	r1, r1, r7
   1e83c:	ldrd	r4, [sp, #32]
   1e840:	adds	r4, r4, r0
   1e844:	adc	r5, r5, r1
   1e848:	mov	r2, r4
   1e84c:	mov	r3, r5
   1e850:	ldrd	r4, [sp, #104]	; 0x68
   1e854:	lsr	r1, r4, #19
   1e858:	orr	r1, r1, r5, lsl #13
   1e85c:	add	r0, sp, #5568	; 0x15c0
   1e860:	add	r0, r0, #40	; 0x28
   1e864:	str	r1, [r0]
   1e868:	lsr	r1, r5, #19
   1e86c:	orr	r1, r1, r4, lsl #13
   1e870:	add	r0, sp, #5568	; 0x15c0
   1e874:	add	r0, r0, #44	; 0x2c
   1e878:	str	r1, [r0]
   1e87c:	lsl	r1, r5, #3
   1e880:	orr	r1, r1, r4, lsr #29
   1e884:	add	r0, sp, #5568	; 0x15c0
   1e888:	add	r0, r0, #52	; 0x34
   1e88c:	str	r1, [r0]
   1e890:	lsl	r1, r4, #3
   1e894:	orr	r1, r1, r5, lsr #29
   1e898:	add	r0, sp, #5568	; 0x15c0
   1e89c:	add	r0, r0, #48	; 0x30
   1e8a0:	str	r1, [r0]
   1e8a4:	add	r1, sp, #5568	; 0x15c0
   1e8a8:	add	r1, r1, #40	; 0x28
   1e8ac:	ldrd	r6, [r1]
   1e8b0:	ldrd	sl, [r0]
   1e8b4:	eor	r6, r6, sl
   1e8b8:	eor	r7, r7, fp
   1e8bc:	mov	r0, r6
   1e8c0:	mov	r1, r7
   1e8c4:	lsr	ip, r4, #6
   1e8c8:	orr	ip, ip, r5, lsl #26
   1e8cc:	str	ip, [sp, #928]	; 0x3a0
   1e8d0:	lsr	ip, r5, #6
   1e8d4:	str	ip, [sp, #932]	; 0x3a4
   1e8d8:	add	ip, sp, #928	; 0x3a0
   1e8dc:	ldrd	r6, [ip]
   1e8e0:	eor	r6, r6, r0
   1e8e4:	eor	r7, r7, r1
   1e8e8:	adds	r4, r2, r6
   1e8ec:	adc	r5, r3, r7
   1e8f0:	mov	sl, r4
   1e8f4:	mov	fp, r5
   1e8f8:	ldrd	r4, [sp, #128]	; 0x80
   1e8fc:	ldrd	r2, [sp, #64]	; 0x40
   1e900:	eor	r2, r2, r4
   1e904:	eor	r3, r3, r5
   1e908:	mov	r0, r2
   1e90c:	mov	r1, r3
   1e910:	b	1e928 <dcngettext@plt+0xd938>
   1e914:	nop			; (mov r0, r0)
   1e918:	cmncs	r3, #40, 28	; 0x280
   1e91c:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1e920:	cdple	13, 8, cr11, cr2, cr9, {7}
   1e924:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1e928:	ldrd	r6, [sp]
   1e92c:	mov	r2, r6
   1e930:	mov	r3, r7
   1e934:	and	r2, r2, r0
   1e938:	and	r3, r3, r1
   1e93c:	mov	r0, r2
   1e940:	mov	r1, r3
   1e944:	strd	r4, [sp, #184]	; 0xb8
   1e948:	mov	r2, r4
   1e94c:	mov	r3, r5
   1e950:	eor	r2, r2, r0
   1e954:	eor	r3, r3, r1
   1e958:	mov	r0, r2
   1e95c:	mov	r1, r3
   1e960:	sub	r3, pc, #72	; 0x48
   1e964:	ldrd	r2, [r3]
   1e968:	strd	sl, [sp, #128]	; 0x80
   1e96c:	adds	sl, sl, r2
   1e970:	adc	fp, fp, r3
   1e974:	adds	r8, r8, sl
   1e978:	adc	r9, r9, fp
   1e97c:	adds	r0, r0, r8
   1e980:	adc	r1, r1, r9
   1e984:	lsr	r3, r6, #14
   1e988:	orr	r2, r3, r7, lsl #18
   1e98c:	add	r3, sp, #5568	; 0x15c0
   1e990:	add	r3, r3, #56	; 0x38
   1e994:	str	r2, [r3]
   1e998:	lsr	r3, r7, #14
   1e99c:	orr	r2, r3, r6, lsl #18
   1e9a0:	add	r3, sp, #5568	; 0x15c0
   1e9a4:	add	r3, r3, #60	; 0x3c
   1e9a8:	str	r2, [r3]
   1e9ac:	lsr	r3, r6, #18
   1e9b0:	orr	r2, r3, r7, lsl #14
   1e9b4:	add	r3, sp, #5632	; 0x1600
   1e9b8:	str	r2, [r3]
   1e9bc:	lsr	r3, r7, #18
   1e9c0:	orr	r2, r3, r6, lsl #14
   1e9c4:	add	r3, sp, #5632	; 0x1600
   1e9c8:	add	r3, r3, #4
   1e9cc:	str	r2, [r3]
   1e9d0:	add	r3, sp, #5568	; 0x15c0
   1e9d4:	add	r3, r3, #56	; 0x38
   1e9d8:	ldrd	r2, [r3]
   1e9dc:	add	ip, sp, #5632	; 0x1600
   1e9e0:	ldrd	r8, [ip]
   1e9e4:	eor	r2, r2, r8
   1e9e8:	eor	r3, r3, r9
   1e9ec:	lsl	ip, r7, #23
   1e9f0:	orr	ip, ip, r6, lsr #9
   1e9f4:	add	r4, sp, #5632	; 0x1600
   1e9f8:	add	r4, r4, #12
   1e9fc:	str	ip, [r4]
   1ea00:	lsl	ip, r6, #23
   1ea04:	orr	ip, ip, r7, lsr #9
   1ea08:	add	r4, sp, #5632	; 0x1600
   1ea0c:	add	r4, r4, #8
   1ea10:	str	ip, [r4]
   1ea14:	ldrd	r8, [r4]
   1ea18:	eor	r8, r8, r2
   1ea1c:	eor	r9, r9, r3
   1ea20:	adds	r8, r0, r8
   1ea24:	adc	r9, r1, r9
   1ea28:	mov	r6, r8
   1ea2c:	mov	r7, r9
   1ea30:	ldrd	r8, [sp, #40]	; 0x28
   1ea34:	adds	r8, r8, r6
   1ea38:	adc	r9, r9, r7
   1ea3c:	strd	r8, [sp, #40]	; 0x28
   1ea40:	ldrd	r4, [sp, #56]	; 0x38
   1ea44:	lsr	r3, r4, #28
   1ea48:	orr	r2, r3, r5, lsl #4
   1ea4c:	add	r3, sp, #5632	; 0x1600
   1ea50:	add	r3, r3, #16
   1ea54:	str	r2, [r3]
   1ea58:	lsr	r3, r5, #28
   1ea5c:	orr	r2, r3, r4, lsl #4
   1ea60:	add	r3, sp, #5632	; 0x1600
   1ea64:	add	r3, r3, #20
   1ea68:	str	r2, [r3]
   1ea6c:	lsl	r3, r5, #30
   1ea70:	orr	r2, r3, r4, lsr #2
   1ea74:	add	r3, sp, #5632	; 0x1600
   1ea78:	add	r3, r3, #28
   1ea7c:	str	r2, [r3]
   1ea80:	lsl	r3, r4, #30
   1ea84:	orr	r2, r3, r5, lsr #2
   1ea88:	add	r3, sp, #5632	; 0x1600
   1ea8c:	add	r3, r3, #24
   1ea90:	str	r2, [r3]
   1ea94:	add	r3, sp, #5632	; 0x1600
   1ea98:	add	r3, r3, #16
   1ea9c:	ldrd	r2, [r3]
   1eaa0:	add	r1, sp, #5632	; 0x1600
   1eaa4:	add	r1, r1, #24
   1eaa8:	ldrd	sl, [r1]
   1eaac:	eor	r2, r2, sl
   1eab0:	eor	r3, r3, fp
   1eab4:	lsl	r1, r5, #25
   1eab8:	orr	r1, r1, r4, lsr #7
   1eabc:	add	r0, sp, #5632	; 0x1600
   1eac0:	add	r0, r0, #36	; 0x24
   1eac4:	str	r1, [r0]
   1eac8:	lsl	r1, r4, #25
   1eacc:	orr	r1, r1, r5, lsr #7
   1ead0:	add	r0, sp, #5632	; 0x1600
   1ead4:	add	r0, r0, #32
   1ead8:	str	r1, [r0]
   1eadc:	ldrd	sl, [r0]
   1eae0:	eor	sl, sl, r2
   1eae4:	eor	fp, fp, r3
   1eae8:	mov	r2, sl
   1eaec:	mov	r3, fp
   1eaf0:	ldrd	r8, [sp, #168]	; 0xa8
   1eaf4:	orr	r0, r4, r8
   1eaf8:	orr	r1, r5, r9
   1eafc:	ldrd	sl, [sp, #176]	; 0xb0
   1eb00:	and	sl, sl, r0
   1eb04:	and	fp, fp, r1
   1eb08:	mov	r0, sl
   1eb0c:	mov	r1, fp
   1eb10:	and	r4, r4, r8
   1eb14:	and	r5, r5, r9
   1eb18:	orr	sl, r4, r0
   1eb1c:	orr	fp, r5, r1
   1eb20:	adds	r0, sl, r2
   1eb24:	adc	r1, fp, r3
   1eb28:	adds	r2, r6, r0
   1eb2c:	adc	r3, r7, r1
   1eb30:	strd	r2, [sp, #136]	; 0x88
   1eb34:	ldrd	r0, [sp, #144]	; 0x90
   1eb38:	lsr	r3, r0, #1
   1eb3c:	orr	ip, r3, r1, lsl #31
   1eb40:	add	r3, sp, #5632	; 0x1600
   1eb44:	add	r3, r3, #40	; 0x28
   1eb48:	str	ip, [r3]
   1eb4c:	lsr	r3, r1, #1
   1eb50:	orr	ip, r3, r0, lsl #31
   1eb54:	add	r3, sp, #5632	; 0x1600
   1eb58:	add	r3, r3, #44	; 0x2c
   1eb5c:	str	ip, [r3]
   1eb60:	lsr	r3, r0, #8
   1eb64:	orr	ip, r3, r1, lsl #24
   1eb68:	add	r3, sp, #5632	; 0x1600
   1eb6c:	add	r3, r3, #48	; 0x30
   1eb70:	str	ip, [r3]
   1eb74:	lsr	r3, r1, #8
   1eb78:	orr	ip, r3, r0, lsl #24
   1eb7c:	add	r3, sp, #5632	; 0x1600
   1eb80:	add	r3, r3, #52	; 0x34
   1eb84:	str	ip, [r3]
   1eb88:	add	r3, sp, #5632	; 0x1600
   1eb8c:	add	r3, r3, #40	; 0x28
   1eb90:	ldrd	r2, [r3]
   1eb94:	add	ip, sp, #5632	; 0x1600
   1eb98:	add	ip, ip, #48	; 0x30
   1eb9c:	ldrd	sl, [ip]
   1eba0:	eor	r2, r2, sl
   1eba4:	eor	r3, r3, fp
   1eba8:	lsr	ip, r0, #7
   1ebac:	orr	ip, ip, r1, lsl #25
   1ebb0:	str	ip, [sp, #936]	; 0x3a8
   1ebb4:	lsr	r1, r1, #7
   1ebb8:	str	r1, [sp, #940]	; 0x3ac
   1ebbc:	add	r1, sp, #936	; 0x3a8
   1ebc0:	ldrd	sl, [r1]
   1ebc4:	eor	sl, sl, r2
   1ebc8:	eor	fp, fp, r3
   1ebcc:	ldrd	r0, [sp, #16]
   1ebd0:	adds	r0, r0, sl
   1ebd4:	adc	r1, r1, fp
   1ebd8:	ldrd	sl, [sp, #96]	; 0x60
   1ebdc:	adds	sl, sl, r0
   1ebe0:	adc	fp, fp, r1
   1ebe4:	mov	r2, sl
   1ebe8:	mov	r3, fp
   1ebec:	ldrd	sl, [sp, #120]	; 0x78
   1ebf0:	lsr	r1, sl, #19
   1ebf4:	orr	r1, r1, fp, lsl #13
   1ebf8:	add	r0, sp, #5632	; 0x1600
   1ebfc:	add	r0, r0, #56	; 0x38
   1ec00:	str	r1, [r0]
   1ec04:	lsr	r1, fp, #19
   1ec08:	orr	r1, r1, sl, lsl #13
   1ec0c:	add	r0, sp, #5632	; 0x1600
   1ec10:	add	r0, r0, #60	; 0x3c
   1ec14:	str	r1, [r0]
   1ec18:	lsl	r1, fp, #3
   1ec1c:	orr	r1, r1, sl, lsr #29
   1ec20:	add	r0, sp, #5696	; 0x1640
   1ec24:	add	r0, r0, #4
   1ec28:	str	r1, [r0]
   1ec2c:	lsl	r1, sl, #3
   1ec30:	orr	r1, r1, fp, lsr #29
   1ec34:	add	r0, sp, #5696	; 0x1640
   1ec38:	str	r1, [r0]
   1ec3c:	add	r1, sp, #5632	; 0x1600
   1ec40:	add	r1, r1, #56	; 0x38
   1ec44:	ldrd	r0, [r1]
   1ec48:	add	ip, sp, #5696	; 0x1640
   1ec4c:	ldrd	r6, [ip]
   1ec50:	eor	r0, r0, r6
   1ec54:	eor	r1, r1, r7
   1ec58:	lsr	ip, sl, #6
   1ec5c:	orr	ip, ip, fp, lsl #26
   1ec60:	str	ip, [sp, #944]	; 0x3b0
   1ec64:	lsr	ip, fp, #6
   1ec68:	str	ip, [sp, #948]	; 0x3b4
   1ec6c:	add	ip, sp, #944	; 0x3b0
   1ec70:	ldrd	sl, [ip]
   1ec74:	eor	sl, sl, r0
   1ec78:	eor	fp, fp, r1
   1ec7c:	adds	sl, r2, sl
   1ec80:	adc	fp, r3, fp
   1ec84:	ldrd	r6, [sp, #64]	; 0x40
   1ec88:	mov	r0, r6
   1ec8c:	mov	r1, r7
   1ec90:	ldrd	r2, [sp]
   1ec94:	eor	r0, r0, r2
   1ec98:	eor	r1, r1, r3
   1ec9c:	ldrd	r2, [sp, #40]	; 0x28
   1eca0:	and	r2, r2, r0
   1eca4:	and	r3, r3, r1
   1eca8:	eor	r6, r6, r2
   1ecac:	eor	r7, r7, r3
   1ecb0:	add	r3, pc, #896	; 0x380
   1ecb4:	ldrd	r2, [r3]
   1ecb8:	strd	sl, [sp, #168]	; 0xa8
   1ecbc:	adds	sl, sl, r2
   1ecc0:	adc	fp, fp, r3
   1ecc4:	ldrd	r4, [sp, #184]	; 0xb8
   1ecc8:	adds	r4, r4, sl
   1eccc:	adc	r5, r5, fp
   1ecd0:	adds	r0, r6, r4
   1ecd4:	adc	r1, r7, r5
   1ecd8:	ldrd	sl, [sp, #40]	; 0x28
   1ecdc:	lsr	r3, sl, #14
   1ece0:	orr	ip, r3, fp, lsl #18
   1ece4:	add	r3, sp, #5696	; 0x1640
   1ece8:	add	r3, r3, #8
   1ecec:	str	ip, [r3]
   1ecf0:	lsr	r3, fp, #14
   1ecf4:	orr	ip, r3, sl, lsl #18
   1ecf8:	add	r3, sp, #5696	; 0x1640
   1ecfc:	add	r3, r3, #12
   1ed00:	str	ip, [r3]
   1ed04:	lsr	r3, sl, #18
   1ed08:	orr	ip, r3, fp, lsl #14
   1ed0c:	add	r3, sp, #5696	; 0x1640
   1ed10:	add	r3, r3, #16
   1ed14:	str	ip, [r3]
   1ed18:	lsr	r3, fp, #18
   1ed1c:	orr	ip, r3, sl, lsl #14
   1ed20:	add	r3, sp, #5696	; 0x1640
   1ed24:	add	r3, r3, #20
   1ed28:	str	ip, [r3]
   1ed2c:	add	r3, sp, #5696	; 0x1640
   1ed30:	add	r3, r3, #8
   1ed34:	ldrd	r2, [r3]
   1ed38:	add	ip, sp, #5696	; 0x1640
   1ed3c:	add	ip, ip, #16
   1ed40:	ldrd	r6, [ip]
   1ed44:	eor	r2, r2, r6
   1ed48:	eor	r3, r3, r7
   1ed4c:	lsl	ip, fp, #23
   1ed50:	orr	ip, ip, sl, lsr #9
   1ed54:	add	r4, sp, #5696	; 0x1640
   1ed58:	add	r4, r4, #28
   1ed5c:	str	ip, [r4]
   1ed60:	lsl	ip, sl, #23
   1ed64:	orr	ip, ip, fp, lsr #9
   1ed68:	add	r4, sp, #5696	; 0x1640
   1ed6c:	add	r4, r4, #24
   1ed70:	str	ip, [r4]
   1ed74:	ldrd	r4, [r4]
   1ed78:	eor	r4, r4, r2
   1ed7c:	eor	r5, r5, r3
   1ed80:	adds	r4, r0, r4
   1ed84:	adc	r5, r1, r5
   1ed88:	ldrd	sl, [sp, #176]	; 0xb0
   1ed8c:	adds	sl, sl, r4
   1ed90:	adc	fp, fp, r5
   1ed94:	ldrd	r6, [sp, #136]	; 0x88
   1ed98:	lsr	r3, r6, #28
   1ed9c:	orr	r1, r3, r7, lsl #4
   1eda0:	add	r3, sp, #5696	; 0x1640
   1eda4:	add	r3, r3, #32
   1eda8:	str	r1, [r3]
   1edac:	lsr	r3, r7, #28
   1edb0:	orr	r1, r3, r6, lsl #4
   1edb4:	add	r3, sp, #5696	; 0x1640
   1edb8:	add	r3, r3, #36	; 0x24
   1edbc:	str	r1, [r3]
   1edc0:	lsl	r3, r7, #30
   1edc4:	orr	r1, r3, r6, lsr #2
   1edc8:	add	r3, sp, #5696	; 0x1640
   1edcc:	add	r3, r3, #44	; 0x2c
   1edd0:	str	r1, [r3]
   1edd4:	lsl	r3, r6, #30
   1edd8:	orr	r1, r3, r7, lsr #2
   1eddc:	add	r3, sp, #5696	; 0x1640
   1ede0:	add	r3, r3, #40	; 0x28
   1ede4:	str	r1, [r3]
   1ede8:	add	r3, sp, #5696	; 0x1640
   1edec:	add	r3, r3, #32
   1edf0:	ldrd	r2, [r3]
   1edf4:	add	r1, sp, #5696	; 0x1640
   1edf8:	add	r1, r1, #40	; 0x28
   1edfc:	ldrd	r0, [r1]
   1ee00:	eor	r2, r2, r0
   1ee04:	eor	r3, r3, r1
   1ee08:	lsl	r1, r7, #25
   1ee0c:	orr	r1, r1, r6, lsr #7
   1ee10:	add	r0, sp, #5696	; 0x1640
   1ee14:	add	r0, r0, #52	; 0x34
   1ee18:	str	r1, [r0]
   1ee1c:	lsl	r1, r6, #25
   1ee20:	mov	ip, r7
   1ee24:	orr	r1, r1, r7, lsr #7
   1ee28:	add	r0, sp, #5696	; 0x1640
   1ee2c:	add	r0, r0, #48	; 0x30
   1ee30:	str	r1, [r0]
   1ee34:	ldrd	r0, [r0]
   1ee38:	eor	r0, r0, r2
   1ee3c:	eor	r1, r1, r3
   1ee40:	strd	r0, [sp, #16]
   1ee44:	ldrd	r2, [sp, #56]	; 0x38
   1ee48:	orr	r2, r2, r6
   1ee4c:	orr	r3, r3, r7
   1ee50:	mov	r0, r2
   1ee54:	mov	r1, r3
   1ee58:	mov	r2, r8
   1ee5c:	mov	r3, r9
   1ee60:	and	r2, r2, r0
   1ee64:	and	r3, r3, r1
   1ee68:	mov	r0, r2
   1ee6c:	mov	r1, r3
   1ee70:	mov	r2, r6
   1ee74:	ldrd	r6, [sp, #56]	; 0x38
   1ee78:	and	r6, r6, r2
   1ee7c:	and	r7, r7, ip
   1ee80:	orr	r2, r6, r0
   1ee84:	orr	r3, r7, r1
   1ee88:	mov	r0, r2
   1ee8c:	mov	r1, r3
   1ee90:	ldrd	r2, [sp, #16]
   1ee94:	adds	r2, r2, r0
   1ee98:	adc	r3, r3, r1
   1ee9c:	adds	r4, r4, r2
   1eea0:	adc	r5, r5, r3
   1eea4:	strd	r4, [sp, #184]	; 0xb8
   1eea8:	ldrd	r4, [sp, #152]	; 0x98
   1eeac:	lsr	r3, r4, #1
   1eeb0:	orr	ip, r3, r5, lsl #31
   1eeb4:	add	r3, sp, #5696	; 0x1640
   1eeb8:	add	r3, r3, #56	; 0x38
   1eebc:	str	ip, [r3]
   1eec0:	lsr	r3, r5, #1
   1eec4:	orr	ip, r3, r4, lsl #31
   1eec8:	add	r3, sp, #5696	; 0x1640
   1eecc:	add	r3, r3, #60	; 0x3c
   1eed0:	str	ip, [r3]
   1eed4:	lsr	r3, r4, #8
   1eed8:	orr	ip, r3, r5, lsl #24
   1eedc:	add	r3, sp, #5760	; 0x1680
   1eee0:	str	ip, [r3]
   1eee4:	lsr	r3, r5, #8
   1eee8:	orr	r1, r3, r4, lsl #24
   1eeec:	add	r3, sp, #5760	; 0x1680
   1eef0:	add	r3, r3, #4
   1eef4:	str	r1, [r3]
   1eef8:	add	r3, sp, #5696	; 0x1640
   1eefc:	add	r3, r3, #56	; 0x38
   1ef00:	ldrd	r2, [r3]
   1ef04:	add	r1, sp, #5760	; 0x1680
   1ef08:	ldrd	r0, [r1]
   1ef0c:	eor	r2, r2, r0
   1ef10:	eor	r3, r3, r1
   1ef14:	mov	r0, r2
   1ef18:	mov	r1, r3
   1ef1c:	lsr	ip, r4, #7
   1ef20:	orr	ip, ip, r5, lsl #25
   1ef24:	str	ip, [sp, #952]	; 0x3b8
   1ef28:	lsr	ip, r5, #7
   1ef2c:	str	ip, [sp, #956]	; 0x3bc
   1ef30:	add	r3, sp, #952	; 0x3b8
   1ef34:	ldrd	r2, [r3]
   1ef38:	eor	r2, r2, r0
   1ef3c:	eor	r3, r3, r1
   1ef40:	mov	r0, r2
   1ef44:	mov	r1, r3
   1ef48:	ldrd	r2, [sp, #144]	; 0x90
   1ef4c:	adds	r2, r2, r0
   1ef50:	adc	r3, r3, r1
   1ef54:	mov	r0, r2
   1ef58:	mov	r1, r3
   1ef5c:	ldrd	r2, [sp, #112]	; 0x70
   1ef60:	adds	r2, r2, r0
   1ef64:	adc	r3, r3, r1
   1ef68:	mov	r0, r2
   1ef6c:	mov	r1, r3
   1ef70:	ldrd	r4, [sp, #128]	; 0x80
   1ef74:	lsr	r3, r4, #19
   1ef78:	orr	ip, r3, r5, lsl #13
   1ef7c:	add	r3, sp, #5760	; 0x1680
   1ef80:	add	r3, r3, #8
   1ef84:	str	ip, [r3]
   1ef88:	lsr	r3, r5, #19
   1ef8c:	orr	ip, r3, r4, lsl #13
   1ef90:	add	r3, sp, #5760	; 0x1680
   1ef94:	add	r3, r3, #12
   1ef98:	str	ip, [r3]
   1ef9c:	lsl	r3, r5, #3
   1efa0:	orr	ip, r3, r4, lsr #29
   1efa4:	add	r3, sp, #5760	; 0x1680
   1efa8:	add	r3, r3, #20
   1efac:	str	ip, [r3]
   1efb0:	lsl	r3, r4, #3
   1efb4:	orr	ip, r3, r5, lsr #29
   1efb8:	add	r3, sp, #5760	; 0x1680
   1efbc:	add	r3, r3, #16
   1efc0:	str	ip, [r3]
   1efc4:	add	r3, sp, #5760	; 0x1680
   1efc8:	add	r3, r3, #8
   1efcc:	ldrd	r2, [r3]
   1efd0:	add	ip, sp, #5760	; 0x1680
   1efd4:	add	ip, ip, #16
   1efd8:	ldrd	r6, [ip]
   1efdc:	eor	r2, r2, r6
   1efe0:	eor	r3, r3, r7
   1efe4:	lsr	ip, r4, #6
   1efe8:	orr	ip, ip, r5, lsl #26
   1efec:	str	ip, [sp, #960]	; 0x3c0
   1eff0:	lsr	ip, r5, #6
   1eff4:	str	ip, [sp, #964]	; 0x3c4
   1eff8:	add	ip, sp, #960	; 0x3c0
   1effc:	ldrd	r4, [ip]
   1f000:	eor	r4, r4, r2
   1f004:	eor	r5, r5, r3
   1f008:	adds	r4, r0, r4
   1f00c:	adc	r5, r1, r5
   1f010:	mov	r6, r4
   1f014:	mov	r7, r5
   1f018:	ldrd	r0, [sp]
   1f01c:	ldrd	r4, [sp, #40]	; 0x28
   1f020:	eor	r0, r0, r4
   1f024:	eor	r1, r1, r5
   1f028:	mov	r4, sl
   1f02c:	mov	r5, fp
   1f030:	mov	r2, sl
   1f034:	b	1f048 <dcngettext@plt+0xe058>
   1f038:	sbclt	r7, r6, #344064	; 0x54000
   1f03c:	mrclt	3, 7, sl, cr9, cr7, {7}
   1f040:	cmn	r2, #-1409286144	; 0xac000000
   1f044:			; <UNDEFINED> instruction: 0xc67178f2
   1f048:	mov	r3, fp
   1f04c:	and	r2, r2, r0
   1f050:	and	r3, r3, r1
   1f054:	mov	r0, r2
   1f058:	mov	r1, r3
   1f05c:	ldrd	r2, [sp]
   1f060:	eor	r2, r2, r0
   1f064:	eor	r3, r3, r1
   1f068:	mov	r0, r2
   1f06c:	mov	r1, r3
   1f070:	sub	r3, pc, #56	; 0x38
   1f074:	ldrd	r2, [r3]
   1f078:	strd	r6, [sp, #144]	; 0x90
   1f07c:	adds	sl, r6, r2
   1f080:	adc	fp, r7, r3
   1f084:	mov	r2, sl
   1f088:	mov	r3, fp
   1f08c:	ldrd	sl, [sp, #64]	; 0x40
   1f090:	adds	sl, sl, r2
   1f094:	adc	fp, fp, r3
   1f098:	adds	r0, r0, sl
   1f09c:	adc	r1, r1, fp
   1f0a0:	lsr	r3, r4, #14
   1f0a4:	orr	ip, r3, r5, lsl #18
   1f0a8:	add	r3, sp, #5760	; 0x1680
   1f0ac:	add	r3, r3, #24
   1f0b0:	str	ip, [r3]
   1f0b4:	lsr	r3, r5, #14
   1f0b8:	orr	ip, r3, r4, lsl #18
   1f0bc:	add	r3, sp, #5760	; 0x1680
   1f0c0:	add	r3, r3, #28
   1f0c4:	str	ip, [r3]
   1f0c8:	lsr	r3, r4, #18
   1f0cc:	orr	ip, r3, r5, lsl #14
   1f0d0:	add	r3, sp, #5760	; 0x1680
   1f0d4:	add	r3, r3, #32
   1f0d8:	str	ip, [r3]
   1f0dc:	lsr	r3, r5, #18
   1f0e0:	orr	ip, r3, r4, lsl #14
   1f0e4:	add	r3, sp, #5760	; 0x1680
   1f0e8:	add	r3, r3, #36	; 0x24
   1f0ec:	str	ip, [r3]
   1f0f0:	add	r3, sp, #5760	; 0x1680
   1f0f4:	add	r3, r3, #24
   1f0f8:	ldrd	r2, [r3]
   1f0fc:	add	ip, sp, #5760	; 0x1680
   1f100:	add	ip, ip, #32
   1f104:	ldrd	r6, [ip]
   1f108:	eor	r2, r2, r6
   1f10c:	eor	r3, r3, r7
   1f110:	lsl	ip, r5, #23
   1f114:	orr	ip, ip, r4, lsr #9
   1f118:	add	r6, sp, #5760	; 0x1680
   1f11c:	add	r6, r6, #44	; 0x2c
   1f120:	str	ip, [r6]
   1f124:	lsl	ip, r4, #23
   1f128:	strd	r4, [sp, #176]	; 0xb0
   1f12c:	orr	ip, ip, r5, lsr #9
   1f130:	add	r4, sp, #5760	; 0x1680
   1f134:	add	r4, r4, #40	; 0x28
   1f138:	str	ip, [r4]
   1f13c:	ldrd	sl, [r4]
   1f140:	eor	sl, sl, r2
   1f144:	eor	fp, fp, r3
   1f148:	adds	sl, r0, sl
   1f14c:	adc	fp, r1, fp
   1f150:	mov	r2, r8
   1f154:	mov	r3, r9
   1f158:	mov	r8, sl
   1f15c:	mov	r9, fp
   1f160:	adds	r2, r2, sl
   1f164:	adc	r3, r3, fp
   1f168:	mov	sl, r2
   1f16c:	mov	fp, r3
   1f170:	ldrd	r4, [sp, #184]	; 0xb8
   1f174:	lsr	r3, r4, #28
   1f178:	orr	r1, r3, r5, lsl #4
   1f17c:	add	r3, sp, #5760	; 0x1680
   1f180:	add	r3, r3, #48	; 0x30
   1f184:	str	r1, [r3]
   1f188:	lsr	r3, r5, #28
   1f18c:	orr	r1, r3, r4, lsl #4
   1f190:	add	r3, sp, #5760	; 0x1680
   1f194:	add	r3, r3, #52	; 0x34
   1f198:	str	r1, [r3]
   1f19c:	lsl	r3, r5, #30
   1f1a0:	orr	r1, r3, r4, lsr #2
   1f1a4:	add	r3, sp, #5760	; 0x1680
   1f1a8:	add	r3, r3, #60	; 0x3c
   1f1ac:	str	r1, [r3]
   1f1b0:	lsl	r3, r4, #30
   1f1b4:	orr	r1, r3, r5, lsr #2
   1f1b8:	add	r3, sp, #5760	; 0x1680
   1f1bc:	add	r3, r3, #56	; 0x38
   1f1c0:	str	r1, [r3]
   1f1c4:	add	r3, sp, #5760	; 0x1680
   1f1c8:	add	r3, r3, #48	; 0x30
   1f1cc:	ldrd	r2, [r3]
   1f1d0:	add	r1, sp, #5760	; 0x1680
   1f1d4:	add	r1, r1, #56	; 0x38
   1f1d8:	ldrd	r6, [r1]
   1f1dc:	eor	r2, r2, r6
   1f1e0:	eor	r3, r3, r7
   1f1e4:	lsl	r1, r5, #25
   1f1e8:	orr	r1, r1, r4, lsr #7
   1f1ec:	add	r0, sp, #5824	; 0x16c0
   1f1f0:	add	r0, r0, #4
   1f1f4:	str	r1, [r0]
   1f1f8:	lsl	r1, r4, #25
   1f1fc:	orr	r1, r1, r5, lsr #7
   1f200:	add	r0, sp, #5824	; 0x16c0
   1f204:	str	r1, [r0]
   1f208:	ldrd	r0, [r0]
   1f20c:	eor	r0, r0, r2
   1f210:	eor	r1, r1, r3
   1f214:	strd	r0, [sp, #16]
   1f218:	ldrd	r6, [sp, #136]	; 0x88
   1f21c:	orr	r2, r6, r4
   1f220:	orr	r3, r7, r5
   1f224:	mov	r0, r2
   1f228:	mov	r1, r3
   1f22c:	ldrd	r2, [sp, #56]	; 0x38
   1f230:	and	r2, r2, r0
   1f234:	and	r3, r3, r1
   1f238:	mov	r0, r2
   1f23c:	mov	r1, r3
   1f240:	and	r6, r6, r4
   1f244:	and	r7, r7, r5
   1f248:	orr	r6, r6, r0
   1f24c:	orr	r7, r7, r1
   1f250:	mov	r0, r6
   1f254:	mov	r1, r7
   1f258:	ldrd	r6, [sp, #16]
   1f25c:	adds	r6, r6, r0
   1f260:	adc	r7, r7, r1
   1f264:	adds	r2, r8, r6
   1f268:	adc	r3, r9, r7
   1f26c:	strd	r2, [sp, #64]	; 0x40
   1f270:	ldrd	r0, [sp, #160]	; 0xa0
   1f274:	lsr	r3, r0, #1
   1f278:	orr	ip, r3, r1, lsl #31
   1f27c:	add	r3, sp, #5824	; 0x16c0
   1f280:	add	r3, r3, #8
   1f284:	str	ip, [r3]
   1f288:	lsr	r3, r1, #1
   1f28c:	orr	ip, r3, r0, lsl #31
   1f290:	add	r3, sp, #5824	; 0x16c0
   1f294:	add	r3, r3, #12
   1f298:	str	ip, [r3]
   1f29c:	lsr	r3, r0, #8
   1f2a0:	orr	ip, r3, r1, lsl #24
   1f2a4:	add	r3, sp, #5824	; 0x16c0
   1f2a8:	add	r3, r3, #16
   1f2ac:	str	ip, [r3]
   1f2b0:	lsr	r3, r1, #8
   1f2b4:	orr	ip, r3, r0, lsl #24
   1f2b8:	add	r3, sp, #5824	; 0x16c0
   1f2bc:	add	r3, r3, #20
   1f2c0:	str	ip, [r3]
   1f2c4:	add	r3, sp, #5824	; 0x16c0
   1f2c8:	add	r3, r3, #8
   1f2cc:	ldrd	r2, [r3]
   1f2d0:	add	ip, sp, #5824	; 0x16c0
   1f2d4:	add	ip, ip, #16
   1f2d8:	ldrd	r6, [ip]
   1f2dc:	eor	r2, r2, r6
   1f2e0:	eor	r3, r3, r7
   1f2e4:	lsr	ip, r0, #7
   1f2e8:	orr	ip, ip, r1, lsl #25
   1f2ec:	str	ip, [sp, #968]	; 0x3c8
   1f2f0:	lsr	r1, r1, #7
   1f2f4:	str	r1, [sp, #972]	; 0x3cc
   1f2f8:	add	r1, sp, #968	; 0x3c8
   1f2fc:	ldrd	r6, [r1]
   1f300:	eor	r6, r6, r2
   1f304:	eor	r7, r7, r3
   1f308:	ldrd	r0, [sp, #152]	; 0x98
   1f30c:	adds	r0, r0, r6
   1f310:	adc	r1, r1, r7
   1f314:	mov	r2, r0
   1f318:	mov	r3, r1
   1f31c:	ldrd	r0, [sp, #48]	; 0x30
   1f320:	adds	r0, r0, r2
   1f324:	adc	r1, r1, r3
   1f328:	strd	r0, [sp, #16]
   1f32c:	ldrd	r6, [sp, #168]	; 0xa8
   1f330:	lsr	r1, r6, #19
   1f334:	orr	r1, r1, r7, lsl #13
   1f338:	add	r3, sp, #5824	; 0x16c0
   1f33c:	add	r3, r3, #24
   1f340:	str	r1, [r3]
   1f344:	lsr	r1, r7, #19
   1f348:	orr	r1, r1, r6, lsl #13
   1f34c:	add	r3, sp, #5824	; 0x16c0
   1f350:	add	r3, r3, #28
   1f354:	str	r1, [r3]
   1f358:	lsl	r1, r7, #3
   1f35c:	orr	r1, r1, r6, lsr #29
   1f360:	add	r3, sp, #5824	; 0x16c0
   1f364:	add	r3, r3, #36	; 0x24
   1f368:	str	r1, [r3]
   1f36c:	lsl	r1, r6, #3
   1f370:	orr	r1, r1, r7, lsr #29
   1f374:	add	r3, sp, #5824	; 0x16c0
   1f378:	add	r3, r3, #32
   1f37c:	str	r1, [r3]
   1f380:	add	r3, sp, #5824	; 0x16c0
   1f384:	add	r3, r3, #24
   1f388:	ldrd	r0, [r3]
   1f38c:	add	r3, sp, #5824	; 0x16c0
   1f390:	add	r3, r3, #32
   1f394:	ldrd	r2, [r3]
   1f398:	eor	r0, r0, r2
   1f39c:	eor	r1, r1, r3
   1f3a0:	lsr	ip, r6, #6
   1f3a4:	orr	ip, ip, r7, lsl #26
   1f3a8:	str	ip, [sp, #976]	; 0x3d0
   1f3ac:	lsr	ip, r7, #6
   1f3b0:	str	ip, [sp, #980]	; 0x3d4
   1f3b4:	add	r3, sp, #976	; 0x3d0
   1f3b8:	ldrd	r6, [r3]
   1f3bc:	eor	r6, r6, r0
   1f3c0:	eor	r7, r7, r1
   1f3c4:	ldrd	r8, [sp, #16]
   1f3c8:	adds	r8, r8, r6
   1f3cc:	adc	r9, r9, r7
   1f3d0:	mov	r6, r8
   1f3d4:	mov	r7, r9
   1f3d8:	mov	r2, r8
   1f3dc:	mov	r3, r9
   1f3e0:	add	r1, sp, #7104	; 0x1bc0
   1f3e4:	add	r1, r1, #16
   1f3e8:	strd	r2, [r1]
   1f3ec:	ldrd	r0, [sp, #176]	; 0xb0
   1f3f0:	ldrd	r2, [sp, #40]	; 0x28
   1f3f4:	mov	r8, r2
   1f3f8:	mov	r9, r3
   1f3fc:	eor	r8, r8, r0
   1f400:	eor	r9, r9, r1
   1f404:	mov	r0, r8
   1f408:	mov	r1, r9
   1f40c:	and	r0, r0, sl
   1f410:	and	r1, r1, fp
   1f414:	mov	r8, r2
   1f418:	mov	r9, r3
   1f41c:	eor	r8, r8, r0
   1f420:	eor	r9, r9, r1
   1f424:	add	r3, pc, #900	; 0x384
   1f428:	ldrd	r2, [r3]
   1f42c:	strd	r6, [sp, #192]	; 0xc0
   1f430:	adds	r6, r6, r2
   1f434:	adc	r7, r7, r3
   1f438:	mov	r2, r6
   1f43c:	mov	r3, r7
   1f440:	ldrd	r6, [sp]
   1f444:	adds	r6, r6, r2
   1f448:	adc	r7, r7, r3
   1f44c:	adds	r0, r8, r6
   1f450:	adc	r1, r9, r7
   1f454:	lsr	r3, sl, #14
   1f458:	orr	ip, r3, fp, lsl #18
   1f45c:	add	r3, sp, #5824	; 0x16c0
   1f460:	add	r3, r3, #40	; 0x28
   1f464:	str	ip, [r3]
   1f468:	lsr	r3, fp, #14
   1f46c:	orr	ip, r3, sl, lsl #18
   1f470:	add	r3, sp, #5824	; 0x16c0
   1f474:	add	r3, r3, #44	; 0x2c
   1f478:	str	ip, [r3]
   1f47c:	lsr	r3, sl, #18
   1f480:	orr	ip, r3, fp, lsl #14
   1f484:	add	r3, sp, #5824	; 0x16c0
   1f488:	add	r3, r3, #48	; 0x30
   1f48c:	str	ip, [r3]
   1f490:	lsr	r3, fp, #18
   1f494:	orr	ip, r3, sl, lsl #14
   1f498:	add	r3, sp, #5824	; 0x16c0
   1f49c:	add	r3, r3, #52	; 0x34
   1f4a0:	str	ip, [r3]
   1f4a4:	add	r3, sp, #5824	; 0x16c0
   1f4a8:	add	r3, r3, #40	; 0x28
   1f4ac:	ldrd	r2, [r3]
   1f4b0:	add	ip, sp, #5824	; 0x16c0
   1f4b4:	add	ip, ip, #48	; 0x30
   1f4b8:	ldrd	r6, [ip]
   1f4bc:	eor	r2, r2, r6
   1f4c0:	eor	r3, r3, r7
   1f4c4:	lsl	ip, fp, #23
   1f4c8:	orr	ip, ip, sl, lsr #9
   1f4cc:	add	r6, sp, #5824	; 0x16c0
   1f4d0:	add	r6, r6, #60	; 0x3c
   1f4d4:	str	ip, [r6]
   1f4d8:	lsl	ip, sl, #23
   1f4dc:	orr	ip, ip, fp, lsr #9
   1f4e0:	add	r6, sp, #5824	; 0x16c0
   1f4e4:	add	r6, r6, #56	; 0x38
   1f4e8:	str	ip, [r6]
   1f4ec:	ldrd	r6, [r6]
   1f4f0:	eor	r6, r6, r2
   1f4f4:	eor	r7, r7, r3
   1f4f8:	adds	r6, r0, r6
   1f4fc:	adc	r7, r1, r7
   1f500:	mov	r2, r6
   1f504:	mov	r3, r7
   1f508:	strd	r2, [sp]
   1f50c:	ldrd	r0, [sp, #56]	; 0x38
   1f510:	adds	r0, r0, r6
   1f514:	adc	r1, r1, r7
   1f518:	mov	r6, r0
   1f51c:	mov	r7, r1
   1f520:	ldrd	r0, [sp, #64]	; 0x40
   1f524:	lsr	r3, r0, #28
   1f528:	orr	ip, r3, r1, lsl #4
   1f52c:	add	r3, sp, #5888	; 0x1700
   1f530:	str	ip, [r3]
   1f534:	lsr	r3, r1, #28
   1f538:	orr	ip, r3, r0, lsl #4
   1f53c:	add	r3, sp, #5888	; 0x1700
   1f540:	add	r3, r3, #4
   1f544:	str	ip, [r3]
   1f548:	lsl	r3, r1, #30
   1f54c:	orr	ip, r3, r0, lsr #2
   1f550:	add	r3, sp, #5888	; 0x1700
   1f554:	add	r3, r3, #12
   1f558:	str	ip, [r3]
   1f55c:	lsl	r3, r0, #30
   1f560:	orr	ip, r3, r1, lsr #2
   1f564:	add	r3, sp, #5888	; 0x1700
   1f568:	add	r3, r3, #8
   1f56c:	str	ip, [r3]
   1f570:	add	r3, sp, #5888	; 0x1700
   1f574:	ldrd	r2, [r3]
   1f578:	add	ip, sp, #5888	; 0x1700
   1f57c:	add	ip, ip, #8
   1f580:	ldrd	r8, [ip]
   1f584:	eor	r2, r2, r8
   1f588:	eor	r3, r3, r9
   1f58c:	mov	r8, r0
   1f590:	mov	r9, r1
   1f594:	lsl	r1, r1, #25
   1f598:	orr	r1, r1, r8, lsr #7
   1f59c:	add	r0, sp, #5888	; 0x1700
   1f5a0:	add	r0, r0, #20
   1f5a4:	str	r1, [r0]
   1f5a8:	lsl	r1, r8, #25
   1f5ac:	orr	r1, r1, r9, lsr #7
   1f5b0:	add	r0, sp, #5888	; 0x1700
   1f5b4:	add	r0, r0, #16
   1f5b8:	str	r1, [r0]
   1f5bc:	ldrd	r0, [r0]
   1f5c0:	eor	r0, r0, r2
   1f5c4:	eor	r1, r1, r3
   1f5c8:	strd	r0, [sp, #16]
   1f5cc:	orr	r0, r4, r8
   1f5d0:	orr	r1, r5, r9
   1f5d4:	ldrd	r2, [sp, #136]	; 0x88
   1f5d8:	and	r2, r2, r0
   1f5dc:	and	r3, r3, r1
   1f5e0:	mov	r0, r2
   1f5e4:	mov	r1, r3
   1f5e8:	and	r4, r4, r8
   1f5ec:	and	r5, r5, r9
   1f5f0:	orr	r0, r0, r4
   1f5f4:	orr	r1, r1, r5
   1f5f8:	ldrd	r2, [sp, #16]
   1f5fc:	adds	r2, r2, r0
   1f600:	adc	r3, r3, r1
   1f604:	mov	r0, r2
   1f608:	mov	r1, r3
   1f60c:	ldrd	r2, [sp]
   1f610:	adds	r2, r2, r0
   1f614:	adc	r3, r3, r1
   1f618:	strd	r2, [sp]
   1f61c:	ldrd	r0, [sp, #24]
   1f620:	lsr	r3, r0, #1
   1f624:	orr	ip, r3, r1, lsl #31
   1f628:	add	r3, sp, #5888	; 0x1700
   1f62c:	add	r3, r3, #24
   1f630:	str	ip, [r3]
   1f634:	lsr	r3, r1, #1
   1f638:	orr	ip, r3, r0, lsl #31
   1f63c:	add	r3, sp, #5888	; 0x1700
   1f640:	add	r3, r3, #28
   1f644:	str	ip, [r3]
   1f648:	lsr	r3, r0, #8
   1f64c:	orr	ip, r3, r1, lsl #24
   1f650:	add	r3, sp, #5888	; 0x1700
   1f654:	add	r3, r3, #32
   1f658:	str	ip, [r3]
   1f65c:	lsr	r3, r1, #8
   1f660:	orr	ip, r3, r0, lsl #24
   1f664:	add	r3, sp, #5888	; 0x1700
   1f668:	add	r3, r3, #36	; 0x24
   1f66c:	str	ip, [r3]
   1f670:	add	r3, sp, #5888	; 0x1700
   1f674:	add	r3, r3, #24
   1f678:	ldrd	r2, [r3]
   1f67c:	add	ip, sp, #5888	; 0x1700
   1f680:	add	ip, ip, #32
   1f684:	ldrd	r8, [ip]
   1f688:	eor	r2, r2, r8
   1f68c:	eor	r3, r3, r9
   1f690:	lsr	ip, r0, #7
   1f694:	orr	ip, ip, r1, lsl #25
   1f698:	str	ip, [sp, #984]	; 0x3d8
   1f69c:	lsr	r1, r1, #7
   1f6a0:	str	r1, [sp, #988]	; 0x3dc
   1f6a4:	add	r1, sp, #984	; 0x3d8
   1f6a8:	ldrd	r4, [r1]
   1f6ac:	eor	r4, r4, r2
   1f6b0:	eor	r5, r5, r3
   1f6b4:	ldrd	r0, [sp, #160]	; 0xa0
   1f6b8:	adds	r0, r0, r4
   1f6bc:	adc	r1, r1, r5
   1f6c0:	ldrd	r4, [sp, #8]
   1f6c4:	adds	r4, r4, r0
   1f6c8:	adc	r5, r5, r1
   1f6cc:	mov	r2, r4
   1f6d0:	mov	r3, r5
   1f6d4:	ldrd	r4, [sp, #144]	; 0x90
   1f6d8:	lsr	r1, r4, #19
   1f6dc:	orr	r1, r1, r5, lsl #13
   1f6e0:	add	r0, sp, #5888	; 0x1700
   1f6e4:	add	r0, r0, #40	; 0x28
   1f6e8:	str	r1, [r0]
   1f6ec:	lsr	r1, r5, #19
   1f6f0:	orr	r1, r1, r4, lsl #13
   1f6f4:	add	r0, sp, #5888	; 0x1700
   1f6f8:	add	r0, r0, #44	; 0x2c
   1f6fc:	str	r1, [r0]
   1f700:	lsl	r1, r5, #3
   1f704:	orr	r1, r1, r4, lsr #29
   1f708:	add	r0, sp, #5888	; 0x1700
   1f70c:	add	r0, r0, #52	; 0x34
   1f710:	str	r1, [r0]
   1f714:	lsl	r1, r4, #3
   1f718:	orr	r1, r1, r5, lsr #29
   1f71c:	add	r0, sp, #5888	; 0x1700
   1f720:	add	r0, r0, #48	; 0x30
   1f724:	str	r1, [r0]
   1f728:	add	r1, sp, #5888	; 0x1700
   1f72c:	add	r1, r1, #40	; 0x28
   1f730:	ldrd	r0, [r1]
   1f734:	add	ip, sp, #5888	; 0x1700
   1f738:	add	ip, ip, #48	; 0x30
   1f73c:	ldrd	r8, [ip]
   1f740:	eor	r0, r0, r8
   1f744:	eor	r1, r1, r9
   1f748:	lsr	ip, r4, #6
   1f74c:	orr	ip, ip, r5, lsl #26
   1f750:	str	ip, [sp, #992]	; 0x3e0
   1f754:	lsr	ip, r5, #6
   1f758:	str	ip, [sp, #996]	; 0x3e4
   1f75c:	add	ip, sp, #992	; 0x3e0
   1f760:	ldrd	r4, [ip]
   1f764:	eor	r4, r4, r0
   1f768:	eor	r5, r5, r1
   1f76c:	adds	r4, r2, r4
   1f770:	adc	r5, r3, r5
   1f774:	mov	r8, r4
   1f778:	mov	r9, r5
   1f77c:	mov	r2, r4
   1f780:	mov	r3, r5
   1f784:	add	r1, sp, #7104	; 0x1bc0
   1f788:	add	r1, r1, #24
   1f78c:	strd	r2, [r1]
   1f790:	ldrd	r4, [sp, #176]	; 0xb0
   1f794:	mov	r0, r4
   1f798:	mov	r1, r5
   1f79c:	eor	r0, r0, sl
   1f7a0:	eor	r1, r1, fp
   1f7a4:	and	r0, r0, r6
   1f7a8:	b	1f7c0 <dcngettext@plt+0xe7d0>
   1f7ac:	nop			; (mov r0, r0)
   1f7b0:	b	9b7e28 <stdout@@GLIBC_2.4+0x97fcbc>
   1f7b4:	bgt	9ef2f4 <stdout@@GLIBC_2.4+0x9b7188>
   1f7b8:	biccs	ip, r0, r7, lsl #4
   1f7bc:	orrle	fp, r6, r7, asr #17
   1f7c0:	and	r1, r1, r7
   1f7c4:	mov	r2, r4
   1f7c8:	mov	r3, r5
   1f7cc:	eor	r2, r2, r0
   1f7d0:	eor	r3, r3, r1
   1f7d4:	mov	r0, r2
   1f7d8:	mov	r1, r3
   1f7dc:	sub	r3, pc, #44	; 0x2c
   1f7e0:	ldrd	r2, [r3]
   1f7e4:	strd	r8, [sp, #152]	; 0x98
   1f7e8:	adds	r4, r8, r2
   1f7ec:	adc	r5, r9, r3
   1f7f0:	mov	r2, r4
   1f7f4:	mov	r3, r5
   1f7f8:	ldrd	r4, [sp, #40]	; 0x28
   1f7fc:	adds	r4, r4, r2
   1f800:	adc	r5, r5, r3
   1f804:	adds	r0, r0, r4
   1f808:	adc	r1, r1, r5
   1f80c:	lsr	r3, r6, #14
   1f810:	orr	ip, r3, r7, lsl #18
   1f814:	add	r3, sp, #5888	; 0x1700
   1f818:	add	r3, r3, #56	; 0x38
   1f81c:	str	ip, [r3]
   1f820:	lsr	r3, r7, #14
   1f824:	orr	ip, r3, r6, lsl #18
   1f828:	add	r3, sp, #5888	; 0x1700
   1f82c:	add	r3, r3, #60	; 0x3c
   1f830:	str	ip, [r3]
   1f834:	lsr	r3, r6, #18
   1f838:	orr	ip, r3, r7, lsl #14
   1f83c:	add	r3, sp, #5952	; 0x1740
   1f840:	str	ip, [r3]
   1f844:	lsr	r3, r7, #18
   1f848:	orr	ip, r3, r6, lsl #14
   1f84c:	add	r3, sp, #5952	; 0x1740
   1f850:	add	r3, r3, #4
   1f854:	str	ip, [r3]
   1f858:	add	r3, sp, #5888	; 0x1700
   1f85c:	add	r3, r3, #56	; 0x38
   1f860:	ldrd	r8, [r3]
   1f864:	add	r3, sp, #5952	; 0x1740
   1f868:	ldrd	r2, [r3]
   1f86c:	eor	r8, r8, r2
   1f870:	eor	r9, r9, r3
   1f874:	mov	r2, r8
   1f878:	mov	r3, r9
   1f87c:	lsl	ip, r7, #23
   1f880:	orr	ip, ip, r6, lsr #9
   1f884:	add	r4, sp, #5952	; 0x1740
   1f888:	add	r4, r4, #12
   1f88c:	str	ip, [r4]
   1f890:	lsl	ip, r6, #23
   1f894:	orr	ip, ip, r7, lsr #9
   1f898:	add	r4, sp, #5952	; 0x1740
   1f89c:	add	r4, r4, #8
   1f8a0:	str	ip, [r4]
   1f8a4:	ldrd	r8, [r4]
   1f8a8:	eor	r8, r8, r2
   1f8ac:	eor	r9, r9, r3
   1f8b0:	adds	r8, r0, r8
   1f8b4:	adc	r9, r1, r9
   1f8b8:	mov	r4, r8
   1f8bc:	mov	r5, r9
   1f8c0:	ldrd	r8, [sp, #136]	; 0x88
   1f8c4:	adds	r8, r8, r4
   1f8c8:	adc	r9, r9, r5
   1f8cc:	strd	r8, [sp, #16]
   1f8d0:	ldrd	r8, [sp]
   1f8d4:	lsr	r3, r8, #28
   1f8d8:	orr	r1, r3, r9, lsl #4
   1f8dc:	add	r3, sp, #5952	; 0x1740
   1f8e0:	add	r3, r3, #16
   1f8e4:	str	r1, [r3]
   1f8e8:	lsr	r3, r9, #28
   1f8ec:	orr	r1, r3, r8, lsl #4
   1f8f0:	add	r3, sp, #5952	; 0x1740
   1f8f4:	add	r3, r3, #20
   1f8f8:	str	r1, [r3]
   1f8fc:	lsl	r3, r9, #30
   1f900:	orr	r1, r3, r8, lsr #2
   1f904:	add	r3, sp, #5952	; 0x1740
   1f908:	add	r3, r3, #28
   1f90c:	str	r1, [r3]
   1f910:	lsl	r3, r8, #30
   1f914:	orr	r1, r3, r9, lsr #2
   1f918:	add	r3, sp, #5952	; 0x1740
   1f91c:	add	r3, r3, #24
   1f920:	str	r1, [r3]
   1f924:	add	r3, sp, #5952	; 0x1740
   1f928:	add	r3, r3, #16
   1f92c:	ldrd	r8, [r3]
   1f930:	add	r3, sp, #5952	; 0x1740
   1f934:	add	r3, r3, #24
   1f938:	ldrd	r2, [r3]
   1f93c:	eor	r8, r8, r2
   1f940:	eor	r9, r9, r3
   1f944:	mov	r2, r8
   1f948:	mov	r3, r9
   1f94c:	ldrd	r8, [sp]
   1f950:	lsl	r1, r9, #25
   1f954:	orr	r1, r1, r8, lsr #7
   1f958:	add	r0, sp, #5952	; 0x1740
   1f95c:	add	r0, r0, #36	; 0x24
   1f960:	str	r1, [r0]
   1f964:	lsl	r1, r8, #25
   1f968:	orr	r1, r1, r9, lsr #7
   1f96c:	add	r0, sp, #5952	; 0x1740
   1f970:	add	r0, r0, #32
   1f974:	str	r1, [r0]
   1f978:	ldrd	r8, [r0]
   1f97c:	eor	r8, r8, r2
   1f980:	eor	r9, r9, r3
   1f984:	strd	r8, [sp, #40]	; 0x28
   1f988:	ldrd	r8, [sp, #64]	; 0x40
   1f98c:	ldrd	r0, [sp]
   1f990:	orr	r0, r0, r8
   1f994:	orr	r1, r1, r9
   1f998:	ldrd	r2, [sp, #184]	; 0xb8
   1f99c:	and	r2, r2, r0
   1f9a0:	and	r3, r3, r1
   1f9a4:	mov	r0, r2
   1f9a8:	mov	r1, r3
   1f9ac:	ldrd	r8, [sp, #64]	; 0x40
   1f9b0:	ldrd	r2, [sp]
   1f9b4:	and	r2, r2, r8
   1f9b8:	and	r3, r3, r9
   1f9bc:	orr	r8, r2, r0
   1f9c0:	orr	r9, r3, r1
   1f9c4:	mov	r0, r8
   1f9c8:	mov	r1, r9
   1f9cc:	ldrd	r8, [sp, #40]	; 0x28
   1f9d0:	adds	r8, r8, r0
   1f9d4:	adc	r9, r9, r1
   1f9d8:	adds	r2, r4, r8
   1f9dc:	adc	r3, r5, r9
   1f9e0:	strd	r2, [sp, #40]	; 0x28
   1f9e4:	ldrd	r0, [sp, #72]	; 0x48
   1f9e8:	lsr	r3, r0, #1
   1f9ec:	orr	ip, r3, r1, lsl #31
   1f9f0:	add	r3, sp, #5952	; 0x1740
   1f9f4:	add	r3, r3, #40	; 0x28
   1f9f8:	str	ip, [r3]
   1f9fc:	lsr	r3, r1, #1
   1fa00:	orr	ip, r3, r0, lsl #31
   1fa04:	add	r3, sp, #5952	; 0x1740
   1fa08:	add	r3, r3, #44	; 0x2c
   1fa0c:	str	ip, [r3]
   1fa10:	lsr	r3, r0, #8
   1fa14:	orr	ip, r3, r1, lsl #24
   1fa18:	add	r3, sp, #5952	; 0x1740
   1fa1c:	add	r3, r3, #48	; 0x30
   1fa20:	str	ip, [r3]
   1fa24:	lsr	r3, r1, #8
   1fa28:	orr	ip, r3, r0, lsl #24
   1fa2c:	add	r3, sp, #5952	; 0x1740
   1fa30:	add	r3, r3, #52	; 0x34
   1fa34:	str	ip, [r3]
   1fa38:	add	r3, sp, #5952	; 0x1740
   1fa3c:	add	r3, r3, #40	; 0x28
   1fa40:	ldrd	r2, [r3]
   1fa44:	add	ip, sp, #5952	; 0x1740
   1fa48:	add	ip, ip, #48	; 0x30
   1fa4c:	ldrd	r4, [ip]
   1fa50:	eor	r2, r2, r4
   1fa54:	eor	r3, r3, r5
   1fa58:	lsr	ip, r0, #7
   1fa5c:	orr	ip, ip, r1, lsl #25
   1fa60:	str	ip, [sp, #1000]	; 0x3e8
   1fa64:	lsr	r1, r1, #7
   1fa68:	str	r1, [sp, #1004]	; 0x3ec
   1fa6c:	add	r1, sp, #1000	; 0x3e8
   1fa70:	ldrd	r4, [r1]
   1fa74:	eor	r4, r4, r2
   1fa78:	eor	r5, r5, r3
   1fa7c:	ldrd	r0, [sp, #24]
   1fa80:	adds	r0, r0, r4
   1fa84:	adc	r1, r1, r5
   1fa88:	ldrd	r4, [sp, #104]	; 0x68
   1fa8c:	adds	r4, r4, r0
   1fa90:	adc	r5, r5, r1
   1fa94:	mov	r2, r4
   1fa98:	mov	r3, r5
   1fa9c:	ldrd	r4, [sp, #192]	; 0xc0
   1faa0:	lsr	r1, r4, #19
   1faa4:	orr	r1, r1, r5, lsl #13
   1faa8:	add	r0, sp, #5952	; 0x1740
   1faac:	add	r0, r0, #56	; 0x38
   1fab0:	str	r1, [r0]
   1fab4:	lsr	r1, r5, #19
   1fab8:	orr	r1, r1, r4, lsl #13
   1fabc:	add	r0, sp, #5952	; 0x1740
   1fac0:	add	r0, r0, #60	; 0x3c
   1fac4:	str	r1, [r0]
   1fac8:	lsl	r1, r5, #3
   1facc:	orr	r1, r1, r4, lsr #29
   1fad0:	add	r0, sp, #6016	; 0x1780
   1fad4:	add	r0, r0, #4
   1fad8:	str	r1, [r0]
   1fadc:	lsl	r1, r4, #3
   1fae0:	orr	r1, r1, r5, lsr #29
   1fae4:	add	r0, sp, #6016	; 0x1780
   1fae8:	str	r1, [r0]
   1faec:	add	r1, sp, #5952	; 0x1740
   1faf0:	add	r1, r1, #56	; 0x38
   1faf4:	ldrd	r0, [r1]
   1faf8:	add	ip, sp, #6016	; 0x1780
   1fafc:	ldrd	r8, [ip]
   1fb00:	eor	r0, r0, r8
   1fb04:	eor	r1, r1, r9
   1fb08:	lsr	ip, r4, #6
   1fb0c:	orr	ip, ip, r5, lsl #26
   1fb10:	str	ip, [sp, #1008]	; 0x3f0
   1fb14:	lsr	ip, r5, #6
   1fb18:	str	ip, [sp, #1012]	; 0x3f4
   1fb1c:	add	ip, sp, #1008	; 0x3f0
   1fb20:	ldrd	r4, [ip]
   1fb24:	eor	r4, r4, r0
   1fb28:	eor	r5, r5, r1
   1fb2c:	adds	r4, r2, r4
   1fb30:	adc	r5, r3, r5
   1fb34:	mov	r2, r4
   1fb38:	mov	r3, r5
   1fb3c:	add	r1, sp, #7104	; 0x1bc0
   1fb40:	add	r1, r1, #32
   1fb44:	strd	r2, [r1]
   1fb48:	eor	r0, sl, r6
   1fb4c:	eor	r1, fp, r7
   1fb50:	ldrd	r8, [sp, #16]
   1fb54:	and	r8, r8, r0
   1fb58:	and	r9, r9, r1
   1fb5c:	mov	r0, r8
   1fb60:	mov	r1, r9
   1fb64:	eor	r0, r0, sl
   1fb68:	eor	r1, r1, fp
   1fb6c:	add	r3, pc, #884	; 0x374
   1fb70:	ldrd	r2, [r3]
   1fb74:	strd	r4, [sp, #56]	; 0x38
   1fb78:	adds	r4, r4, r2
   1fb7c:	adc	r5, r5, r3
   1fb80:	mov	r2, r4
   1fb84:	mov	r3, r5
   1fb88:	ldrd	r4, [sp, #176]	; 0xb0
   1fb8c:	adds	r4, r4, r2
   1fb90:	adc	r5, r5, r3
   1fb94:	adds	r0, r0, r4
   1fb98:	adc	r1, r1, r5
   1fb9c:	ldrd	r4, [sp, #16]
   1fba0:	lsr	r3, r4, #14
   1fba4:	orr	ip, r3, r5, lsl #18
   1fba8:	add	r3, sp, #6016	; 0x1780
   1fbac:	add	r3, r3, #8
   1fbb0:	str	ip, [r3]
   1fbb4:	lsr	r3, r5, #14
   1fbb8:	orr	ip, r3, r4, lsl #18
   1fbbc:	add	r3, sp, #6016	; 0x1780
   1fbc0:	add	r3, r3, #12
   1fbc4:	str	ip, [r3]
   1fbc8:	lsr	r3, r4, #18
   1fbcc:	orr	ip, r3, r5, lsl #14
   1fbd0:	add	r3, sp, #6016	; 0x1780
   1fbd4:	add	r3, r3, #16
   1fbd8:	str	ip, [r3]
   1fbdc:	lsr	r3, r5, #18
   1fbe0:	orr	ip, r3, r4, lsl #14
   1fbe4:	add	r3, sp, #6016	; 0x1780
   1fbe8:	add	r3, r3, #20
   1fbec:	str	ip, [r3]
   1fbf0:	add	r3, sp, #6016	; 0x1780
   1fbf4:	add	r3, r3, #8
   1fbf8:	ldrd	r2, [r3]
   1fbfc:	add	ip, sp, #6016	; 0x1780
   1fc00:	add	ip, ip, #16
   1fc04:	ldrd	r8, [ip]
   1fc08:	eor	r2, r2, r8
   1fc0c:	eor	r3, r3, r9
   1fc10:	lsl	ip, r5, #23
   1fc14:	orr	ip, ip, r4, lsr #9
   1fc18:	add	r8, sp, #6016	; 0x1780
   1fc1c:	add	r8, r8, #28
   1fc20:	str	ip, [r8]
   1fc24:	lsl	ip, r4, #23
   1fc28:	orr	ip, ip, r5, lsr #9
   1fc2c:	add	r4, sp, #6016	; 0x1780
   1fc30:	add	r4, r4, #24
   1fc34:	str	ip, [r4]
   1fc38:	ldrd	r4, [r4]
   1fc3c:	eor	r4, r4, r2
   1fc40:	eor	r5, r5, r3
   1fc44:	adds	r4, r0, r4
   1fc48:	adc	r5, r1, r5
   1fc4c:	ldrd	r2, [sp, #184]	; 0xb8
   1fc50:	strd	r4, [sp, #24]
   1fc54:	adds	r2, r2, r4
   1fc58:	adc	r3, r3, r5
   1fc5c:	mov	r4, r2
   1fc60:	mov	r5, r3
   1fc64:	ldrd	r8, [sp, #40]	; 0x28
   1fc68:	lsr	r3, r8, #28
   1fc6c:	orr	r1, r3, r9, lsl #4
   1fc70:	add	r3, sp, #6016	; 0x1780
   1fc74:	add	r3, r3, #32
   1fc78:	str	r1, [r3]
   1fc7c:	lsr	r3, r9, #28
   1fc80:	orr	r1, r3, r8, lsl #4
   1fc84:	add	r3, sp, #6016	; 0x1780
   1fc88:	add	r3, r3, #36	; 0x24
   1fc8c:	str	r1, [r3]
   1fc90:	lsl	r3, r9, #30
   1fc94:	orr	r1, r3, r8, lsr #2
   1fc98:	add	r3, sp, #6016	; 0x1780
   1fc9c:	add	r3, r3, #44	; 0x2c
   1fca0:	str	r1, [r3]
   1fca4:	lsl	r3, r8, #30
   1fca8:	orr	r1, r3, r9, lsr #2
   1fcac:	add	r3, sp, #6016	; 0x1780
   1fcb0:	add	r3, r3, #40	; 0x28
   1fcb4:	str	r1, [r3]
   1fcb8:	add	r3, sp, #6016	; 0x1780
   1fcbc:	add	r3, r3, #32
   1fcc0:	ldrd	r2, [r3]
   1fcc4:	add	r1, sp, #6016	; 0x1780
   1fcc8:	add	r1, r1, #40	; 0x28
   1fccc:	ldrd	r0, [r1]
   1fcd0:	eor	r2, r2, r0
   1fcd4:	eor	r3, r3, r1
   1fcd8:	lsl	r1, r9, #25
   1fcdc:	orr	r1, r1, r8, lsr #7
   1fce0:	add	r0, sp, #6016	; 0x1780
   1fce4:	add	r0, r0, #52	; 0x34
   1fce8:	str	r1, [r0]
   1fcec:	lsl	r1, r8, #25
   1fcf0:	mov	ip, r9
   1fcf4:	orr	r1, r1, r9, lsr #7
   1fcf8:	add	r0, sp, #6016	; 0x1780
   1fcfc:	add	r0, r0, #48	; 0x30
   1fd00:	str	r1, [r0]
   1fd04:	ldrd	r0, [r0]
   1fd08:	eor	r0, r0, r2
   1fd0c:	eor	r1, r1, r3
   1fd10:	strd	r0, [sp, #136]	; 0x88
   1fd14:	ldrd	r2, [sp]
   1fd18:	orr	r2, r2, r8
   1fd1c:	orr	r3, r3, r9
   1fd20:	mov	r0, r2
   1fd24:	mov	r1, r3
   1fd28:	ldrd	r2, [sp, #64]	; 0x40
   1fd2c:	and	r2, r2, r0
   1fd30:	and	r3, r3, r1
   1fd34:	mov	r0, r2
   1fd38:	mov	r1, r3
   1fd3c:	mov	r2, r8
   1fd40:	ldrd	r8, [sp]
   1fd44:	and	r8, r8, r2
   1fd48:	and	r9, r9, ip
   1fd4c:	orr	r2, r8, r0
   1fd50:	orr	r3, r9, r1
   1fd54:	ldrd	r8, [sp, #136]	; 0x88
   1fd58:	adds	r8, r8, r2
   1fd5c:	adc	r9, r9, r3
   1fd60:	ldrd	r2, [sp, #24]
   1fd64:	adds	r2, r2, r8
   1fd68:	adc	r3, r3, r9
   1fd6c:	strd	r2, [sp, #136]	; 0x88
   1fd70:	ldrd	r0, [sp, #80]	; 0x50
   1fd74:	lsr	r3, r0, #1
   1fd78:	orr	ip, r3, r1, lsl #31
   1fd7c:	add	r3, sp, #6016	; 0x1780
   1fd80:	add	r3, r3, #56	; 0x38
   1fd84:	str	ip, [r3]
   1fd88:	lsr	r3, r1, #1
   1fd8c:	orr	ip, r3, r0, lsl #31
   1fd90:	add	r3, sp, #6016	; 0x1780
   1fd94:	add	r3, r3, #60	; 0x3c
   1fd98:	str	ip, [r3]
   1fd9c:	lsr	r3, r0, #8
   1fda0:	orr	ip, r3, r1, lsl #24
   1fda4:	add	r3, sp, #6080	; 0x17c0
   1fda8:	str	ip, [r3]
   1fdac:	lsr	r3, r1, #8
   1fdb0:	orr	ip, r3, r0, lsl #24
   1fdb4:	add	r3, sp, #6080	; 0x17c0
   1fdb8:	add	r3, r3, #4
   1fdbc:	str	ip, [r3]
   1fdc0:	add	r3, sp, #6016	; 0x1780
   1fdc4:	add	r3, r3, #56	; 0x38
   1fdc8:	ldrd	r8, [r3]
   1fdcc:	add	r3, sp, #6080	; 0x17c0
   1fdd0:	ldrd	r2, [r3]
   1fdd4:	eor	r8, r8, r2
   1fdd8:	eor	r9, r9, r3
   1fddc:	mov	r2, r8
   1fde0:	mov	r3, r9
   1fde4:	lsr	ip, r0, #7
   1fde8:	orr	ip, ip, r1, lsl #25
   1fdec:	str	ip, [sp, #1016]	; 0x3f8
   1fdf0:	lsr	r1, r1, #7
   1fdf4:	str	r1, [sp, #1020]	; 0x3fc
   1fdf8:	add	r1, sp, #1016	; 0x3f8
   1fdfc:	ldrd	r8, [r1]
   1fe00:	eor	r8, r8, r2
   1fe04:	eor	r9, r9, r3
   1fe08:	ldrd	r0, [sp, #72]	; 0x48
   1fe0c:	adds	r0, r0, r8
   1fe10:	adc	r1, r1, r9
   1fe14:	mov	r2, r0
   1fe18:	mov	r3, r1
   1fe1c:	ldrd	r0, [sp, #120]	; 0x78
   1fe20:	adds	r0, r0, r2
   1fe24:	adc	r1, r1, r3
   1fe28:	mov	r2, r0
   1fe2c:	mov	r3, r1
   1fe30:	ldrd	r8, [sp, #152]	; 0x98
   1fe34:	lsr	r1, r8, #19
   1fe38:	orr	r1, r1, r9, lsl #13
   1fe3c:	add	r0, sp, #6080	; 0x17c0
   1fe40:	add	r0, r0, #8
   1fe44:	str	r1, [r0]
   1fe48:	lsr	r1, r9, #19
   1fe4c:	orr	r1, r1, r8, lsl #13
   1fe50:	add	r0, sp, #6080	; 0x17c0
   1fe54:	add	r0, r0, #12
   1fe58:	str	r1, [r0]
   1fe5c:	lsl	r1, r9, #3
   1fe60:	orr	r1, r1, r8, lsr #29
   1fe64:	add	r0, sp, #6080	; 0x17c0
   1fe68:	add	r0, r0, #20
   1fe6c:	str	r1, [r0]
   1fe70:	lsl	r1, r8, #3
   1fe74:	orr	r1, r1, r9, lsr #29
   1fe78:	add	r0, sp, #6080	; 0x17c0
   1fe7c:	add	r0, r0, #16
   1fe80:	str	r1, [r0]
   1fe84:	add	r1, sp, #6080	; 0x17c0
   1fe88:	add	r1, r1, #8
   1fe8c:	ldrd	r0, [r1]
   1fe90:	add	ip, sp, #6080	; 0x17c0
   1fe94:	add	ip, ip, #16
   1fe98:	ldrd	r8, [ip]
   1fe9c:	eor	r0, r0, r8
   1fea0:	eor	r1, r1, r9
   1fea4:	strd	r0, [sp, #24]
   1fea8:	ldrd	r8, [sp, #152]	; 0x98
   1feac:	lsr	ip, r8, #6
   1feb0:	orr	ip, ip, r9, lsl #26
   1feb4:	str	ip, [sp, #1024]	; 0x400
   1feb8:	lsr	r1, r9, #6
   1febc:	str	r1, [sp, #1028]	; 0x404
   1fec0:	add	r1, sp, #1024	; 0x400
   1fec4:	ldrd	r8, [r1]
   1fec8:	ldrd	r0, [sp, #24]
   1fecc:	eor	r0, r0, r8
   1fed0:	eor	r1, r1, r9
   1fed4:	adds	r8, r2, r0
   1fed8:	adc	r9, r3, r1
   1fedc:	add	r3, sp, #7104	; 0x1bc0
   1fee0:	b	1fef8 <dcngettext@plt+0xef08>
   1fee4:	nop			; (mov r0, r0)
   1fee8:			; <UNDEFINED> instruction: 0xcde0eb1e
   1feec:	b	ff6bf64c <stdout@@GLIBC_2.4+0xff6874e0>
   1fef0:	mcr	1, 3, sp, cr14, cr8, {3}
   1fef4:			; <UNDEFINED> instruction: 0xf57d4f7f
   1fef8:	add	r3, r3, #40	; 0x28
   1fefc:	strd	r8, [r3]
   1ff00:	ldrd	r0, [sp, #16]
   1ff04:	eor	r0, r0, r6
   1ff08:	eor	r1, r1, r7
   1ff0c:	strd	r4, [sp, #72]	; 0x48
   1ff10:	and	r4, r4, r0
   1ff14:	and	r5, r5, r1
   1ff18:	mov	r0, r4
   1ff1c:	mov	r1, r5
   1ff20:	eor	r0, r0, r6
   1ff24:	eor	r1, r1, r7
   1ff28:	sub	r3, pc, #64	; 0x40
   1ff2c:	ldrd	r2, [r3]
   1ff30:	strd	r8, [sp, #160]	; 0xa0
   1ff34:	adds	r8, r8, r2
   1ff38:	adc	r9, r9, r3
   1ff3c:	adds	sl, sl, r8
   1ff40:	adc	fp, fp, r9
   1ff44:	adds	r0, r0, sl
   1ff48:	adc	r1, r1, fp
   1ff4c:	ldrd	r4, [sp, #72]	; 0x48
   1ff50:	lsr	r3, r4, #14
   1ff54:	orr	ip, r3, r5, lsl #18
   1ff58:	add	r3, sp, #6080	; 0x17c0
   1ff5c:	add	r3, r3, #24
   1ff60:	str	ip, [r3]
   1ff64:	lsr	r3, r5, #14
   1ff68:	orr	ip, r3, r4, lsl #18
   1ff6c:	add	r3, sp, #6080	; 0x17c0
   1ff70:	add	r3, r3, #28
   1ff74:	str	ip, [r3]
   1ff78:	lsr	r3, r4, #18
   1ff7c:	orr	ip, r3, r5, lsl #14
   1ff80:	add	r3, sp, #6080	; 0x17c0
   1ff84:	add	r3, r3, #32
   1ff88:	str	ip, [r3]
   1ff8c:	lsr	r3, r5, #18
   1ff90:	orr	ip, r3, r4, lsl #14
   1ff94:	add	r3, sp, #6080	; 0x17c0
   1ff98:	add	r3, r3, #36	; 0x24
   1ff9c:	str	ip, [r3]
   1ffa0:	add	r3, sp, #6080	; 0x17c0
   1ffa4:	add	r3, r3, #24
   1ffa8:	ldrd	sl, [r3]
   1ffac:	add	r3, sp, #6080	; 0x17c0
   1ffb0:	add	r3, r3, #32
   1ffb4:	ldrd	r2, [r3]
   1ffb8:	eor	sl, sl, r2
   1ffbc:	eor	fp, fp, r3
   1ffc0:	mov	r2, sl
   1ffc4:	mov	r3, fp
   1ffc8:	lsl	ip, r5, #23
   1ffcc:	orr	ip, ip, r4, lsr #9
   1ffd0:	add	r8, sp, #6080	; 0x17c0
   1ffd4:	add	r8, r8, #44	; 0x2c
   1ffd8:	str	ip, [r8]
   1ffdc:	lsl	ip, r4, #23
   1ffe0:	orr	ip, ip, r5, lsr #9
   1ffe4:	add	r4, sp, #6080	; 0x17c0
   1ffe8:	add	r4, r4, #40	; 0x28
   1ffec:	str	ip, [r4]
   1fff0:	ldrd	sl, [r4]
   1fff4:	eor	sl, sl, r2
   1fff8:	eor	fp, fp, r3
   1fffc:	adds	r8, r0, sl
   20000:	adc	r9, r1, fp
   20004:	ldrd	sl, [sp, #64]	; 0x40
   20008:	strd	r8, [sp, #64]	; 0x40
   2000c:	adds	sl, sl, r8
   20010:	adc	fp, fp, r9
   20014:	strd	sl, [sp, #24]
   20018:	ldrd	r4, [sp, #136]	; 0x88
   2001c:	lsr	r3, r4, #28
   20020:	orr	r1, r3, r5, lsl #4
   20024:	add	r3, sp, #6080	; 0x17c0
   20028:	add	r3, r3, #48	; 0x30
   2002c:	str	r1, [r3]
   20030:	lsr	r3, r5, #28
   20034:	orr	r1, r3, r4, lsl #4
   20038:	add	r3, sp, #6080	; 0x17c0
   2003c:	add	r3, r3, #52	; 0x34
   20040:	str	r1, [r3]
   20044:	lsl	r3, r5, #30
   20048:	orr	r1, r3, r4, lsr #2
   2004c:	add	r3, sp, #6080	; 0x17c0
   20050:	add	r3, r3, #60	; 0x3c
   20054:	str	r1, [r3]
   20058:	lsl	r3, r4, #30
   2005c:	orr	r1, r3, r5, lsr #2
   20060:	add	r3, sp, #6080	; 0x17c0
   20064:	add	r3, r3, #56	; 0x38
   20068:	str	r1, [r3]
   2006c:	add	r3, sp, #6080	; 0x17c0
   20070:	add	r3, r3, #48	; 0x30
   20074:	ldrd	sl, [r3]
   20078:	add	r3, sp, #6080	; 0x17c0
   2007c:	add	r3, r3, #56	; 0x38
   20080:	ldrd	r2, [r3]
   20084:	eor	sl, sl, r2
   20088:	eor	fp, fp, r3
   2008c:	mov	r2, sl
   20090:	mov	r3, fp
   20094:	lsl	r1, r5, #25
   20098:	orr	r1, r1, r4, lsr #7
   2009c:	add	r0, sp, #6144	; 0x1800
   200a0:	add	r0, r0, #4
   200a4:	str	r1, [r0]
   200a8:	lsl	r1, r4, #25
   200ac:	orr	r1, r1, r5, lsr #7
   200b0:	add	r0, sp, #6144	; 0x1800
   200b4:	str	r1, [r0]
   200b8:	ldrd	sl, [r0]
   200bc:	eor	sl, sl, r2
   200c0:	eor	fp, fp, r3
   200c4:	ldrd	r8, [sp, #40]	; 0x28
   200c8:	orr	r2, r8, r4
   200cc:	orr	r3, r9, r5
   200d0:	mov	r0, r2
   200d4:	mov	r1, r3
   200d8:	ldrd	r2, [sp]
   200dc:	and	r2, r2, r0
   200e0:	and	r3, r3, r1
   200e4:	mov	r0, r2
   200e8:	mov	r1, r3
   200ec:	and	r8, r8, r4
   200f0:	and	r9, r9, r5
   200f4:	orr	r8, r8, r0
   200f8:	orr	r9, r9, r1
   200fc:	adds	r0, r8, sl
   20100:	adc	r1, r9, fp
   20104:	ldrd	r2, [sp, #64]	; 0x40
   20108:	adds	r2, r2, r0
   2010c:	adc	r3, r3, r1
   20110:	mov	r8, r2
   20114:	mov	r9, r3
   20118:	ldrd	r0, [sp, #88]	; 0x58
   2011c:	lsr	r3, r0, #1
   20120:	orr	ip, r3, r1, lsl #31
   20124:	add	r3, sp, #6144	; 0x1800
   20128:	add	r3, r3, #8
   2012c:	str	ip, [r3]
   20130:	lsr	r3, r1, #1
   20134:	orr	ip, r3, r0, lsl #31
   20138:	add	r3, sp, #6144	; 0x1800
   2013c:	add	r3, r3, #12
   20140:	str	ip, [r3]
   20144:	lsr	r3, r0, #8
   20148:	orr	ip, r3, r1, lsl #24
   2014c:	add	r3, sp, #6144	; 0x1800
   20150:	add	r3, r3, #16
   20154:	str	ip, [r3]
   20158:	lsr	r3, r1, #8
   2015c:	orr	ip, r3, r0, lsl #24
   20160:	add	r3, sp, #6144	; 0x1800
   20164:	add	r3, r3, #20
   20168:	str	ip, [r3]
   2016c:	add	r3, sp, #6144	; 0x1800
   20170:	add	r3, r3, #8
   20174:	ldrd	sl, [r3]
   20178:	add	r3, sp, #6144	; 0x1800
   2017c:	add	r3, r3, #16
   20180:	ldrd	r2, [r3]
   20184:	eor	sl, sl, r2
   20188:	eor	fp, fp, r3
   2018c:	mov	r2, sl
   20190:	mov	r3, fp
   20194:	lsr	ip, r0, #7
   20198:	orr	ip, ip, r1, lsl #25
   2019c:	str	ip, [sp, #1032]	; 0x408
   201a0:	lsr	r1, r1, #7
   201a4:	str	r1, [sp, #1036]	; 0x40c
   201a8:	add	r1, sp, #1024	; 0x400
   201ac:	add	r1, r1, #8
   201b0:	ldrd	sl, [r1]
   201b4:	eor	sl, sl, r2
   201b8:	eor	fp, fp, r3
   201bc:	ldrd	r0, [sp, #80]	; 0x50
   201c0:	adds	r0, r0, sl
   201c4:	adc	r1, r1, fp
   201c8:	mov	r2, r0
   201cc:	mov	r3, r1
   201d0:	ldrd	r0, [sp, #128]	; 0x80
   201d4:	adds	r0, r0, r2
   201d8:	adc	r1, r1, r3
   201dc:	mov	r2, r0
   201e0:	mov	r3, r1
   201e4:	ldrd	sl, [sp, #56]	; 0x38
   201e8:	lsr	r1, sl, #19
   201ec:	orr	r1, r1, fp, lsl #13
   201f0:	add	r0, sp, #6144	; 0x1800
   201f4:	add	r0, r0, #24
   201f8:	str	r1, [r0]
   201fc:	lsr	r1, fp, #19
   20200:	orr	r1, r1, sl, lsl #13
   20204:	add	r0, sp, #6144	; 0x1800
   20208:	add	r0, r0, #28
   2020c:	str	r1, [r0]
   20210:	lsl	r1, fp, #3
   20214:	orr	r1, r1, sl, lsr #29
   20218:	add	r0, sp, #6144	; 0x1800
   2021c:	add	r0, r0, #36	; 0x24
   20220:	str	r1, [r0]
   20224:	lsl	r1, sl, #3
   20228:	orr	r1, r1, fp, lsr #29
   2022c:	add	r0, sp, #6144	; 0x1800
   20230:	add	r0, r0, #32
   20234:	str	r1, [r0]
   20238:	add	r1, sp, #6144	; 0x1800
   2023c:	add	r1, r1, #24
   20240:	ldrd	sl, [r1]
   20244:	ldrd	r0, [r0]
   20248:	eor	sl, sl, r0
   2024c:	eor	fp, fp, r1
   20250:	mov	r0, sl
   20254:	mov	r1, fp
   20258:	ldrd	sl, [sp, #56]	; 0x38
   2025c:	lsr	ip, sl, #6
   20260:	orr	ip, ip, fp, lsl #26
   20264:	str	ip, [sp, #1040]	; 0x410
   20268:	ldr	ip, [sp, #60]	; 0x3c
   2026c:	lsr	ip, ip, #6
   20270:	str	ip, [sp, #1044]	; 0x414
   20274:	add	ip, sp, #1040	; 0x410
   20278:	ldrd	sl, [ip]
   2027c:	eor	sl, sl, r0
   20280:	eor	fp, fp, r1
   20284:	adds	sl, r2, sl
   20288:	adc	fp, r3, fp
   2028c:	add	r3, sp, #7104	; 0x1bc0
   20290:	add	r3, r3, #48	; 0x30
   20294:	strd	sl, [r3]
   20298:	ldrd	r0, [sp, #72]	; 0x48
   2029c:	ldrd	r2, [sp, #16]
   202a0:	eor	r2, r2, r0
   202a4:	eor	r3, r3, r1
   202a8:	mov	r0, r2
   202ac:	mov	r1, r3
   202b0:	ldrd	r2, [sp, #24]
   202b4:	and	r2, r2, r0
   202b8:	and	r3, r3, r1
   202bc:	mov	r0, r2
   202c0:	mov	r1, r3
   202c4:	ldrd	r2, [sp, #16]
   202c8:	eor	r2, r2, r0
   202cc:	eor	r3, r3, r1
   202d0:	mov	r0, r2
   202d4:	mov	r1, r3
   202d8:	add	r3, pc, #904	; 0x388
   202dc:	ldrd	r2, [r3]
   202e0:	strd	sl, [sp, #176]	; 0xb0
   202e4:	adds	sl, sl, r2
   202e8:	adc	fp, fp, r3
   202ec:	adds	r6, r6, sl
   202f0:	adc	r7, r7, fp
   202f4:	adds	r0, r0, r6
   202f8:	adc	r1, r1, r7
   202fc:	ldrd	sl, [sp, #24]
   20300:	lsr	r3, sl, #14
   20304:	orr	ip, r3, fp, lsl #18
   20308:	add	r3, sp, #6144	; 0x1800
   2030c:	add	r3, r3, #40	; 0x28
   20310:	str	ip, [r3]
   20314:	lsr	r3, fp, #14
   20318:	orr	ip, r3, sl, lsl #18
   2031c:	add	r3, sp, #6144	; 0x1800
   20320:	add	r3, r3, #44	; 0x2c
   20324:	str	ip, [r3]
   20328:	lsr	r3, sl, #18
   2032c:	orr	ip, r3, fp, lsl #14
   20330:	add	r3, sp, #6144	; 0x1800
   20334:	add	r3, r3, #48	; 0x30
   20338:	str	ip, [r3]
   2033c:	lsr	r3, fp, #18
   20340:	orr	ip, r3, sl, lsl #14
   20344:	add	r3, sp, #6144	; 0x1800
   20348:	add	r3, r3, #52	; 0x34
   2034c:	str	ip, [r3]
   20350:	add	r3, sp, #6144	; 0x1800
   20354:	add	r3, r3, #40	; 0x28
   20358:	ldrd	r2, [r3]
   2035c:	add	ip, sp, #6144	; 0x1800
   20360:	add	ip, ip, #48	; 0x30
   20364:	ldrd	r6, [ip]
   20368:	eor	r2, r2, r6
   2036c:	eor	r3, r3, r7
   20370:	lsl	ip, fp, #23
   20374:	mov	r6, sl
   20378:	orr	ip, ip, sl, lsr #9
   2037c:	add	sl, sp, #6144	; 0x1800
   20380:	add	sl, sl, #60	; 0x3c
   20384:	str	ip, [sl]
   20388:	lsl	ip, r6, #23
   2038c:	orr	ip, ip, fp, lsr #9
   20390:	add	r6, sp, #6144	; 0x1800
   20394:	add	r6, r6, #56	; 0x38
   20398:	str	ip, [r6]
   2039c:	ldrd	r6, [r6]
   203a0:	eor	r6, r6, r2
   203a4:	eor	r7, r7, r3
   203a8:	adds	r6, r0, r6
   203ac:	adc	r7, r1, r7
   203b0:	mov	sl, r6
   203b4:	mov	fp, r7
   203b8:	ldrd	r2, [sp]
   203bc:	adds	r2, r2, r6
   203c0:	adc	r3, r3, r7
   203c4:	mov	r6, r2
   203c8:	mov	r7, r3
   203cc:	lsr	r3, r8, #28
   203d0:	orr	r1, r3, r9, lsl #4
   203d4:	add	r3, sp, #6208	; 0x1840
   203d8:	str	r1, [r3]
   203dc:	lsr	r3, r9, #28
   203e0:	orr	r1, r3, r8, lsl #4
   203e4:	add	r3, sp, #6208	; 0x1840
   203e8:	add	r3, r3, #4
   203ec:	str	r1, [r3]
   203f0:	lsl	r3, r9, #30
   203f4:	orr	r1, r3, r8, lsr #2
   203f8:	add	r3, sp, #6208	; 0x1840
   203fc:	add	r3, r3, #12
   20400:	str	r1, [r3]
   20404:	lsl	r3, r8, #30
   20408:	orr	r1, r3, r9, lsr #2
   2040c:	add	r3, sp, #6208	; 0x1840
   20410:	add	r3, r3, #8
   20414:	str	r1, [r3]
   20418:	add	r3, sp, #6208	; 0x1840
   2041c:	ldrd	r2, [r3]
   20420:	add	r1, sp, #6208	; 0x1840
   20424:	add	r1, r1, #8
   20428:	ldrd	r0, [r1]
   2042c:	eor	r2, r2, r0
   20430:	eor	r3, r3, r1
   20434:	lsl	r1, r9, #25
   20438:	orr	r1, r1, r8, lsr #7
   2043c:	add	r0, sp, #6208	; 0x1840
   20440:	add	r0, r0, #20
   20444:	str	r1, [r0]
   20448:	lsl	r1, r8, #25
   2044c:	orr	r1, r1, r9, lsr #7
   20450:	add	r0, sp, #6208	; 0x1840
   20454:	add	r0, r0, #16
   20458:	str	r1, [r0]
   2045c:	ldrd	r0, [r0]
   20460:	eor	r0, r0, r2
   20464:	eor	r1, r1, r3
   20468:	mov	r2, r0
   2046c:	mov	r3, r1
   20470:	strd	r8, [sp, #80]	; 0x50
   20474:	orr	r0, r4, r8
   20478:	orr	r1, r5, r9
   2047c:	ldrd	r8, [sp, #40]	; 0x28
   20480:	and	r8, r8, r0
   20484:	and	r9, r9, r1
   20488:	mov	r0, r8
   2048c:	mov	r1, r9
   20490:	ldrd	r8, [sp, #80]	; 0x50
   20494:	and	r4, r4, r8
   20498:	and	r5, r5, r9
   2049c:	orr	r0, r0, r4
   204a0:	orr	r1, r1, r5
   204a4:	adds	r0, r0, r2
   204a8:	adc	r1, r1, r3
   204ac:	adds	r2, sl, r0
   204b0:	adc	r3, fp, r1
   204b4:	strd	r2, [sp]
   204b8:	ldrd	r0, [sp, #32]
   204bc:	lsr	r3, r0, #1
   204c0:	orr	ip, r3, r1, lsl #31
   204c4:	add	r3, sp, #6208	; 0x1840
   204c8:	add	r3, r3, #24
   204cc:	str	ip, [r3]
   204d0:	lsr	r3, r1, #1
   204d4:	orr	ip, r3, r0, lsl #31
   204d8:	add	r3, sp, #6208	; 0x1840
   204dc:	add	r3, r3, #28
   204e0:	str	ip, [r3]
   204e4:	lsr	r3, r0, #8
   204e8:	orr	ip, r3, r1, lsl #24
   204ec:	add	r3, sp, #6208	; 0x1840
   204f0:	add	r3, r3, #32
   204f4:	str	ip, [r3]
   204f8:	lsr	r3, r1, #8
   204fc:	orr	ip, r3, r0, lsl #24
   20500:	add	r3, sp, #6208	; 0x1840
   20504:	add	r3, r3, #36	; 0x24
   20508:	str	ip, [r3]
   2050c:	add	r3, sp, #6208	; 0x1840
   20510:	add	r3, r3, #24
   20514:	ldrd	r2, [r3]
   20518:	add	ip, sp, #6208	; 0x1840
   2051c:	add	ip, ip, #32
   20520:	ldrd	sl, [ip]
   20524:	eor	r2, r2, sl
   20528:	eor	r3, r3, fp
   2052c:	lsr	ip, r0, #7
   20530:	orr	ip, ip, r1, lsl #25
   20534:	str	ip, [sp, #1048]	; 0x418
   20538:	lsr	r1, r1, #7
   2053c:	str	r1, [sp, #1052]	; 0x41c
   20540:	add	r1, sp, #1040	; 0x410
   20544:	add	r1, r1, #8
   20548:	ldrd	sl, [r1]
   2054c:	eor	sl, sl, r2
   20550:	eor	fp, fp, r3
   20554:	ldrd	r0, [sp, #88]	; 0x58
   20558:	adds	r0, r0, sl
   2055c:	adc	r1, r1, fp
   20560:	ldrd	r4, [sp, #168]	; 0xa8
   20564:	adds	r4, r4, r0
   20568:	adc	r5, r5, r1
   2056c:	mov	r2, r4
   20570:	mov	r3, r5
   20574:	ldrd	r8, [sp, #160]	; 0xa0
   20578:	lsr	r1, r8, #19
   2057c:	orr	r1, r1, r9, lsl #13
   20580:	add	r0, sp, #6208	; 0x1840
   20584:	add	r0, r0, #40	; 0x28
   20588:	str	r1, [r0]
   2058c:	lsr	r1, r9, #19
   20590:	orr	r1, r1, r8, lsl #13
   20594:	add	r0, sp, #6208	; 0x1840
   20598:	add	r0, r0, #44	; 0x2c
   2059c:	str	r1, [r0]
   205a0:	lsl	r1, r9, #3
   205a4:	orr	r1, r1, r8, lsr #29
   205a8:	add	r0, sp, #6208	; 0x1840
   205ac:	add	r0, r0, #52	; 0x34
   205b0:	str	r1, [r0]
   205b4:	lsl	r1, r8, #3
   205b8:	orr	r1, r1, r9, lsr #29
   205bc:	add	r0, sp, #6208	; 0x1840
   205c0:	add	r0, r0, #48	; 0x30
   205c4:	str	r1, [r0]
   205c8:	add	r1, sp, #6208	; 0x1840
   205cc:	add	r1, r1, #40	; 0x28
   205d0:	ldrd	sl, [r1]
   205d4:	ldrd	r4, [r0]
   205d8:	eor	sl, sl, r4
   205dc:	eor	fp, fp, r5
   205e0:	mov	r0, sl
   205e4:	mov	r1, fp
   205e8:	lsr	ip, r8, #6
   205ec:	orr	ip, ip, r9, lsl #26
   205f0:	str	ip, [sp, #1056]	; 0x420
   205f4:	lsr	ip, r9, #6
   205f8:	str	ip, [sp, #1060]	; 0x424
   205fc:	add	ip, sp, #1056	; 0x420
   20600:	ldrd	sl, [ip]
   20604:	eor	sl, sl, r0
   20608:	eor	fp, fp, r1
   2060c:	adds	sl, r2, sl
   20610:	adc	fp, r3, fp
   20614:	mov	r2, sl
   20618:	mov	r3, fp
   2061c:	add	r1, sp, #7104	; 0x1bc0
   20620:	add	r1, r1, #56	; 0x38
   20624:	strd	r2, [r1]
   20628:	ldrd	r4, [sp, #72]	; 0x48
   2062c:	ldrd	r2, [sp, #24]
   20630:	eor	r2, r2, r4
   20634:	eor	r3, r3, r5
   20638:	mov	r0, r2
   2063c:	mov	r1, r3
   20640:	and	r0, r0, r6
   20644:	and	r1, r1, r7
   20648:	mov	r2, r4
   2064c:	mov	r3, r5
   20650:	eor	r2, r2, r0
   20654:	eor	r3, r3, r1
   20658:	mov	r0, r2
   2065c:	mov	r1, r3
   20660:	b	20678 <dcngettext@plt+0xf688>
   20664:	nop			; (mov r0, r0)
   20668:	andsvc	r6, r7, #744	; 0x2e8
   2066c:	ldrbteq	r6, [r0], sl, lsr #15
   20670:	sbcge	r9, r8, #10878976	; 0xa60000
   20674:	beq	18ffd90 <stdout@@GLIBC_2.4+0x18c7c24>
   20678:	sub	r3, pc, #16
   2067c:	ldrd	r2, [r3]
   20680:	strd	sl, [sp, #88]	; 0x58
   20684:	adds	sl, sl, r2
   20688:	adc	fp, fp, r3
   2068c:	ldrd	r8, [sp, #16]
   20690:	adds	r8, r8, sl
   20694:	adc	r9, r9, fp
   20698:	adds	r0, r0, r8
   2069c:	adc	r1, r1, r9
   206a0:	lsr	r3, r6, #14
   206a4:	orr	ip, r3, r7, lsl #18
   206a8:	add	r3, sp, #6208	; 0x1840
   206ac:	add	r3, r3, #56	; 0x38
   206b0:	str	ip, [r3]
   206b4:	lsr	r3, r7, #14
   206b8:	orr	ip, r3, r6, lsl #18
   206bc:	add	r3, sp, #6208	; 0x1840
   206c0:	add	r3, r3, #60	; 0x3c
   206c4:	str	ip, [r3]
   206c8:	lsr	r3, r6, #18
   206cc:	orr	ip, r3, r7, lsl #14
   206d0:	add	r3, sp, #6272	; 0x1880
   206d4:	str	ip, [r3]
   206d8:	lsr	r3, r7, #18
   206dc:	orr	ip, r3, r6, lsl #14
   206e0:	add	r3, sp, #6272	; 0x1880
   206e4:	add	r3, r3, #4
   206e8:	str	ip, [r3]
   206ec:	add	r3, sp, #6208	; 0x1840
   206f0:	add	r3, r3, #56	; 0x38
   206f4:	ldrd	r2, [r3]
   206f8:	add	ip, sp, #6272	; 0x1880
   206fc:	ldrd	r8, [ip]
   20700:	eor	r2, r2, r8
   20704:	eor	r3, r3, r9
   20708:	lsl	ip, r7, #23
   2070c:	orr	ip, ip, r6, lsr #9
   20710:	add	r4, sp, #6272	; 0x1880
   20714:	add	r4, r4, #12
   20718:	str	ip, [r4]
   2071c:	lsl	ip, r6, #23
   20720:	orr	ip, ip, r7, lsr #9
   20724:	add	r4, sp, #6272	; 0x1880
   20728:	add	r4, r4, #8
   2072c:	str	ip, [r4]
   20730:	ldrd	r8, [r4]
   20734:	eor	r8, r8, r2
   20738:	eor	r9, r9, r3
   2073c:	adds	r8, r0, r8
   20740:	adc	r9, r1, r9
   20744:	mov	r4, r8
   20748:	mov	r5, r9
   2074c:	ldrd	r8, [sp, #40]	; 0x28
   20750:	adds	r8, r8, r4
   20754:	adc	r9, r9, r5
   20758:	strd	r8, [sp, #16]
   2075c:	ldrd	sl, [sp]
   20760:	lsr	r3, sl, #28
   20764:	orr	r1, r3, fp, lsl #4
   20768:	add	r3, sp, #6272	; 0x1880
   2076c:	add	r3, r3, #16
   20770:	str	r1, [r3]
   20774:	lsr	r3, fp, #28
   20778:	orr	r1, r3, sl, lsl #4
   2077c:	add	r3, sp, #6272	; 0x1880
   20780:	add	r3, r3, #20
   20784:	str	r1, [r3]
   20788:	lsl	r3, fp, #30
   2078c:	orr	r1, r3, sl, lsr #2
   20790:	add	r3, sp, #6272	; 0x1880
   20794:	add	r3, r3, #28
   20798:	str	r1, [r3]
   2079c:	lsl	r3, sl, #30
   207a0:	orr	r1, r3, fp, lsr #2
   207a4:	add	r3, sp, #6272	; 0x1880
   207a8:	add	r3, r3, #24
   207ac:	str	r1, [r3]
   207b0:	add	r3, sp, #6272	; 0x1880
   207b4:	add	r3, r3, #16
   207b8:	ldrd	r2, [r3]
   207bc:	add	r1, sp, #6272	; 0x1880
   207c0:	add	r1, r1, #24
   207c4:	ldrd	r8, [r1]
   207c8:	eor	r2, r2, r8
   207cc:	eor	r3, r3, r9
   207d0:	lsl	r1, fp, #25
   207d4:	orr	r1, r1, sl, lsr #7
   207d8:	add	r0, sp, #6272	; 0x1880
   207dc:	add	r0, r0, #36	; 0x24
   207e0:	str	r1, [r0]
   207e4:	lsl	r1, sl, #25
   207e8:	orr	r1, r1, fp, lsr #7
   207ec:	add	r0, sp, #6272	; 0x1880
   207f0:	add	r0, r0, #32
   207f4:	str	r1, [r0]
   207f8:	ldrd	r8, [r0]
   207fc:	eor	r8, r8, r2
   20800:	eor	r9, r9, r3
   20804:	mov	sl, r8
   20808:	mov	fp, r9
   2080c:	ldrd	r8, [sp, #80]	; 0x50
   20810:	ldrd	r0, [sp]
   20814:	orr	r0, r0, r8
   20818:	orr	r1, r1, r9
   2081c:	ldrd	r2, [sp, #136]	; 0x88
   20820:	and	r2, r2, r0
   20824:	and	r3, r3, r1
   20828:	mov	r0, r2
   2082c:	mov	r1, r3
   20830:	mov	r2, r8
   20834:	mov	r3, r9
   20838:	ldrd	r8, [sp]
   2083c:	and	r8, r8, r2
   20840:	and	r9, r9, r3
   20844:	orr	r2, r8, r0
   20848:	orr	r3, r9, r1
   2084c:	adds	r0, r2, sl
   20850:	adc	r1, r3, fp
   20854:	adds	r2, r4, r0
   20858:	adc	r3, r5, r1
   2085c:	strd	r2, [sp, #40]	; 0x28
   20860:	ldrd	r0, [sp, #96]	; 0x60
   20864:	lsr	r3, r0, #1
   20868:	orr	ip, r3, r1, lsl #31
   2086c:	add	r3, sp, #6272	; 0x1880
   20870:	add	r3, r3, #40	; 0x28
   20874:	str	ip, [r3]
   20878:	lsr	r3, r1, #1
   2087c:	orr	ip, r3, r0, lsl #31
   20880:	add	r3, sp, #6272	; 0x1880
   20884:	add	r3, r3, #44	; 0x2c
   20888:	str	ip, [r3]
   2088c:	lsr	r3, r0, #8
   20890:	orr	ip, r3, r1, lsl #24
   20894:	add	r3, sp, #6272	; 0x1880
   20898:	add	r3, r3, #48	; 0x30
   2089c:	str	ip, [r3]
   208a0:	lsr	r3, r1, #8
   208a4:	orr	ip, r3, r0, lsl #24
   208a8:	add	r3, sp, #6272	; 0x1880
   208ac:	add	r3, r3, #52	; 0x34
   208b0:	str	ip, [r3]
   208b4:	add	r3, sp, #6272	; 0x1880
   208b8:	add	r3, r3, #40	; 0x28
   208bc:	ldrd	r8, [r3]
   208c0:	add	r3, sp, #6272	; 0x1880
   208c4:	add	r3, r3, #48	; 0x30
   208c8:	ldrd	r2, [r3]
   208cc:	eor	r8, r8, r2
   208d0:	eor	r9, r9, r3
   208d4:	mov	r2, r8
   208d8:	mov	r3, r9
   208dc:	lsr	ip, r0, #7
   208e0:	orr	ip, ip, r1, lsl #25
   208e4:	str	ip, [sp, #1064]	; 0x428
   208e8:	lsr	r1, r1, #7
   208ec:	str	r1, [sp, #1068]	; 0x42c
   208f0:	add	r1, sp, #1056	; 0x420
   208f4:	add	r1, r1, #8
   208f8:	ldrd	r8, [r1]
   208fc:	eor	r8, r8, r2
   20900:	eor	r9, r9, r3
   20904:	ldrd	r0, [sp, #32]
   20908:	adds	r0, r0, r8
   2090c:	adc	r1, r1, r9
   20910:	ldrd	r4, [sp, #144]	; 0x90
   20914:	adds	r4, r4, r0
   20918:	adc	r5, r5, r1
   2091c:	mov	r2, r4
   20920:	mov	r3, r5
   20924:	ldrd	sl, [sp, #176]	; 0xb0
   20928:	lsr	r1, sl, #19
   2092c:	orr	r1, r1, fp, lsl #13
   20930:	add	r0, sp, #6272	; 0x1880
   20934:	add	r0, r0, #56	; 0x38
   20938:	str	r1, [r0]
   2093c:	lsr	r1, fp, #19
   20940:	orr	r1, r1, sl, lsl #13
   20944:	add	r0, sp, #6272	; 0x1880
   20948:	add	r0, r0, #60	; 0x3c
   2094c:	str	r1, [r0]
   20950:	lsl	r1, fp, #3
   20954:	orr	r1, r1, sl, lsr #29
   20958:	add	r0, sp, #6336	; 0x18c0
   2095c:	add	r0, r0, #4
   20960:	str	r1, [r0]
   20964:	lsl	r1, sl, #3
   20968:	orr	r1, r1, fp, lsr #29
   2096c:	add	r0, sp, #6336	; 0x18c0
   20970:	str	r1, [r0]
   20974:	add	r1, sp, #6272	; 0x1880
   20978:	add	r1, r1, #56	; 0x38
   2097c:	ldrd	r8, [r1]
   20980:	ldrd	r4, [r0]
   20984:	eor	r8, r8, r4
   20988:	eor	r9, r9, r5
   2098c:	mov	r0, r8
   20990:	mov	r1, r9
   20994:	lsr	ip, sl, #6
   20998:	orr	ip, ip, fp, lsl #26
   2099c:	str	ip, [sp, #1072]	; 0x430
   209a0:	lsr	ip, fp, #6
   209a4:	str	ip, [sp, #1076]	; 0x434
   209a8:	add	ip, sp, #1072	; 0x430
   209ac:	ldrd	r8, [ip]
   209b0:	eor	r8, r8, r0
   209b4:	eor	r9, r9, r1
   209b8:	adds	sl, r2, r8
   209bc:	adc	fp, r3, r9
   209c0:	add	r3, sp, #7168	; 0x1c00
   209c4:	strd	sl, [r3]
   209c8:	ldrd	r4, [sp, #24]
   209cc:	mov	r0, r4
   209d0:	mov	r1, r5
   209d4:	eor	r0, r0, r6
   209d8:	eor	r1, r1, r7
   209dc:	ldrd	r8, [sp, #16]
   209e0:	mov	r2, r8
   209e4:	mov	r3, r9
   209e8:	and	r2, r2, r0
   209ec:	and	r3, r3, r1
   209f0:	mov	r0, r2
   209f4:	mov	r1, r3
   209f8:	mov	r2, r4
   209fc:	mov	r3, r5
   20a00:	eor	r2, r2, r0
   20a04:	eor	r3, r3, r1
   20a08:	mov	r0, r2
   20a0c:	mov	r1, r3
   20a10:	add	r3, pc, #888	; 0x378
   20a14:	ldrd	r2, [r3]
   20a18:	strd	sl, [sp, #64]	; 0x40
   20a1c:	adds	sl, sl, r2
   20a20:	adc	fp, fp, r3
   20a24:	ldrd	r4, [sp, #72]	; 0x48
   20a28:	adds	r4, r4, sl
   20a2c:	adc	r5, r5, fp
   20a30:	adds	r0, r0, r4
   20a34:	adc	r1, r1, r5
   20a38:	lsr	r3, r8, #14
   20a3c:	mov	r4, r8
   20a40:	mov	r5, r9
   20a44:	orr	ip, r3, r9, lsl #18
   20a48:	add	r3, sp, #6336	; 0x18c0
   20a4c:	add	r3, r3, #8
   20a50:	str	ip, [r3]
   20a54:	lsr	r3, r9, #14
   20a58:	orr	ip, r3, r8, lsl #18
   20a5c:	add	r3, sp, #6336	; 0x18c0
   20a60:	add	r3, r3, #12
   20a64:	str	ip, [r3]
   20a68:	lsr	r3, r8, #18
   20a6c:	orr	ip, r3, r9, lsl #14
   20a70:	add	r3, sp, #6336	; 0x18c0
   20a74:	add	r3, r3, #16
   20a78:	str	ip, [r3]
   20a7c:	lsr	r3, r9, #18
   20a80:	orr	ip, r3, r8, lsl #14
   20a84:	add	r3, sp, #6336	; 0x18c0
   20a88:	add	r3, r3, #20
   20a8c:	str	ip, [r3]
   20a90:	add	r3, sp, #6336	; 0x18c0
   20a94:	add	r3, r3, #8
   20a98:	ldrd	r8, [r3]
   20a9c:	add	r3, sp, #6336	; 0x18c0
   20aa0:	add	r3, r3, #16
   20aa4:	ldrd	r2, [r3]
   20aa8:	eor	r8, r8, r2
   20aac:	eor	r9, r9, r3
   20ab0:	mov	r2, r8
   20ab4:	mov	r3, r9
   20ab8:	lsl	ip, r5, #23
   20abc:	orr	ip, ip, r4, lsr #9
   20ac0:	add	r8, sp, #6336	; 0x18c0
   20ac4:	add	r8, r8, #28
   20ac8:	str	ip, [r8]
   20acc:	lsl	ip, r4, #23
   20ad0:	orr	ip, ip, r5, lsr #9
   20ad4:	add	r4, sp, #6336	; 0x18c0
   20ad8:	add	r4, r4, #24
   20adc:	str	ip, [r4]
   20ae0:	ldrd	r8, [r4]
   20ae4:	eor	r8, r8, r2
   20ae8:	eor	r9, r9, r3
   20aec:	adds	r4, r0, r8
   20af0:	adc	r5, r1, r9
   20af4:	ldrd	r2, [sp, #136]	; 0x88
   20af8:	strd	r4, [sp, #32]
   20afc:	adds	r2, r2, r4
   20b00:	adc	r3, r3, r5
   20b04:	mov	r4, r2
   20b08:	mov	r5, r3
   20b0c:	ldrd	sl, [sp, #40]	; 0x28
   20b10:	lsr	r3, sl, #28
   20b14:	orr	ip, r3, fp, lsl #4
   20b18:	add	r3, sp, #6336	; 0x18c0
   20b1c:	add	r3, r3, #32
   20b20:	str	ip, [r3]
   20b24:	lsr	r3, fp, #28
   20b28:	orr	ip, r3, sl, lsl #4
   20b2c:	add	r3, sp, #6336	; 0x18c0
   20b30:	add	r3, r3, #36	; 0x24
   20b34:	str	ip, [r3]
   20b38:	lsl	r3, fp, #30
   20b3c:	orr	ip, r3, sl, lsr #2
   20b40:	add	r3, sp, #6336	; 0x18c0
   20b44:	add	r3, r3, #44	; 0x2c
   20b48:	str	ip, [r3]
   20b4c:	lsl	r3, sl, #30
   20b50:	orr	ip, r3, fp, lsr #2
   20b54:	add	r3, sp, #6336	; 0x18c0
   20b58:	add	r3, r3, #40	; 0x28
   20b5c:	str	ip, [r3]
   20b60:	add	r3, sp, #6336	; 0x18c0
   20b64:	add	r3, r3, #32
   20b68:	ldrd	r8, [r3]
   20b6c:	add	r3, sp, #6336	; 0x18c0
   20b70:	add	r3, r3, #40	; 0x28
   20b74:	ldrd	r2, [r3]
   20b78:	eor	r8, r8, r2
   20b7c:	eor	r9, r9, r3
   20b80:	mov	r2, r8
   20b84:	mov	r3, r9
   20b88:	lsl	r1, fp, #25
   20b8c:	orr	r1, r1, sl, lsr #7
   20b90:	add	r0, sp, #6336	; 0x18c0
   20b94:	add	r0, r0, #52	; 0x34
   20b98:	str	r1, [r0]
   20b9c:	lsl	r1, sl, #25
   20ba0:	mov	ip, fp
   20ba4:	orr	r1, r1, fp, lsr #7
   20ba8:	add	r0, sp, #6336	; 0x18c0
   20bac:	add	r0, r0, #48	; 0x30
   20bb0:	str	r1, [r0]
   20bb4:	ldrd	r8, [r0]
   20bb8:	eor	r8, r8, r2
   20bbc:	eor	r9, r9, r3
   20bc0:	strd	r8, [sp, #72]	; 0x48
   20bc4:	mov	r8, sl
   20bc8:	ldrd	sl, [sp]
   20bcc:	orr	sl, sl, r8
   20bd0:	orr	fp, fp, ip
   20bd4:	ldrd	r2, [sp, #80]	; 0x50
   20bd8:	and	r2, r2, sl
   20bdc:	and	r3, r3, fp
   20be0:	mov	r0, r2
   20be4:	mov	r1, r3
   20be8:	mov	r2, r8
   20bec:	ldrd	r8, [sp]
   20bf0:	and	r8, r8, r2
   20bf4:	and	r9, r9, ip
   20bf8:	orr	r2, r8, r0
   20bfc:	orr	r3, r9, r1
   20c00:	ldrd	sl, [sp, #72]	; 0x48
   20c04:	adds	sl, sl, r2
   20c08:	adc	fp, fp, r3
   20c0c:	ldrd	r2, [sp, #32]
   20c10:	adds	r2, r2, sl
   20c14:	adc	r3, r3, fp
   20c18:	strd	r2, [sp, #72]	; 0x48
   20c1c:	ldrd	r0, [sp, #112]	; 0x70
   20c20:	lsr	r3, r0, #1
   20c24:	orr	ip, r3, r1, lsl #31
   20c28:	add	r3, sp, #6336	; 0x18c0
   20c2c:	add	r3, r3, #56	; 0x38
   20c30:	str	ip, [r3]
   20c34:	lsr	r3, r1, #1
   20c38:	orr	ip, r3, r0, lsl #31
   20c3c:	add	r3, sp, #6336	; 0x18c0
   20c40:	add	r3, r3, #60	; 0x3c
   20c44:	str	ip, [r3]
   20c48:	lsr	r3, r0, #8
   20c4c:	orr	ip, r3, r1, lsl #24
   20c50:	add	r3, sp, #6400	; 0x1900
   20c54:	str	ip, [r3]
   20c58:	lsr	r3, r1, #8
   20c5c:	orr	ip, r3, r0, lsl #24
   20c60:	add	r3, sp, #6400	; 0x1900
   20c64:	add	r3, r3, #4
   20c68:	str	ip, [r3]
   20c6c:	add	r3, sp, #6336	; 0x18c0
   20c70:	add	r3, r3, #56	; 0x38
   20c74:	ldrd	r8, [r3]
   20c78:	add	r3, sp, #6400	; 0x1900
   20c7c:	ldrd	r2, [r3]
   20c80:	eor	r8, r8, r2
   20c84:	eor	r9, r9, r3
   20c88:	mov	r2, r8
   20c8c:	mov	r3, r9
   20c90:	lsr	ip, r0, #7
   20c94:	orr	ip, ip, r1, lsl #25
   20c98:	str	ip, [sp, #1080]	; 0x438
   20c9c:	lsr	r1, r1, #7
   20ca0:	str	r1, [sp, #1084]	; 0x43c
   20ca4:	add	r1, sp, #1072	; 0x430
   20ca8:	add	r1, r1, #8
   20cac:	ldrd	r8, [r1]
   20cb0:	eor	r8, r8, r2
   20cb4:	eor	r9, r9, r3
   20cb8:	ldrd	r0, [sp, #96]	; 0x60
   20cbc:	adds	r0, r0, r8
   20cc0:	adc	r1, r1, r9
   20cc4:	mov	r2, r0
   20cc8:	mov	r3, r1
   20ccc:	ldrd	r0, [sp, #192]	; 0xc0
   20cd0:	adds	r0, r0, r2
   20cd4:	adc	r1, r1, r3
   20cd8:	mov	r2, r0
   20cdc:	mov	r3, r1
   20ce0:	ldrd	sl, [sp, #88]	; 0x58
   20ce4:	lsr	r1, sl, #19
   20ce8:	orr	r1, r1, fp, lsl #13
   20cec:	add	r0, sp, #6400	; 0x1900
   20cf0:	add	r0, r0, #8
   20cf4:	str	r1, [r0]
   20cf8:	lsr	r1, fp, #19
   20cfc:	orr	r1, r1, sl, lsl #13
   20d00:	add	r0, sp, #6400	; 0x1900
   20d04:	add	r0, r0, #12
   20d08:	str	r1, [r0]
   20d0c:	lsl	r1, fp, #3
   20d10:	orr	r1, r1, sl, lsr #29
   20d14:	add	r0, sp, #6400	; 0x1900
   20d18:	add	r0, r0, #20
   20d1c:	str	r1, [r0]
   20d20:	lsl	r1, sl, #3
   20d24:	orr	r1, r1, fp, lsr #29
   20d28:	add	r0, sp, #6400	; 0x1900
   20d2c:	add	r0, r0, #16
   20d30:	str	r1, [r0]
   20d34:	add	r1, sp, #6400	; 0x1900
   20d38:	add	r1, r1, #8
   20d3c:	ldrd	r8, [r1]
   20d40:	ldrd	r0, [r0]
   20d44:	eor	r8, r8, r0
   20d48:	eor	r9, r9, r1
   20d4c:	mov	r0, r8
   20d50:	mov	r1, r9
   20d54:	lsr	ip, sl, #6
   20d58:	orr	ip, ip, fp, lsl #26
   20d5c:	str	ip, [sp, #1088]	; 0x440
   20d60:	lsr	ip, fp, #6
   20d64:	str	ip, [sp, #1092]	; 0x444
   20d68:	add	ip, sp, #1088	; 0x440
   20d6c:	ldrd	r8, [ip]
   20d70:	eor	r8, r8, r0
   20d74:	eor	r9, r9, r1
   20d78:	adds	sl, r2, r8
   20d7c:	adc	fp, r3, r9
   20d80:	add	r3, sp, #7168	; 0x1c00
   20d84:	add	r3, r3, #8
   20d88:	strd	sl, [r3]
   20d8c:	b	20da0 <dcngettext@plt+0xfdb0>
   20d90:	cdplt	13, 15, cr0, cr9, cr14, {5}
   20d94:	teqne	pc, r4, lsl #16
   20d98:	tstne	ip, #7077888	; 0x6c0000
   20d9c:	blne	1c63a78 <stdout@@GLIBC_2.4+0x1c2b90c>
   20da0:	ldrd	r0, [sp, #16]
   20da4:	eor	r0, r0, r6
   20da8:	eor	r1, r1, r7
   20dac:	mov	r8, r4
   20db0:	mov	r9, r5
   20db4:	and	r4, r4, r0
   20db8:	and	r5, r5, r1
   20dbc:	mov	r0, r4
   20dc0:	mov	r1, r5
   20dc4:	eor	r0, r0, r6
   20dc8:	eor	r1, r1, r7
   20dcc:	sub	r3, pc, #60	; 0x3c
   20dd0:	ldrd	r2, [r3]
   20dd4:	strd	sl, [sp, #96]	; 0x60
   20dd8:	adds	sl, sl, r2
   20ddc:	adc	fp, fp, r3
   20de0:	mov	r2, sl
   20de4:	mov	r3, fp
   20de8:	ldrd	sl, [sp, #24]
   20dec:	adds	sl, sl, r2
   20df0:	adc	fp, fp, r3
   20df4:	adds	r0, r0, sl
   20df8:	adc	r1, r1, fp
   20dfc:	lsr	r3, r8, #14
   20e00:	mov	r4, r8
   20e04:	mov	r5, r9
   20e08:	orr	ip, r3, r9, lsl #18
   20e0c:	add	r3, sp, #6400	; 0x1900
   20e10:	add	r3, r3, #24
   20e14:	str	ip, [r3]
   20e18:	lsr	r3, r9, #14
   20e1c:	orr	ip, r3, r8, lsl #18
   20e20:	add	r3, sp, #6400	; 0x1900
   20e24:	add	r3, r3, #28
   20e28:	str	ip, [r3]
   20e2c:	lsr	r3, r8, #18
   20e30:	orr	ip, r3, r9, lsl #14
   20e34:	add	r3, sp, #6400	; 0x1900
   20e38:	add	r3, r3, #32
   20e3c:	str	ip, [r3]
   20e40:	lsr	r3, r9, #18
   20e44:	orr	ip, r3, r8, lsl #14
   20e48:	add	r3, sp, #6400	; 0x1900
   20e4c:	add	r3, r3, #36	; 0x24
   20e50:	str	ip, [r3]
   20e54:	add	r3, sp, #6400	; 0x1900
   20e58:	add	r3, r3, #24
   20e5c:	ldrd	r8, [r3]
   20e60:	add	r3, sp, #6400	; 0x1900
   20e64:	add	r3, r3, #32
   20e68:	ldrd	r2, [r3]
   20e6c:	eor	r8, r8, r2
   20e70:	eor	r9, r9, r3
   20e74:	mov	r2, r8
   20e78:	mov	r3, r9
   20e7c:	lsl	ip, r5, #23
   20e80:	orr	ip, ip, r4, lsr #9
   20e84:	add	r8, sp, #6400	; 0x1900
   20e88:	add	r8, r8, #44	; 0x2c
   20e8c:	str	ip, [r8]
   20e90:	lsl	ip, r4, #23
   20e94:	strd	r4, [sp, #32]
   20e98:	orr	ip, ip, r5, lsr #9
   20e9c:	add	r4, sp, #6400	; 0x1900
   20ea0:	add	r4, r4, #40	; 0x28
   20ea4:	str	ip, [r4]
   20ea8:	ldrd	r8, [r4]
   20eac:	eor	r8, r8, r2
   20eb0:	eor	r9, r9, r3
   20eb4:	adds	sl, r0, r8
   20eb8:	adc	fp, r1, r9
   20ebc:	mov	r2, sl
   20ec0:	mov	r3, fp
   20ec4:	ldrd	sl, [sp, #80]	; 0x50
   20ec8:	strd	r2, [sp, #24]
   20ecc:	adds	sl, sl, r2
   20ed0:	adc	fp, fp, r3
   20ed4:	ldrd	r4, [sp, #72]	; 0x48
   20ed8:	lsr	r3, r4, #28
   20edc:	orr	r1, r3, r5, lsl #4
   20ee0:	add	r3, sp, #6400	; 0x1900
   20ee4:	add	r3, r3, #48	; 0x30
   20ee8:	str	r1, [r3]
   20eec:	lsr	r3, r5, #28
   20ef0:	orr	r1, r3, r4, lsl #4
   20ef4:	add	r3, sp, #6400	; 0x1900
   20ef8:	add	r3, r3, #52	; 0x34
   20efc:	str	r1, [r3]
   20f00:	lsl	r3, r5, #30
   20f04:	orr	r1, r3, r4, lsr #2
   20f08:	add	r3, sp, #6400	; 0x1900
   20f0c:	add	r3, r3, #60	; 0x3c
   20f10:	str	r1, [r3]
   20f14:	lsl	r3, r4, #30
   20f18:	orr	r1, r3, r5, lsr #2
   20f1c:	add	r3, sp, #6400	; 0x1900
   20f20:	add	r3, r3, #56	; 0x38
   20f24:	str	r1, [r3]
   20f28:	add	r3, sp, #6400	; 0x1900
   20f2c:	add	r3, r3, #48	; 0x30
   20f30:	ldrd	r8, [r3]
   20f34:	add	r3, sp, #6400	; 0x1900
   20f38:	add	r3, r3, #56	; 0x38
   20f3c:	ldrd	r2, [r3]
   20f40:	eor	r8, r8, r2
   20f44:	eor	r9, r9, r3
   20f48:	mov	r2, r8
   20f4c:	mov	r3, r9
   20f50:	lsl	r1, r5, #25
   20f54:	orr	r1, r1, r4, lsr #7
   20f58:	add	r0, sp, #6464	; 0x1940
   20f5c:	add	r0, r0, #4
   20f60:	str	r1, [r0]
   20f64:	lsl	r1, r4, #25
   20f68:	orr	r1, r1, r5, lsr #7
   20f6c:	add	r0, sp, #6464	; 0x1940
   20f70:	str	r1, [r0]
   20f74:	ldrd	r8, [r0]
   20f78:	eor	r8, r8, r2
   20f7c:	eor	r9, r9, r3
   20f80:	strd	r8, [sp, #72]	; 0x48
   20f84:	ldrd	r8, [sp, #40]	; 0x28
   20f88:	orr	r2, r8, r4
   20f8c:	orr	r3, r9, r5
   20f90:	mov	r0, r2
   20f94:	mov	r1, r3
   20f98:	ldrd	r2, [sp]
   20f9c:	and	r2, r2, r0
   20fa0:	and	r3, r3, r1
   20fa4:	strd	r2, [sp, #80]	; 0x50
   20fa8:	mov	r0, r8
   20fac:	mov	r1, r9
   20fb0:	and	r0, r0, r4
   20fb4:	and	r1, r1, r5
   20fb8:	mov	r2, r0
   20fbc:	mov	r3, r1
   20fc0:	ldrd	r0, [sp, #80]	; 0x50
   20fc4:	orr	r0, r0, r2
   20fc8:	orr	r1, r1, r3
   20fcc:	ldrd	r8, [sp, #72]	; 0x48
   20fd0:	adds	r8, r8, r0
   20fd4:	adc	r9, r9, r1
   20fd8:	ldrd	r2, [sp, #24]
   20fdc:	adds	r2, r2, r8
   20fe0:	adc	r3, r3, r9
   20fe4:	strd	r2, [sp, #24]
   20fe8:	ldrd	r0, [sp, #48]	; 0x30
   20fec:	lsr	r3, r0, #1
   20ff0:	orr	ip, r3, r1, lsl #31
   20ff4:	add	r3, sp, #6464	; 0x1940
   20ff8:	add	r3, r3, #8
   20ffc:	str	ip, [r3]
   21000:	lsr	r3, r1, #1
   21004:	orr	ip, r3, r0, lsl #31
   21008:	add	r3, sp, #6464	; 0x1940
   2100c:	add	r3, r3, #12
   21010:	str	ip, [r3]
   21014:	lsr	r3, r0, #8
   21018:	orr	ip, r3, r1, lsl #24
   2101c:	add	r3, sp, #6464	; 0x1940
   21020:	add	r3, r3, #16
   21024:	str	ip, [r3]
   21028:	lsr	r3, r1, #8
   2102c:	orr	r1, r3, r0, lsl #24
   21030:	add	r3, sp, #6464	; 0x1940
   21034:	add	r3, r3, #20
   21038:	str	r1, [r3]
   2103c:	add	r3, sp, #6464	; 0x1940
   21040:	add	r3, r3, #8
   21044:	ldrd	r8, [r3]
   21048:	add	r3, sp, #6464	; 0x1940
   2104c:	add	r3, r3, #16
   21050:	ldrd	r2, [r3]
   21054:	eor	r8, r8, r2
   21058:	eor	r9, r9, r3
   2105c:	mov	r0, r8
   21060:	mov	r1, r9
   21064:	ldrd	r2, [sp, #48]	; 0x30
   21068:	lsr	ip, r2, #7
   2106c:	orr	ip, ip, r3, lsl #25
   21070:	str	ip, [sp, #1096]	; 0x448
   21074:	lsr	ip, r3, #7
   21078:	str	ip, [sp, #1100]	; 0x44c
   2107c:	add	r3, sp, #1088	; 0x440
   21080:	add	r3, r3, #8
   21084:	ldrd	r8, [r3]
   21088:	eor	r8, r8, r0
   2108c:	eor	r9, r9, r1
   21090:	ldrd	r2, [sp, #112]	; 0x70
   21094:	adds	r2, r2, r8
   21098:	adc	r3, r3, r9
   2109c:	mov	r0, r2
   210a0:	mov	r1, r3
   210a4:	ldrd	r2, [sp, #152]	; 0x98
   210a8:	adds	r2, r2, r0
   210ac:	adc	r3, r3, r1
   210b0:	mov	r0, r2
   210b4:	mov	r1, r3
   210b8:	ldrd	r8, [sp, #64]	; 0x40
   210bc:	lsr	r3, r8, #19
   210c0:	orr	ip, r3, r9, lsl #13
   210c4:	add	r3, sp, #6464	; 0x1940
   210c8:	add	r3, r3, #24
   210cc:	str	ip, [r3]
   210d0:	lsr	r3, r9, #19
   210d4:	orr	ip, r3, r8, lsl #13
   210d8:	add	r3, sp, #6464	; 0x1940
   210dc:	add	r3, r3, #28
   210e0:	str	ip, [r3]
   210e4:	lsl	r3, r9, #3
   210e8:	orr	ip, r3, r8, lsr #29
   210ec:	add	r3, sp, #6464	; 0x1940
   210f0:	add	r3, r3, #36	; 0x24
   210f4:	str	ip, [r3]
   210f8:	lsl	r3, r8, #3
   210fc:	orr	ip, r3, r9, lsr #29
   21100:	add	r3, sp, #6464	; 0x1940
   21104:	add	r3, r3, #32
   21108:	str	ip, [r3]
   2110c:	add	r3, sp, #6464	; 0x1940
   21110:	add	r3, r3, #24
   21114:	ldrd	r8, [r3]
   21118:	add	r3, sp, #6464	; 0x1940
   2111c:	add	r3, r3, #32
   21120:	ldrd	r2, [r3]
   21124:	eor	r8, r8, r2
   21128:	eor	r9, r9, r3
   2112c:	mov	r2, r8
   21130:	mov	r3, r9
   21134:	ldrd	r8, [sp, #64]	; 0x40
   21138:	lsr	ip, r8, #6
   2113c:	orr	ip, ip, r9, lsl #26
   21140:	str	ip, [sp, #1104]	; 0x450
   21144:	ldr	ip, [sp, #68]	; 0x44
   21148:	lsr	ip, ip, #6
   2114c:	str	ip, [sp, #1108]	; 0x454
   21150:	add	ip, sp, #1104	; 0x450
   21154:	ldrd	r8, [ip]
   21158:	eor	r8, r8, r2
   2115c:	eor	r9, r9, r3
   21160:	adds	r8, r0, r8
   21164:	adc	r9, r1, r9
   21168:	add	r3, sp, #7168	; 0x1c00
   2116c:	add	r3, r3, #16
   21170:	strd	r8, [r3]
   21174:	ldrd	r0, [sp, #32]
   21178:	ldrd	r2, [sp, #16]
   2117c:	eor	r2, r2, r0
   21180:	eor	r3, r3, r1
   21184:	mov	r0, r2
   21188:	mov	r1, r3
   2118c:	and	r0, r0, sl
   21190:	and	r1, r1, fp
   21194:	ldrd	r2, [sp, #16]
   21198:	eor	r2, r2, r0
   2119c:	eor	r3, r3, r1
   211a0:	mov	r0, r2
   211a4:	mov	r1, r3
   211a8:	add	r3, pc, #896	; 0x380
   211ac:	ldrd	r2, [r3]
   211b0:	strd	r8, [sp, #80]	; 0x50
   211b4:	adds	r8, r8, r2
   211b8:	adc	r9, r9, r3
   211bc:	adds	r6, r6, r8
   211c0:	adc	r7, r7, r9
   211c4:	adds	r0, r0, r6
   211c8:	adc	r1, r1, r7
   211cc:	lsr	r3, sl, #14
   211d0:	orr	ip, r3, fp, lsl #18
   211d4:	add	r3, sp, #6464	; 0x1940
   211d8:	add	r3, r3, #40	; 0x28
   211dc:	str	ip, [r3]
   211e0:	lsr	r3, fp, #14
   211e4:	orr	ip, r3, sl, lsl #18
   211e8:	add	r3, sp, #6464	; 0x1940
   211ec:	add	r3, r3, #44	; 0x2c
   211f0:	str	ip, [r3]
   211f4:	lsr	r3, sl, #18
   211f8:	orr	ip, r3, fp, lsl #14
   211fc:	add	r3, sp, #6464	; 0x1940
   21200:	add	r3, r3, #48	; 0x30
   21204:	str	ip, [r3]
   21208:	lsr	r3, fp, #18
   2120c:	orr	ip, r3, sl, lsl #14
   21210:	add	r3, sp, #6464	; 0x1940
   21214:	add	r3, r3, #52	; 0x34
   21218:	str	ip, [r3]
   2121c:	add	r3, sp, #6464	; 0x1940
   21220:	add	r3, r3, #40	; 0x28
   21224:	ldrd	r2, [r3]
   21228:	add	ip, sp, #6464	; 0x1940
   2122c:	add	ip, ip, #48	; 0x30
   21230:	ldrd	r6, [ip]
   21234:	eor	r2, r2, r6
   21238:	eor	r3, r3, r7
   2123c:	lsl	ip, fp, #23
   21240:	orr	ip, ip, sl, lsr #9
   21244:	add	r6, sp, #6464	; 0x1940
   21248:	add	r6, r6, #60	; 0x3c
   2124c:	str	ip, [r6]
   21250:	lsl	ip, sl, #23
   21254:	orr	ip, ip, fp, lsr #9
   21258:	add	r6, sp, #6464	; 0x1940
   2125c:	add	r6, r6, #56	; 0x38
   21260:	str	ip, [r6]
   21264:	ldrd	r6, [r6]
   21268:	eor	r6, r6, r2
   2126c:	eor	r7, r7, r3
   21270:	adds	r6, r0, r6
   21274:	adc	r7, r1, r7
   21278:	strd	r6, [sp, #112]	; 0x70
   2127c:	ldrd	r2, [sp]
   21280:	adds	r2, r2, r6
   21284:	adc	r3, r3, r7
   21288:	mov	r6, r2
   2128c:	mov	r7, r3
   21290:	ldrd	r0, [sp, #24]
   21294:	lsr	r3, r0, #28
   21298:	orr	ip, r3, r1, lsl #4
   2129c:	add	r3, sp, #6528	; 0x1980
   212a0:	str	ip, [r3]
   212a4:	lsr	r3, r1, #28
   212a8:	orr	ip, r3, r0, lsl #4
   212ac:	add	r3, sp, #6528	; 0x1980
   212b0:	add	r3, r3, #4
   212b4:	str	ip, [r3]
   212b8:	lsl	r3, r1, #30
   212bc:	orr	ip, r3, r0, lsr #2
   212c0:	add	r3, sp, #6528	; 0x1980
   212c4:	add	r3, r3, #12
   212c8:	str	ip, [r3]
   212cc:	lsl	r3, r0, #30
   212d0:	orr	ip, r3, r1, lsr #2
   212d4:	add	r3, sp, #6528	; 0x1980
   212d8:	add	r3, r3, #8
   212dc:	str	ip, [r3]
   212e0:	add	r3, sp, #6528	; 0x1980
   212e4:	ldrd	r2, [r3]
   212e8:	add	ip, sp, #6528	; 0x1980
   212ec:	add	ip, ip, #8
   212f0:	ldrd	r8, [ip]
   212f4:	eor	r2, r2, r8
   212f8:	eor	r3, r3, r9
   212fc:	mov	r8, r0
   21300:	mov	r9, r1
   21304:	lsl	r1, r1, #25
   21308:	orr	r1, r1, r8, lsr #7
   2130c:	add	r0, sp, #6528	; 0x1980
   21310:	add	r0, r0, #20
   21314:	str	r1, [r0]
   21318:	lsl	r1, r8, #25
   2131c:	orr	r1, r1, r9, lsr #7
   21320:	add	r0, sp, #6528	; 0x1980
   21324:	add	r0, r0, #16
   21328:	str	r1, [r0]
   2132c:	ldrd	r0, [r0]
   21330:	eor	r0, r0, r2
   21334:	eor	r1, r1, r3
   21338:	strd	r0, [sp]
   2133c:	orr	r0, r4, r8
   21340:	orr	r1, r5, r9
   21344:	ldrd	r2, [sp, #40]	; 0x28
   21348:	and	r2, r2, r0
   2134c:	and	r3, r3, r1
   21350:	mov	r0, r2
   21354:	mov	r1, r3
   21358:	strd	r4, [sp, #72]	; 0x48
   2135c:	and	r4, r4, r8
   21360:	and	r5, r5, r9
   21364:	orr	r0, r0, r4
   21368:	orr	r1, r1, r5
   2136c:	ldrd	r4, [sp]
   21370:	adds	r4, r4, r0
   21374:	adc	r5, r5, r1
   21378:	ldrd	r8, [sp, #112]	; 0x70
   2137c:	adds	r8, r8, r4
   21380:	adc	r9, r9, r5
   21384:	strd	r8, [sp]
   21388:	ldrd	r0, [sp, #8]
   2138c:	lsr	r3, r0, #1
   21390:	orr	ip, r3, r1, lsl #31
   21394:	add	r3, sp, #6528	; 0x1980
   21398:	add	r3, r3, #24
   2139c:	str	ip, [r3]
   213a0:	lsr	r3, r1, #1
   213a4:	orr	ip, r3, r0, lsl #31
   213a8:	add	r3, sp, #6528	; 0x1980
   213ac:	add	r3, r3, #28
   213b0:	str	ip, [r3]
   213b4:	lsr	r3, r0, #8
   213b8:	orr	ip, r3, r1, lsl #24
   213bc:	add	r3, sp, #6528	; 0x1980
   213c0:	add	r3, r3, #32
   213c4:	str	ip, [r3]
   213c8:	lsr	r3, r1, #8
   213cc:	orr	ip, r3, r0, lsl #24
   213d0:	add	r3, sp, #6528	; 0x1980
   213d4:	add	r3, r3, #36	; 0x24
   213d8:	str	ip, [r3]
   213dc:	add	r3, sp, #6528	; 0x1980
   213e0:	add	r3, r3, #24
   213e4:	ldrd	r8, [r3]
   213e8:	add	r3, sp, #6528	; 0x1980
   213ec:	add	r3, r3, #32
   213f0:	ldrd	r2, [r3]
   213f4:	eor	r8, r8, r2
   213f8:	eor	r9, r9, r3
   213fc:	mov	r2, r8
   21400:	mov	r3, r9
   21404:	lsr	ip, r0, #7
   21408:	orr	ip, ip, r1, lsl #25
   2140c:	str	ip, [sp, #1112]	; 0x458
   21410:	lsr	r1, r1, #7
   21414:	str	r1, [sp, #1116]	; 0x45c
   21418:	add	r1, sp, #1104	; 0x450
   2141c:	add	r1, r1, #8
   21420:	ldrd	r8, [r1]
   21424:	eor	r8, r8, r2
   21428:	eor	r9, r9, r3
   2142c:	ldrd	r0, [sp, #48]	; 0x30
   21430:	adds	r0, r0, r8
   21434:	adc	r1, r1, r9
   21438:	mov	r2, r0
   2143c:	mov	r3, r1
   21440:	ldrd	r0, [sp, #56]	; 0x38
   21444:	adds	r0, r0, r2
   21448:	adc	r1, r1, r3
   2144c:	mov	r2, r0
   21450:	mov	r3, r1
   21454:	ldrd	r4, [sp, #96]	; 0x60
   21458:	lsr	r1, r4, #19
   2145c:	orr	r1, r1, r5, lsl #13
   21460:	add	r0, sp, #6528	; 0x1980
   21464:	add	r0, r0, #40	; 0x28
   21468:	str	r1, [r0]
   2146c:	lsr	r1, r5, #19
   21470:	orr	r1, r1, r4, lsl #13
   21474:	add	r0, sp, #6528	; 0x1980
   21478:	add	r0, r0, #44	; 0x2c
   2147c:	str	r1, [r0]
   21480:	lsl	r1, r5, #3
   21484:	orr	r1, r1, r4, lsr #29
   21488:	add	r0, sp, #6528	; 0x1980
   2148c:	add	r0, r0, #52	; 0x34
   21490:	str	r1, [r0]
   21494:	lsl	r1, r4, #3
   21498:	orr	r1, r1, r5, lsr #29
   2149c:	add	r0, sp, #6528	; 0x1980
   214a0:	add	r0, r0, #48	; 0x30
   214a4:	str	r1, [r0]
   214a8:	add	r1, sp, #6528	; 0x1980
   214ac:	add	r1, r1, #40	; 0x28
   214b0:	ldrd	r8, [r1]
   214b4:	ldrd	r0, [r0]
   214b8:	eor	r8, r8, r0
   214bc:	eor	r9, r9, r1
   214c0:	mov	r0, r8
   214c4:	mov	r1, r9
   214c8:	lsr	ip, r4, #6
   214cc:	orr	ip, ip, r5, lsl #26
   214d0:	str	ip, [sp, #1120]	; 0x460
   214d4:	lsr	ip, r5, #6
   214d8:	str	ip, [sp, #1124]	; 0x464
   214dc:	add	ip, sp, #1120	; 0x460
   214e0:	ldrd	r8, [ip]
   214e4:	eor	r8, r8, r0
   214e8:	eor	r9, r9, r1
   214ec:	adds	r8, r2, r8
   214f0:	adc	r9, r3, r9
   214f4:	add	r3, sp, #7168	; 0x1c00
   214f8:	add	r3, r3, #24
   214fc:	strd	r8, [r3]
   21500:	ldrd	r4, [sp, #32]
   21504:	mov	r0, r4
   21508:	mov	r1, r5
   2150c:	eor	r0, r0, sl
   21510:	eor	r1, r1, fp
   21514:	and	r0, r0, r6
   21518:	and	r1, r1, r7
   2151c:	mov	r2, r4
   21520:	mov	r3, r5
   21524:	eor	r2, r2, r0
   21528:	eor	r3, r3, r1
   2152c:	b	21540 <dcngettext@plt+0x10550>
   21530:	movwcs	r7, #19844	; 0x4d84
   21534:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   21538:	smullmi	r2, r7, r3, r4
   2153c:	sbccc	sl, sl, #125952	; 0x1ec00
   21540:	mov	r0, r2
   21544:	mov	r1, r3
   21548:	sub	r3, pc, #24
   2154c:	ldrd	r2, [r3]
   21550:	strd	r8, [sp, #48]	; 0x30
   21554:	adds	r8, r8, r2
   21558:	adc	r9, r9, r3
   2155c:	mov	r2, r8
   21560:	mov	r3, r9
   21564:	ldrd	r8, [sp, #16]
   21568:	adds	r8, r8, r2
   2156c:	adc	r9, r9, r3
   21570:	adds	r0, r0, r8
   21574:	adc	r1, r1, r9
   21578:	lsr	r3, r6, #14
   2157c:	orr	ip, r3, r7, lsl #18
   21580:	add	r3, sp, #6528	; 0x1980
   21584:	add	r3, r3, #56	; 0x38
   21588:	str	ip, [r3]
   2158c:	lsr	r3, r7, #14
   21590:	orr	ip, r3, r6, lsl #18
   21594:	add	r3, sp, #6528	; 0x1980
   21598:	add	r3, r3, #60	; 0x3c
   2159c:	str	ip, [r3]
   215a0:	lsr	r3, r6, #18
   215a4:	orr	ip, r3, r7, lsl #14
   215a8:	add	r3, sp, #6592	; 0x19c0
   215ac:	str	ip, [r3]
   215b0:	lsr	r3, r7, #18
   215b4:	orr	ip, r3, r6, lsl #14
   215b8:	add	r3, sp, #6592	; 0x19c0
   215bc:	add	r3, r3, #4
   215c0:	str	ip, [r3]
   215c4:	add	r3, sp, #6528	; 0x1980
   215c8:	add	r3, r3, #56	; 0x38
   215cc:	ldrd	r2, [r3]
   215d0:	add	ip, sp, #6592	; 0x19c0
   215d4:	ldrd	r8, [ip]
   215d8:	eor	r2, r2, r8
   215dc:	eor	r3, r3, r9
   215e0:	lsl	ip, r7, #23
   215e4:	orr	ip, ip, r6, lsr #9
   215e8:	add	r4, sp, #6592	; 0x19c0
   215ec:	add	r4, r4, #12
   215f0:	str	ip, [r4]
   215f4:	lsl	ip, r6, #23
   215f8:	orr	ip, ip, r7, lsr #9
   215fc:	add	r4, sp, #6592	; 0x19c0
   21600:	add	r4, r4, #8
   21604:	str	ip, [r4]
   21608:	ldrd	r8, [r4]
   2160c:	eor	r8, r8, r2
   21610:	eor	r9, r9, r3
   21614:	adds	r8, r0, r8
   21618:	adc	r9, r1, r9
   2161c:	mov	r4, r8
   21620:	mov	r5, r9
   21624:	ldrd	r2, [sp, #40]	; 0x28
   21628:	strd	r4, [sp, #16]
   2162c:	adds	r2, r2, r8
   21630:	adc	r3, r3, r9
   21634:	mov	r8, r2
   21638:	mov	r9, r3
   2163c:	ldrd	r4, [sp]
   21640:	lsr	r3, r4, #28
   21644:	orr	r1, r3, r5, lsl #4
   21648:	add	r3, sp, #6592	; 0x19c0
   2164c:	add	r3, r3, #16
   21650:	str	r1, [r3]
   21654:	lsr	r3, r5, #28
   21658:	orr	r1, r3, r4, lsl #4
   2165c:	add	r3, sp, #6592	; 0x19c0
   21660:	add	r3, r3, #20
   21664:	str	r1, [r3]
   21668:	lsl	r3, r5, #30
   2166c:	orr	r1, r3, r4, lsr #2
   21670:	add	r3, sp, #6592	; 0x19c0
   21674:	add	r3, r3, #28
   21678:	str	r1, [r3]
   2167c:	lsl	r3, r4, #30
   21680:	orr	r1, r3, r5, lsr #2
   21684:	add	r3, sp, #6592	; 0x19c0
   21688:	add	r3, r3, #24
   2168c:	str	r1, [r3]
   21690:	add	r3, sp, #6592	; 0x19c0
   21694:	add	r3, r3, #16
   21698:	ldrd	r2, [r3]
   2169c:	add	r1, sp, #6592	; 0x19c0
   216a0:	add	r1, r1, #24
   216a4:	ldrd	r0, [r1]
   216a8:	eor	r2, r2, r0
   216ac:	eor	r3, r3, r1
   216b0:	lsl	r1, r5, #25
   216b4:	orr	r1, r1, r4, lsr #7
   216b8:	add	r0, sp, #6592	; 0x19c0
   216bc:	add	r0, r0, #36	; 0x24
   216c0:	str	r1, [r0]
   216c4:	lsl	r1, r4, #25
   216c8:	orr	r1, r1, r5, lsr #7
   216cc:	add	r0, sp, #6592	; 0x19c0
   216d0:	add	r0, r0, #32
   216d4:	str	r1, [r0]
   216d8:	ldrd	r0, [r0]
   216dc:	eor	r0, r0, r2
   216e0:	eor	r1, r1, r3
   216e4:	strd	r0, [sp, #40]	; 0x28
   216e8:	ldrd	r2, [sp, #24]
   216ec:	orr	r0, r4, r2
   216f0:	orr	r1, r5, r3
   216f4:	ldrd	r2, [sp, #72]	; 0x48
   216f8:	and	r2, r2, r0
   216fc:	and	r3, r3, r1
   21700:	mov	r0, r2
   21704:	mov	r1, r3
   21708:	ldrd	r2, [sp, #24]
   2170c:	and	r4, r4, r2
   21710:	and	r5, r5, r3
   21714:	orr	r2, r4, r0
   21718:	orr	r3, r5, r1
   2171c:	mov	r0, r2
   21720:	mov	r1, r3
   21724:	ldrd	r2, [sp, #40]	; 0x28
   21728:	adds	r2, r2, r0
   2172c:	adc	r3, r3, r1
   21730:	ldrd	r4, [sp, #16]
   21734:	adds	r4, r4, r2
   21738:	adc	r5, r5, r3
   2173c:	strd	r4, [sp, #40]	; 0x28
   21740:	ldrd	r0, [sp, #104]	; 0x68
   21744:	lsr	r3, r0, #1
   21748:	orr	ip, r3, r1, lsl #31
   2174c:	add	r3, sp, #6592	; 0x19c0
   21750:	add	r3, r3, #40	; 0x28
   21754:	str	ip, [r3]
   21758:	lsr	r3, r1, #1
   2175c:	orr	ip, r3, r0, lsl #31
   21760:	add	r3, sp, #6592	; 0x19c0
   21764:	add	r3, r3, #44	; 0x2c
   21768:	str	ip, [r3]
   2176c:	lsr	r3, r0, #8
   21770:	orr	ip, r3, r1, lsl #24
   21774:	add	r3, sp, #6592	; 0x19c0
   21778:	add	r3, r3, #48	; 0x30
   2177c:	str	ip, [r3]
   21780:	lsr	r3, r1, #8
   21784:	orr	ip, r3, r0, lsl #24
   21788:	add	r3, sp, #6592	; 0x19c0
   2178c:	add	r3, r3, #52	; 0x34
   21790:	str	ip, [r3]
   21794:	add	r3, sp, #6592	; 0x19c0
   21798:	add	r3, r3, #40	; 0x28
   2179c:	ldrd	r2, [r3]
   217a0:	add	ip, sp, #6592	; 0x19c0
   217a4:	add	ip, ip, #48	; 0x30
   217a8:	ldrd	r4, [ip]
   217ac:	eor	r2, r2, r4
   217b0:	eor	r3, r3, r5
   217b4:	lsr	ip, r0, #7
   217b8:	orr	ip, ip, r1, lsl #25
   217bc:	str	ip, [sp, #1128]	; 0x468
   217c0:	lsr	r1, r1, #7
   217c4:	str	r1, [sp, #1132]	; 0x46c
   217c8:	add	r1, sp, #1120	; 0x460
   217cc:	add	r1, r1, #8
   217d0:	ldrd	r0, [r1]
   217d4:	eor	r0, r0, r2
   217d8:	eor	r1, r1, r3
   217dc:	mov	r2, r0
   217e0:	mov	r3, r1
   217e4:	ldrd	r0, [sp, #8]
   217e8:	adds	r0, r0, r2
   217ec:	adc	r1, r1, r3
   217f0:	mov	r2, r0
   217f4:	mov	r3, r1
   217f8:	ldrd	r0, [sp, #160]	; 0xa0
   217fc:	adds	r0, r0, r2
   21800:	adc	r1, r1, r3
   21804:	strd	r0, [sp, #8]
   21808:	ldrd	r4, [sp, #80]	; 0x50
   2180c:	lsr	r1, r4, #19
   21810:	orr	r1, r1, r5, lsl #13
   21814:	add	r3, sp, #6592	; 0x19c0
   21818:	add	r3, r3, #56	; 0x38
   2181c:	str	r1, [r3]
   21820:	lsr	r1, r5, #19
   21824:	orr	r1, r1, r4, lsl #13
   21828:	add	r3, sp, #6592	; 0x19c0
   2182c:	add	r3, r3, #60	; 0x3c
   21830:	str	r1, [r3]
   21834:	lsl	r1, r5, #3
   21838:	orr	r1, r1, r4, lsr #29
   2183c:	add	r3, sp, #6656	; 0x1a00
   21840:	add	r3, r3, #4
   21844:	str	r1, [r3]
   21848:	lsl	r1, r4, #3
   2184c:	orr	r1, r1, r5, lsr #29
   21850:	add	r3, sp, #6656	; 0x1a00
   21854:	str	r1, [r3]
   21858:	add	r3, sp, #6592	; 0x19c0
   2185c:	add	r3, r3, #56	; 0x38
   21860:	ldrd	r0, [r3]
   21864:	add	r3, sp, #6656	; 0x1a00
   21868:	ldrd	r2, [r3]
   2186c:	eor	r0, r0, r2
   21870:	eor	r1, r1, r3
   21874:	lsr	ip, r4, #6
   21878:	orr	ip, ip, r5, lsl #26
   2187c:	str	ip, [sp, #1136]	; 0x470
   21880:	lsr	ip, r5, #6
   21884:	str	ip, [sp, #1140]	; 0x474
   21888:	add	r3, sp, #1136	; 0x470
   2188c:	ldrd	r4, [r3]
   21890:	eor	r4, r4, r0
   21894:	eor	r5, r5, r1
   21898:	ldrd	r2, [sp, #8]
   2189c:	adds	r2, r2, r4
   218a0:	adc	r3, r3, r5
   218a4:	mov	r4, r2
   218a8:	mov	r5, r3
   218ac:	add	r1, sp, #7168	; 0x1c00
   218b0:	add	r1, r1, #32
   218b4:	strd	r2, [r1]
   218b8:	eor	r0, sl, r6
   218bc:	eor	r1, fp, r7
   218c0:	and	r0, r0, r8
   218c4:	and	r1, r1, r9
   218c8:	eor	r0, r0, sl
   218cc:	eor	r1, r1, fp
   218d0:	add	r3, pc, #880	; 0x370
   218d4:	ldrd	r2, [r3]
   218d8:	strd	r4, [sp, #112]	; 0x70
   218dc:	adds	r4, r4, r2
   218e0:	adc	r5, r5, r3
   218e4:	mov	r2, r4
   218e8:	mov	r3, r5
   218ec:	ldrd	r4, [sp, #32]
   218f0:	adds	r4, r4, r2
   218f4:	adc	r5, r5, r3
   218f8:	adds	r0, r0, r4
   218fc:	adc	r1, r1, r5
   21900:	lsr	r3, r8, #14
   21904:	orr	ip, r3, r9, lsl #18
   21908:	add	r3, sp, #6656	; 0x1a00
   2190c:	add	r3, r3, #8
   21910:	str	ip, [r3]
   21914:	lsr	r3, r9, #14
   21918:	orr	ip, r3, r8, lsl #18
   2191c:	add	r3, sp, #6656	; 0x1a00
   21920:	add	r3, r3, #12
   21924:	str	ip, [r3]
   21928:	lsr	r3, r8, #18
   2192c:	orr	ip, r3, r9, lsl #14
   21930:	add	r3, sp, #6656	; 0x1a00
   21934:	add	r3, r3, #16
   21938:	str	ip, [r3]
   2193c:	lsr	r3, r9, #18
   21940:	orr	ip, r3, r8, lsl #14
   21944:	add	r3, sp, #6656	; 0x1a00
   21948:	add	r3, r3, #20
   2194c:	str	ip, [r3]
   21950:	add	r3, sp, #6656	; 0x1a00
   21954:	add	r3, r3, #8
   21958:	ldrd	r2, [r3]
   2195c:	add	ip, sp, #6656	; 0x1a00
   21960:	add	ip, ip, #16
   21964:	ldrd	r4, [ip]
   21968:	eor	r2, r2, r4
   2196c:	eor	r3, r3, r5
   21970:	lsl	ip, r9, #23
   21974:	orr	ip, ip, r8, lsr #9
   21978:	add	r4, sp, #6656	; 0x1a00
   2197c:	add	r4, r4, #28
   21980:	str	ip, [r4]
   21984:	lsl	ip, r8, #23
   21988:	orr	ip, ip, r9, lsr #9
   2198c:	add	r4, sp, #6656	; 0x1a00
   21990:	add	r4, r4, #24
   21994:	str	ip, [r4]
   21998:	ldrd	r4, [r4]
   2199c:	eor	r4, r4, r2
   219a0:	eor	r5, r5, r3
   219a4:	adds	r4, r0, r4
   219a8:	adc	r5, r1, r5
   219ac:	mov	r0, r4
   219b0:	mov	r1, r5
   219b4:	ldrd	r2, [sp, #72]	; 0x48
   219b8:	strd	r0, [sp, #8]
   219bc:	adds	r2, r2, r4
   219c0:	adc	r3, r3, r5
   219c4:	strd	r2, [sp, #56]	; 0x38
   219c8:	ldrd	r4, [sp, #40]	; 0x28
   219cc:	lsr	r3, r4, #28
   219d0:	orr	r1, r3, r5, lsl #4
   219d4:	add	r3, sp, #6656	; 0x1a00
   219d8:	add	r3, r3, #32
   219dc:	str	r1, [r3]
   219e0:	lsr	r3, r5, #28
   219e4:	orr	r1, r3, r4, lsl #4
   219e8:	add	r3, sp, #6656	; 0x1a00
   219ec:	add	r3, r3, #36	; 0x24
   219f0:	str	r1, [r3]
   219f4:	lsl	r3, r5, #30
   219f8:	orr	r1, r3, r4, lsr #2
   219fc:	add	r3, sp, #6656	; 0x1a00
   21a00:	add	r3, r3, #44	; 0x2c
   21a04:	str	r1, [r3]
   21a08:	lsl	r3, r4, #30
   21a0c:	orr	r1, r3, r5, lsr #2
   21a10:	add	r3, sp, #6656	; 0x1a00
   21a14:	add	r3, r3, #40	; 0x28
   21a18:	str	r1, [r3]
   21a1c:	add	r3, sp, #6656	; 0x1a00
   21a20:	add	r3, r3, #32
   21a24:	ldrd	r2, [r3]
   21a28:	add	r1, sp, #6656	; 0x1a00
   21a2c:	add	r1, r1, #40	; 0x28
   21a30:	ldrd	r0, [r1]
   21a34:	eor	r2, r2, r0
   21a38:	eor	r3, r3, r1
   21a3c:	lsl	r1, r5, #25
   21a40:	orr	r1, r1, r4, lsr #7
   21a44:	add	r0, sp, #6656	; 0x1a00
   21a48:	add	r0, r0, #52	; 0x34
   21a4c:	str	r1, [r0]
   21a50:	lsl	r1, r4, #25
   21a54:	mov	ip, r5
   21a58:	orr	r1, r1, r5, lsr #7
   21a5c:	add	r0, sp, #6656	; 0x1a00
   21a60:	add	r0, r0, #48	; 0x30
   21a64:	str	r1, [r0]
   21a68:	ldrd	r0, [r0]
   21a6c:	eor	r0, r0, r2
   21a70:	eor	r1, r1, r3
   21a74:	strd	r0, [sp, #16]
   21a78:	mov	r2, r4
   21a7c:	ldrd	r4, [sp]
   21a80:	orr	r4, r4, r2
   21a84:	orr	r5, r5, ip
   21a88:	mov	r0, r4
   21a8c:	mov	r1, r5
   21a90:	ldrd	r4, [sp, #24]
   21a94:	and	r4, r4, r0
   21a98:	and	r5, r5, r1
   21a9c:	mov	r0, r4
   21aa0:	mov	r1, r5
   21aa4:	ldrd	r4, [sp]
   21aa8:	and	r4, r4, r2
   21aac:	and	r5, r5, ip
   21ab0:	orr	r4, r4, r0
   21ab4:	orr	r5, r5, r1
   21ab8:	ldrd	r2, [sp, #16]
   21abc:	adds	r2, r2, r4
   21ac0:	adc	r3, r3, r5
   21ac4:	ldrd	r4, [sp, #8]
   21ac8:	adds	r4, r4, r2
   21acc:	adc	r5, r5, r3
   21ad0:	strd	r4, [sp, #8]
   21ad4:	ldrd	r4, [sp, #120]	; 0x78
   21ad8:	lsr	r3, r4, #1
   21adc:	orr	r1, r3, r5, lsl #31
   21ae0:	add	r3, sp, #6656	; 0x1a00
   21ae4:	add	r3, r3, #56	; 0x38
   21ae8:	str	r1, [r3]
   21aec:	lsr	r3, r5, #1
   21af0:	orr	r1, r3, r4, lsl #31
   21af4:	add	r3, sp, #6656	; 0x1a00
   21af8:	add	r3, r3, #60	; 0x3c
   21afc:	str	r1, [r3]
   21b00:	lsr	r3, r4, #8
   21b04:	orr	r1, r3, r5, lsl #24
   21b08:	add	r3, sp, #6720	; 0x1a40
   21b0c:	str	r1, [r3]
   21b10:	lsr	r3, r5, #8
   21b14:	orr	r1, r3, r4, lsl #24
   21b18:	add	r3, sp, #6720	; 0x1a40
   21b1c:	add	r3, r3, #4
   21b20:	str	r1, [r3]
   21b24:	add	r3, sp, #6656	; 0x1a00
   21b28:	add	r3, r3, #56	; 0x38
   21b2c:	ldrd	r2, [r3]
   21b30:	add	r1, sp, #6720	; 0x1a40
   21b34:	ldrd	r0, [r1]
   21b38:	eor	r2, r2, r0
   21b3c:	eor	r3, r3, r1
   21b40:	lsr	r1, r4, #7
   21b44:	orr	r1, r1, r5, lsl #25
   21b48:	str	r1, [sp, #1144]	; 0x478
   21b4c:	lsr	r1, r5, #7
   21b50:	str	r1, [sp, #1148]	; 0x47c
   21b54:	add	r1, sp, #1136	; 0x470
   21b58:	add	r1, r1, #8
   21b5c:	ldrd	r0, [r1]
   21b60:	eor	r0, r0, r2
   21b64:	eor	r1, r1, r3
   21b68:	mov	r2, r0
   21b6c:	mov	r3, r1
   21b70:	ldrd	r0, [sp, #104]	; 0x68
   21b74:	adds	r0, r0, r2
   21b78:	adc	r1, r1, r3
   21b7c:	mov	r2, r0
   21b80:	mov	r3, r1
   21b84:	ldrd	r0, [sp, #176]	; 0xb0
   21b88:	adds	r0, r0, r2
   21b8c:	adc	r1, r1, r3
   21b90:	strd	r0, [sp, #16]
   21b94:	ldrd	r4, [sp, #48]	; 0x30
   21b98:	lsr	r1, r4, #19
   21b9c:	orr	r1, r1, r5, lsl #13
   21ba0:	add	r3, sp, #6720	; 0x1a40
   21ba4:	add	r3, r3, #8
   21ba8:	str	r1, [r3]
   21bac:	lsr	r1, r5, #19
   21bb0:	orr	r1, r1, r4, lsl #13
   21bb4:	add	r3, sp, #6720	; 0x1a40
   21bb8:	add	r3, r3, #12
   21bbc:	str	r1, [r3]
   21bc0:	lsl	r1, r5, #3
   21bc4:	orr	r1, r1, r4, lsr #29
   21bc8:	add	r3, sp, #6720	; 0x1a40
   21bcc:	add	r3, r3, #20
   21bd0:	str	r1, [r3]
   21bd4:	lsl	r1, r4, #3
   21bd8:	orr	r1, r1, r5, lsr #29
   21bdc:	add	r3, sp, #6720	; 0x1a40
   21be0:	add	r3, r3, #16
   21be4:	str	r1, [r3]
   21be8:	add	r3, sp, #6720	; 0x1a40
   21bec:	add	r3, r3, #8
   21bf0:	ldrd	r0, [r3]
   21bf4:	add	r3, sp, #6720	; 0x1a40
   21bf8:	add	r3, r3, #16
   21bfc:	ldrd	r2, [r3]
   21c00:	eor	r0, r0, r2
   21c04:	eor	r1, r1, r3
   21c08:	lsr	ip, r4, #6
   21c0c:	orr	ip, ip, r5, lsl #26
   21c10:	str	ip, [sp, #1152]	; 0x480
   21c14:	lsr	ip, r5, #6
   21c18:	str	ip, [sp, #1156]	; 0x484
   21c1c:	add	r3, sp, #1152	; 0x480
   21c20:	ldrd	r4, [r3]
   21c24:	eor	r4, r4, r0
   21c28:	eor	r5, r5, r1
   21c2c:	ldrd	r2, [sp, #16]
   21c30:	adds	r2, r2, r4
   21c34:	adc	r3, r3, r5
   21c38:	strd	r2, [sp, #48]	; 0x30
   21c3c:	add	r1, sp, #7168	; 0x1c00
   21c40:	add	r1, r1, #40	; 0x28
   21c44:	b	21c58 <dcngettext@plt+0x10c68>
   21c48:	strbne	fp, [r9, #3772]	; 0xebc
   21c4c:	ldccc	14, cr11, [lr], {10}
   21c50:	ldcls	13, cr0, [r0], {76}	; 0x4c
   21c54:	tstmi	sp, #196, 14	; 0x3100000
   21c58:	strd	r2, [r1]
   21c5c:	eor	r0, r6, r8
   21c60:	eor	r1, r7, r9
   21c64:	ldrd	r4, [sp, #56]	; 0x38
   21c68:	and	r4, r4, r0
   21c6c:	and	r5, r5, r1
   21c70:	mov	r0, r4
   21c74:	mov	r1, r5
   21c78:	eor	r0, r0, r6
   21c7c:	eor	r1, r1, r7
   21c80:	sub	r3, pc, #56	; 0x38
   21c84:	ldrd	r2, [r3]
   21c88:	ldrd	r4, [sp, #48]	; 0x30
   21c8c:	adds	r4, r4, r2
   21c90:	adc	r5, r5, r3
   21c94:	adds	sl, sl, r4
   21c98:	adc	fp, fp, r5
   21c9c:	adds	r0, r0, sl
   21ca0:	adc	r1, r1, fp
   21ca4:	ldrd	r4, [sp, #56]	; 0x38
   21ca8:	lsr	r3, r4, #14
   21cac:	orr	ip, r3, r5, lsl #18
   21cb0:	add	r3, sp, #6720	; 0x1a40
   21cb4:	add	r3, r3, #24
   21cb8:	str	ip, [r3]
   21cbc:	lsr	r3, r5, #14
   21cc0:	orr	ip, r3, r4, lsl #18
   21cc4:	add	r3, sp, #6720	; 0x1a40
   21cc8:	add	r3, r3, #28
   21ccc:	str	ip, [r3]
   21cd0:	lsr	r3, r4, #18
   21cd4:	orr	ip, r3, r5, lsl #14
   21cd8:	add	r3, sp, #6720	; 0x1a40
   21cdc:	add	r3, r3, #32
   21ce0:	str	ip, [r3]
   21ce4:	lsr	r3, r5, #18
   21ce8:	orr	ip, r3, r4, lsl #14
   21cec:	add	r3, sp, #6720	; 0x1a40
   21cf0:	add	r3, r3, #36	; 0x24
   21cf4:	str	ip, [r3]
   21cf8:	add	r3, sp, #6720	; 0x1a40
   21cfc:	add	r3, r3, #24
   21d00:	ldrd	r2, [r3]
   21d04:	add	ip, sp, #6720	; 0x1a40
   21d08:	add	ip, ip, #32
   21d0c:	ldrd	sl, [ip]
   21d10:	eor	r2, r2, sl
   21d14:	eor	r3, r3, fp
   21d18:	lsl	ip, r5, #23
   21d1c:	orr	ip, ip, r4, lsr #9
   21d20:	add	sl, sp, #6720	; 0x1a40
   21d24:	add	sl, sl, #44	; 0x2c
   21d28:	str	ip, [sl]
   21d2c:	lsl	ip, r4, #23
   21d30:	orr	ip, ip, r5, lsr #9
   21d34:	add	r4, sp, #6720	; 0x1a40
   21d38:	add	r4, r4, #40	; 0x28
   21d3c:	str	ip, [r4]
   21d40:	ldrd	sl, [r4]
   21d44:	eor	sl, sl, r2
   21d48:	eor	fp, fp, r3
   21d4c:	adds	sl, r0, sl
   21d50:	adc	fp, r1, fp
   21d54:	mov	r2, sl
   21d58:	mov	r3, fp
   21d5c:	ldrd	sl, [sp, #24]
   21d60:	strd	r2, [sp, #24]
   21d64:	adds	sl, sl, r2
   21d68:	adc	fp, fp, r3
   21d6c:	strd	sl, [sp, #16]
   21d70:	ldrd	sl, [sp, #8]
   21d74:	lsr	r3, sl, #28
   21d78:	orr	r1, r3, fp, lsl #4
   21d7c:	add	r3, sp, #6720	; 0x1a40
   21d80:	add	r3, r3, #48	; 0x30
   21d84:	str	r1, [r3]
   21d88:	lsr	r3, fp, #28
   21d8c:	orr	r1, r3, sl, lsl #4
   21d90:	add	r3, sp, #6720	; 0x1a40
   21d94:	add	r3, r3, #52	; 0x34
   21d98:	str	r1, [r3]
   21d9c:	lsl	r3, fp, #30
   21da0:	orr	r1, r3, sl, lsr #2
   21da4:	add	r3, sp, #6720	; 0x1a40
   21da8:	add	r3, r3, #60	; 0x3c
   21dac:	str	r1, [r3]
   21db0:	lsl	r3, sl, #30
   21db4:	orr	r1, r3, fp, lsr #2
   21db8:	add	r3, sp, #6720	; 0x1a40
   21dbc:	add	r3, r3, #56	; 0x38
   21dc0:	str	r1, [r3]
   21dc4:	add	r3, sp, #6720	; 0x1a40
   21dc8:	add	r3, r3, #48	; 0x30
   21dcc:	ldrd	r2, [r3]
   21dd0:	add	r1, sp, #6720	; 0x1a40
   21dd4:	add	r1, r1, #56	; 0x38
   21dd8:	ldrd	r0, [r1]
   21ddc:	eor	r2, r2, r0
   21de0:	eor	r3, r3, r1
   21de4:	lsl	r1, fp, #25
   21de8:	orr	r1, r1, sl, lsr #7
   21dec:	add	r0, sp, #6784	; 0x1a80
   21df0:	add	r0, r0, #4
   21df4:	str	r1, [r0]
   21df8:	lsl	r1, sl, #25
   21dfc:	orr	r1, r1, fp, lsr #7
   21e00:	add	r0, sp, #6784	; 0x1a80
   21e04:	str	r1, [r0]
   21e08:	ldrd	r0, [r0]
   21e0c:	eor	r0, r0, r2
   21e10:	eor	r1, r1, r3
   21e14:	strd	r0, [sp, #32]
   21e18:	ldrd	r2, [sp, #40]	; 0x28
   21e1c:	orr	r0, r2, sl
   21e20:	orr	r1, r3, fp
   21e24:	ldrd	r4, [sp]
   21e28:	and	r4, r4, r0
   21e2c:	and	r5, r5, r1
   21e30:	mov	r0, r4
   21e34:	mov	r1, r5
   21e38:	and	r2, r2, sl
   21e3c:	and	r3, r3, fp
   21e40:	orr	r2, r2, r0
   21e44:	orr	r3, r3, r1
   21e48:	mov	r0, r2
   21e4c:	mov	r1, r3
   21e50:	ldrd	r2, [sp, #32]
   21e54:	adds	r2, r2, r0
   21e58:	adc	r3, r3, r1
   21e5c:	mov	r0, r2
   21e60:	mov	r1, r3
   21e64:	ldrd	r2, [sp, #24]
   21e68:	adds	r2, r2, r0
   21e6c:	adc	r3, r3, r1
   21e70:	strd	r2, [sp, #24]
   21e74:	ldrd	r0, [sp, #128]	; 0x80
   21e78:	lsr	r3, r0, #1
   21e7c:	orr	ip, r3, r1, lsl #31
   21e80:	add	r3, sp, #6784	; 0x1a80
   21e84:	add	r3, r3, #8
   21e88:	str	ip, [r3]
   21e8c:	lsr	r3, r1, #1
   21e90:	orr	ip, r3, r0, lsl #31
   21e94:	add	r3, sp, #6784	; 0x1a80
   21e98:	add	r3, r3, #12
   21e9c:	str	ip, [r3]
   21ea0:	lsr	r3, r0, #8
   21ea4:	orr	ip, r3, r1, lsl #24
   21ea8:	add	r3, sp, #6784	; 0x1a80
   21eac:	add	r3, r3, #16
   21eb0:	str	ip, [r3]
   21eb4:	lsr	r3, r1, #8
   21eb8:	orr	ip, r3, r0, lsl #24
   21ebc:	add	r3, sp, #6784	; 0x1a80
   21ec0:	add	r3, r3, #20
   21ec4:	str	ip, [r3]
   21ec8:	add	r3, sp, #6784	; 0x1a80
   21ecc:	add	r3, r3, #8
   21ed0:	ldrd	r2, [r3]
   21ed4:	add	ip, sp, #6784	; 0x1a80
   21ed8:	add	ip, ip, #16
   21edc:	ldrd	r4, [ip]
   21ee0:	eor	r2, r2, r4
   21ee4:	eor	r3, r3, r5
   21ee8:	lsr	ip, r0, #7
   21eec:	orr	ip, ip, r1, lsl #25
   21ef0:	str	ip, [sp, #1160]	; 0x488
   21ef4:	lsr	r1, r1, #7
   21ef8:	str	r1, [sp, #1164]	; 0x48c
   21efc:	add	r1, sp, #1152	; 0x480
   21f00:	add	r1, r1, #8
   21f04:	ldrd	r0, [r1]
   21f08:	eor	r0, r0, r2
   21f0c:	eor	r1, r1, r3
   21f10:	ldrd	r4, [sp, #120]	; 0x78
   21f14:	adds	r4, r4, r0
   21f18:	adc	r5, r5, r1
   21f1c:	ldrd	r0, [sp, #88]	; 0x58
   21f20:	adds	r0, r0, r4
   21f24:	adc	r1, r1, r5
   21f28:	mov	r2, r0
   21f2c:	mov	r3, r1
   21f30:	ldrd	r4, [sp, #112]	; 0x70
   21f34:	lsr	r1, r4, #19
   21f38:	orr	r1, r1, r5, lsl #13
   21f3c:	add	r0, sp, #6784	; 0x1a80
   21f40:	add	r0, r0, #24
   21f44:	str	r1, [r0]
   21f48:	lsr	r1, r5, #19
   21f4c:	orr	r1, r1, r4, lsl #13
   21f50:	add	r0, sp, #6784	; 0x1a80
   21f54:	add	r0, r0, #28
   21f58:	str	r1, [r0]
   21f5c:	lsl	r1, r5, #3
   21f60:	orr	r1, r1, r4, lsr #29
   21f64:	add	r0, sp, #6784	; 0x1a80
   21f68:	add	r0, r0, #36	; 0x24
   21f6c:	str	r1, [r0]
   21f70:	lsl	r1, r4, #3
   21f74:	orr	r1, r1, r5, lsr #29
   21f78:	add	r0, sp, #6784	; 0x1a80
   21f7c:	add	r0, r0, #32
   21f80:	str	r1, [r0]
   21f84:	add	r1, sp, #6784	; 0x1a80
   21f88:	add	r1, r1, #24
   21f8c:	ldrd	r0, [r1]
   21f90:	add	ip, sp, #6784	; 0x1a80
   21f94:	add	ip, ip, #32
   21f98:	ldrd	sl, [ip]
   21f9c:	eor	r0, r0, sl
   21fa0:	eor	r1, r1, fp
   21fa4:	lsr	ip, r4, #6
   21fa8:	orr	ip, ip, r5, lsl #26
   21fac:	str	ip, [sp, #1168]	; 0x490
   21fb0:	lsr	ip, r5, #6
   21fb4:	str	ip, [sp, #1172]	; 0x494
   21fb8:	add	ip, sp, #1168	; 0x490
   21fbc:	ldrd	r4, [ip]
   21fc0:	eor	r4, r4, r0
   21fc4:	eor	r5, r5, r1
   21fc8:	adds	r4, r2, r4
   21fcc:	adc	r5, r3, r5
   21fd0:	mov	r2, r4
   21fd4:	mov	r3, r5
   21fd8:	add	r1, sp, #7168	; 0x1c00
   21fdc:	add	r1, r1, #48	; 0x30
   21fe0:	strd	r2, [r1]
   21fe4:	ldrd	r0, [sp, #56]	; 0x38
   21fe8:	eor	r0, r0, r8
   21fec:	eor	r1, r1, r9
   21ff0:	ldrd	sl, [sp, #16]
   21ff4:	and	sl, sl, r0
   21ff8:	and	fp, fp, r1
   21ffc:	mov	r0, sl
   22000:	mov	r1, fp
   22004:	eor	r0, r0, r8
   22008:	eor	r1, r1, r9
   2200c:	add	r3, pc, #892	; 0x37c
   22010:	ldrd	r2, [r3]
   22014:	strd	r4, [sp, #72]	; 0x48
   22018:	adds	r4, r4, r2
   2201c:	adc	r5, r5, r3
   22020:	adds	r6, r6, r4
   22024:	adc	r7, r7, r5
   22028:	adds	r0, r0, r6
   2202c:	adc	r1, r1, r7
   22030:	ldrd	r4, [sp, #16]
   22034:	lsr	r3, r4, #14
   22038:	orr	ip, r3, r5, lsl #18
   2203c:	add	r3, sp, #6784	; 0x1a80
   22040:	add	r3, r3, #40	; 0x28
   22044:	str	ip, [r3]
   22048:	lsr	r3, r5, #14
   2204c:	orr	ip, r3, r4, lsl #18
   22050:	add	r3, sp, #6784	; 0x1a80
   22054:	add	r3, r3, #44	; 0x2c
   22058:	str	ip, [r3]
   2205c:	lsr	r3, r4, #18
   22060:	orr	ip, r3, r5, lsl #14
   22064:	add	r3, sp, #6784	; 0x1a80
   22068:	add	r3, r3, #48	; 0x30
   2206c:	str	ip, [r3]
   22070:	lsr	r3, r5, #18
   22074:	orr	ip, r3, r4, lsl #14
   22078:	add	r3, sp, #6784	; 0x1a80
   2207c:	add	r3, r3, #52	; 0x34
   22080:	str	ip, [r3]
   22084:	add	r3, sp, #6784	; 0x1a80
   22088:	add	r3, r3, #40	; 0x28
   2208c:	ldrd	r2, [r3]
   22090:	add	ip, sp, #6784	; 0x1a80
   22094:	add	ip, ip, #48	; 0x30
   22098:	ldrd	sl, [ip]
   2209c:	eor	r2, r2, sl
   220a0:	eor	r3, r3, fp
   220a4:	mov	r6, r2
   220a8:	mov	r7, r3
   220ac:	lsl	r3, r5, #23
   220b0:	orr	ip, r3, r4, lsr #9
   220b4:	add	r3, sp, #6784	; 0x1a80
   220b8:	add	r3, r3, #60	; 0x3c
   220bc:	str	ip, [r3]
   220c0:	lsl	r3, r4, #23
   220c4:	orr	ip, r3, r5, lsr #9
   220c8:	add	r3, sp, #6784	; 0x1a80
   220cc:	add	r3, r3, #56	; 0x38
   220d0:	str	ip, [r3]
   220d4:	ldrd	r2, [r3]
   220d8:	eor	r2, r2, r6
   220dc:	eor	r3, r3, r7
   220e0:	adds	r6, r0, r2
   220e4:	adc	r7, r1, r3
   220e8:	ldrd	r2, [sp]
   220ec:	adds	r2, r2, r6
   220f0:	adc	r3, r3, r7
   220f4:	strd	r2, [sp, #32]
   220f8:	ldrd	r4, [sp, #24]
   220fc:	lsr	r3, r4, #28
   22100:	orr	r1, r3, r5, lsl #4
   22104:	add	r3, sp, #6848	; 0x1ac0
   22108:	str	r1, [r3]
   2210c:	lsr	r3, r5, #28
   22110:	orr	r1, r3, r4, lsl #4
   22114:	add	r3, sp, #6848	; 0x1ac0
   22118:	add	r3, r3, #4
   2211c:	str	r1, [r3]
   22120:	lsl	r3, r5, #30
   22124:	orr	r1, r3, r4, lsr #2
   22128:	add	r3, sp, #6848	; 0x1ac0
   2212c:	add	r3, r3, #12
   22130:	str	r1, [r3]
   22134:	lsl	r3, r4, #30
   22138:	orr	r1, r3, r5, lsr #2
   2213c:	add	r3, sp, #6848	; 0x1ac0
   22140:	add	r3, r3, #8
   22144:	str	r1, [r3]
   22148:	add	r3, sp, #6848	; 0x1ac0
   2214c:	ldrd	r2, [r3]
   22150:	add	r1, sp, #6848	; 0x1ac0
   22154:	add	r1, r1, #8
   22158:	ldrd	sl, [r1]
   2215c:	eor	r2, r2, sl
   22160:	eor	r3, r3, fp
   22164:	mov	r0, r2
   22168:	mov	r1, r3
   2216c:	lsl	r3, r5, #25
   22170:	orr	ip, r3, r4, lsr #7
   22174:	add	r3, sp, #6848	; 0x1ac0
   22178:	add	r3, r3, #20
   2217c:	str	ip, [r3]
   22180:	lsl	r3, r4, #25
   22184:	orr	ip, r3, r5, lsr #7
   22188:	add	r3, sp, #6848	; 0x1ac0
   2218c:	add	r3, r3, #16
   22190:	str	ip, [r3]
   22194:	ldrd	r2, [r3]
   22198:	eor	r2, r2, r0
   2219c:	eor	r3, r3, r1
   221a0:	mov	r4, r2
   221a4:	mov	r5, r3
   221a8:	ldrd	sl, [sp, #8]
   221ac:	ldrd	r0, [sp, #24]
   221b0:	orr	r2, sl, r0
   221b4:	orr	r3, fp, r1
   221b8:	ldrd	r0, [sp, #40]	; 0x28
   221bc:	and	r0, r0, r2
   221c0:	and	r1, r1, r3
   221c4:	mov	r2, r0
   221c8:	mov	r3, r1
   221cc:	mov	r0, sl
   221d0:	mov	r1, fp
   221d4:	ldrd	sl, [sp, #24]
   221d8:	and	r0, r0, sl
   221dc:	and	r1, r1, fp
   221e0:	orr	r2, r2, r0
   221e4:	orr	r3, r3, r1
   221e8:	adds	r2, r2, r4
   221ec:	adc	r3, r3, r5
   221f0:	adds	r0, r6, r2
   221f4:	adc	r1, r7, r3
   221f8:	strd	r0, [sp]
   221fc:	ldrd	r6, [sp, #168]	; 0xa8
   22200:	lsr	r3, r6, #1
   22204:	orr	r1, r3, r7, lsl #31
   22208:	add	r3, sp, #6848	; 0x1ac0
   2220c:	add	r3, r3, #24
   22210:	str	r1, [r3]
   22214:	lsr	r3, r7, #1
   22218:	orr	r1, r3, r6, lsl #31
   2221c:	add	r3, sp, #6848	; 0x1ac0
   22220:	add	r3, r3, #28
   22224:	str	r1, [r3]
   22228:	lsr	r3, r6, #8
   2222c:	orr	r1, r3, r7, lsl #24
   22230:	add	r3, sp, #6848	; 0x1ac0
   22234:	add	r3, r3, #32
   22238:	str	r1, [r3]
   2223c:	lsr	r3, r7, #8
   22240:	orr	r1, r3, r6, lsl #24
   22244:	add	r3, sp, #6848	; 0x1ac0
   22248:	add	r3, r3, #36	; 0x24
   2224c:	str	r1, [r3]
   22250:	add	r3, sp, #6848	; 0x1ac0
   22254:	add	r3, r3, #24
   22258:	ldrd	r2, [r3]
   2225c:	add	r1, sp, #6848	; 0x1ac0
   22260:	add	r1, r1, #32
   22264:	ldrd	r0, [r1]
   22268:	eor	r2, r2, r0
   2226c:	eor	r3, r3, r1
   22270:	lsr	r1, r6, #7
   22274:	orr	r1, r1, r7, lsl #25
   22278:	str	r1, [sp, #1176]	; 0x498
   2227c:	lsr	r1, r7, #7
   22280:	str	r1, [sp, #1180]	; 0x49c
   22284:	add	r1, sp, #1168	; 0x490
   22288:	add	r1, r1, #8
   2228c:	ldrd	r6, [r1]
   22290:	eor	r6, r6, r2
   22294:	eor	r7, r7, r3
   22298:	mov	r2, r6
   2229c:	mov	r3, r7
   222a0:	ldrd	r6, [sp, #128]	; 0x80
   222a4:	adds	r6, r6, r2
   222a8:	adc	r7, r7, r3
   222ac:	mov	r2, r6
   222b0:	mov	r3, r7
   222b4:	ldrd	r6, [sp, #64]	; 0x40
   222b8:	adds	r6, r6, r2
   222bc:	adc	r7, r7, r3
   222c0:	mov	r2, r6
   222c4:	mov	r3, r7
   222c8:	ldrd	r6, [sp, #48]	; 0x30
   222cc:	lsr	r1, r6, #19
   222d0:	orr	r1, r1, r7, lsl #13
   222d4:	add	r0, sp, #6848	; 0x1ac0
   222d8:	add	r0, r0, #40	; 0x28
   222dc:	str	r1, [r0]
   222e0:	lsr	r1, r7, #19
   222e4:	orr	r1, r1, r6, lsl #13
   222e8:	add	r0, sp, #6848	; 0x1ac0
   222ec:	add	r0, r0, #44	; 0x2c
   222f0:	str	r1, [r0]
   222f4:	lsl	r1, r7, #3
   222f8:	orr	r1, r1, r6, lsr #29
   222fc:	add	r0, sp, #6848	; 0x1ac0
   22300:	add	r0, r0, #52	; 0x34
   22304:	str	r1, [r0]
   22308:	lsl	r1, r6, #3
   2230c:	orr	r1, r1, r7, lsr #29
   22310:	add	r0, sp, #6848	; 0x1ac0
   22314:	add	r0, r0, #48	; 0x30
   22318:	str	r1, [r0]
   2231c:	add	r1, sp, #6848	; 0x1ac0
   22320:	add	r1, r1, #40	; 0x28
   22324:	ldrd	r0, [r1]
   22328:	add	ip, sp, #6848	; 0x1ac0
   2232c:	add	ip, ip, #48	; 0x30
   22330:	ldrd	r4, [ip]
   22334:	eor	r0, r0, r4
   22338:	eor	r1, r1, r5
   2233c:	lsr	ip, r6, #6
   22340:	orr	ip, ip, r7, lsl #26
   22344:	str	ip, [sp, #1184]	; 0x4a0
   22348:	lsr	ip, r7, #6
   2234c:	str	ip, [sp, #1188]	; 0x4a4
   22350:	add	ip, sp, #1184	; 0x4a0
   22354:	ldrd	r6, [ip]
   22358:	eor	r6, r6, r0
   2235c:	eor	r7, r7, r1
   22360:	adds	r4, r2, r6
   22364:	adc	r5, r3, r7
   22368:	strd	r4, [sp, #48]	; 0x30
   2236c:	mov	r2, r4
   22370:	mov	r3, r5
   22374:	add	r1, sp, #7168	; 0x1c00
   22378:	add	r1, r1, #56	; 0x38
   2237c:	strd	r2, [r1]
   22380:	ldrd	r4, [sp, #56]	; 0x38
   22384:	ldrd	r6, [sp, #16]
   22388:	b	223a0 <dcngettext@plt+0x113b0>
   2238c:	nop			; (mov r0, r0)
   22390:	blgt	fb2e70 <stdout@@GLIBC_2.4+0xf7ad04>
   22394:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   22398:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   2239c:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   223a0:	eor	r6, r6, r4
   223a4:	eor	r7, r7, r5
   223a8:	mov	r0, r6
   223ac:	mov	r1, r7
   223b0:	ldrd	r6, [sp, #32]
   223b4:	and	r6, r6, r0
   223b8:	and	r7, r7, r1
   223bc:	mov	r2, r4
   223c0:	mov	r3, r5
   223c4:	eor	r2, r2, r6
   223c8:	eor	r3, r3, r7
   223cc:	mov	r0, r2
   223d0:	mov	r1, r3
   223d4:	sub	r3, pc, #68	; 0x44
   223d8:	ldrd	r2, [r3]
   223dc:	ldrd	r6, [sp, #48]	; 0x30
   223e0:	adds	r6, r6, r2
   223e4:	adc	r7, r7, r3
   223e8:	adds	r2, r6, r8
   223ec:	adc	r3, r7, r9
   223f0:	adds	r0, r0, r2
   223f4:	adc	r1, r1, r3
   223f8:	ldrd	r8, [sp, #32]
   223fc:	lsr	r3, r8, #14
   22400:	orr	ip, r3, r9, lsl #18
   22404:	add	r3, sp, #6848	; 0x1ac0
   22408:	add	r3, r3, #56	; 0x38
   2240c:	str	ip, [r3]
   22410:	lsr	r3, r9, #14
   22414:	orr	ip, r3, r8, lsl #18
   22418:	add	r3, sp, #6848	; 0x1ac0
   2241c:	add	r3, r3, #60	; 0x3c
   22420:	str	ip, [r3]
   22424:	lsr	r3, r8, #18
   22428:	orr	ip, r3, r9, lsl #14
   2242c:	add	r3, sp, #6912	; 0x1b00
   22430:	str	ip, [r3]
   22434:	lsr	r3, r9, #18
   22438:	orr	ip, r3, r8, lsl #14
   2243c:	add	r3, sp, #6912	; 0x1b00
   22440:	add	r3, r3, #4
   22444:	str	ip, [r3]
   22448:	add	r3, sp, #6848	; 0x1ac0
   2244c:	add	r3, r3, #56	; 0x38
   22450:	ldrd	r2, [r3]
   22454:	add	ip, sp, #6912	; 0x1b00
   22458:	ldrd	r6, [ip]
   2245c:	eor	r2, r2, r6
   22460:	eor	r3, r3, r7
   22464:	lsl	ip, r9, #23
   22468:	orr	ip, ip, r8, lsr #9
   2246c:	add	r6, sp, #6912	; 0x1b00
   22470:	add	r6, r6, #12
   22474:	str	ip, [r6]
   22478:	lsl	ip, r8, #23
   2247c:	orr	ip, ip, r9, lsr #9
   22480:	add	r6, sp, #6912	; 0x1b00
   22484:	add	r6, r6, #8
   22488:	str	ip, [r6]
   2248c:	ldrd	r6, [r6]
   22490:	eor	r6, r6, r2
   22494:	eor	r7, r7, r3
   22498:	adds	r8, r0, r6
   2249c:	adc	r9, r1, r7
   224a0:	mov	r2, r8
   224a4:	mov	r3, r9
   224a8:	ldrd	r0, [sp, #40]	; 0x28
   224ac:	strd	r2, [sp, #40]	; 0x28
   224b0:	adds	r2, r8, r0
   224b4:	adc	r3, r9, r1
   224b8:	mov	r6, r2
   224bc:	mov	r7, r3
   224c0:	ldrd	r8, [sp]
   224c4:	lsr	r3, r8, #28
   224c8:	orr	r1, r3, r9, lsl #4
   224cc:	add	r3, sp, #6912	; 0x1b00
   224d0:	add	r3, r3, #16
   224d4:	str	r1, [r3]
   224d8:	lsr	r3, r9, #28
   224dc:	orr	r1, r3, r8, lsl #4
   224e0:	add	r3, sp, #6912	; 0x1b00
   224e4:	add	r3, r3, #20
   224e8:	str	r1, [r3]
   224ec:	lsl	r3, r9, #30
   224f0:	orr	r1, r3, r8, lsr #2
   224f4:	add	r3, sp, #6912	; 0x1b00
   224f8:	add	r3, r3, #28
   224fc:	str	r1, [r3]
   22500:	lsl	r3, r8, #30
   22504:	orr	r1, r3, r9, lsr #2
   22508:	add	r3, sp, #6912	; 0x1b00
   2250c:	add	r3, r3, #24
   22510:	str	r1, [r3]
   22514:	add	r3, sp, #6912	; 0x1b00
   22518:	add	r3, r3, #16
   2251c:	ldrd	r2, [r3]
   22520:	add	r1, sp, #6912	; 0x1b00
   22524:	add	r1, r1, #24
   22528:	ldrd	r8, [r1]
   2252c:	eor	r2, r2, r8
   22530:	eor	r3, r3, r9
   22534:	ldrd	r8, [sp]
   22538:	lsl	r1, r9, #25
   2253c:	orr	r1, r1, r8, lsr #7
   22540:	add	r0, sp, #6912	; 0x1b00
   22544:	add	r0, r0, #36	; 0x24
   22548:	str	r1, [r0]
   2254c:	lsl	r1, r8, #25
   22550:	orr	r1, r1, r9, lsr #7
   22554:	add	r0, sp, #6912	; 0x1b00
   22558:	add	r0, r0, #32
   2255c:	str	r1, [r0]
   22560:	ldrd	r8, [r0]
   22564:	eor	r8, r8, r2
   22568:	eor	r9, r9, r3
   2256c:	mov	r2, r8
   22570:	mov	r3, r9
   22574:	ldrd	r0, [sp]
   22578:	orr	r0, r0, sl
   2257c:	orr	r1, r1, fp
   22580:	ldrd	r8, [sp, #8]
   22584:	and	r8, r8, r0
   22588:	and	r9, r9, r1
   2258c:	mov	r0, r8
   22590:	mov	r1, r9
   22594:	mov	r8, sl
   22598:	mov	r9, fp
   2259c:	ldrd	sl, [sp]
   225a0:	and	sl, sl, r8
   225a4:	and	fp, fp, r9
   225a8:	orr	r8, sl, r0
   225ac:	orr	r9, fp, r1
   225b0:	adds	r0, r8, r2
   225b4:	adc	r1, r9, r3
   225b8:	ldrd	r8, [sp, #40]	; 0x28
   225bc:	adds	r8, r8, r0
   225c0:	adc	r9, r9, r1
   225c4:	ldrd	r0, [sp, #144]	; 0x90
   225c8:	lsr	r3, r0, #1
   225cc:	orr	ip, r3, r1, lsl #31
   225d0:	add	r3, sp, #6912	; 0x1b00
   225d4:	add	r3, r3, #40	; 0x28
   225d8:	str	ip, [r3]
   225dc:	lsr	r3, r1, #1
   225e0:	orr	ip, r3, r0, lsl #31
   225e4:	add	r3, sp, #6912	; 0x1b00
   225e8:	add	r3, r3, #44	; 0x2c
   225ec:	str	ip, [r3]
   225f0:	lsr	r3, r0, #8
   225f4:	orr	ip, r3, r1, lsl #24
   225f8:	add	r3, sp, #6912	; 0x1b00
   225fc:	add	r3, r3, #48	; 0x30
   22600:	str	ip, [r3]
   22604:	lsr	r3, r1, #8
   22608:	orr	ip, r3, r0, lsl #24
   2260c:	add	r3, sp, #6912	; 0x1b00
   22610:	add	r3, r3, #52	; 0x34
   22614:	str	ip, [r3]
   22618:	add	r3, sp, #6912	; 0x1b00
   2261c:	add	r3, r3, #40	; 0x28
   22620:	ldrd	r2, [r3]
   22624:	add	ip, sp, #6912	; 0x1b00
   22628:	add	ip, ip, #48	; 0x30
   2262c:	ldrd	sl, [ip]
   22630:	eor	r2, r2, sl
   22634:	eor	r3, r3, fp
   22638:	lsr	ip, r0, #7
   2263c:	orr	ip, ip, r1, lsl #25
   22640:	str	ip, [sp, #1192]	; 0x4a8
   22644:	lsr	r1, r1, #7
   22648:	str	r1, [sp, #1196]	; 0x4ac
   2264c:	add	r1, sp, #1184	; 0x4a0
   22650:	add	r1, r1, #8
   22654:	ldrd	r0, [r1]
   22658:	eor	r0, r0, r2
   2265c:	eor	r1, r1, r3
   22660:	mov	r2, r0
   22664:	mov	r3, r1
   22668:	ldrd	r0, [sp, #168]	; 0xa8
   2266c:	adds	r0, r0, r2
   22670:	adc	r1, r1, r3
   22674:	mov	r2, r0
   22678:	mov	r3, r1
   2267c:	ldrd	r0, [sp, #96]	; 0x60
   22680:	adds	r0, r0, r2
   22684:	adc	r1, r1, r3
   22688:	mov	r2, r0
   2268c:	mov	r3, r1
   22690:	ldrd	sl, [sp, #72]	; 0x48
   22694:	lsr	r1, sl, #19
   22698:	orr	r1, r1, fp, lsl #13
   2269c:	add	r0, sp, #6912	; 0x1b00
   226a0:	add	r0, r0, #56	; 0x38
   226a4:	str	r1, [r0]
   226a8:	lsr	r1, fp, #19
   226ac:	orr	r1, r1, sl, lsl #13
   226b0:	add	r0, sp, #6912	; 0x1b00
   226b4:	add	r0, r0, #60	; 0x3c
   226b8:	str	r1, [r0]
   226bc:	lsl	r1, fp, #3
   226c0:	orr	r1, r1, sl, lsr #29
   226c4:	add	r0, sp, #6976	; 0x1b40
   226c8:	add	r0, r0, #4
   226cc:	str	r1, [r0]
   226d0:	lsl	r1, sl, #3
   226d4:	orr	r1, r1, fp, lsr #29
   226d8:	add	r0, sp, #6976	; 0x1b40
   226dc:	str	r1, [r0]
   226e0:	add	r1, sp, #6912	; 0x1b00
   226e4:	add	r1, r1, #56	; 0x38
   226e8:	ldrd	r0, [r1]
   226ec:	add	ip, sp, #6976	; 0x1b40
   226f0:	ldrd	sl, [ip]
   226f4:	eor	r0, r0, sl
   226f8:	eor	r1, r1, fp
   226fc:	ldrd	sl, [sp, #72]	; 0x48
   22700:	lsr	ip, sl, #6
   22704:	orr	ip, ip, fp, lsl #26
   22708:	str	ip, [sp, #1200]	; 0x4b0
   2270c:	ldr	ip, [sp, #76]	; 0x4c
   22710:	lsr	ip, ip, #6
   22714:	str	ip, [sp, #1204]	; 0x4b4
   22718:	add	ip, sp, #1200	; 0x4b0
   2271c:	ldrd	sl, [ip]
   22720:	eor	sl, sl, r0
   22724:	eor	fp, fp, r1
   22728:	adds	r2, r2, sl
   2272c:	adc	r3, r3, fp
   22730:	add	r1, sp, #7232	; 0x1c40
   22734:	strd	r2, [r1]
   22738:	ldrd	r0, [sp, #32]
   2273c:	ldrd	sl, [sp, #16]
   22740:	eor	sl, sl, r0
   22744:	eor	fp, fp, r1
   22748:	strd	r6, [sp, #40]	; 0x28
   2274c:	and	r6, r6, sl
   22750:	and	r7, r7, fp
   22754:	mov	r0, r6
   22758:	mov	r1, r7
   2275c:	ldrd	r6, [sp, #16]
   22760:	eor	r6, r6, r0
   22764:	eor	r7, r7, r1
   22768:	add	fp, pc, #904	; 0x388
   2276c:	ldrd	sl, [fp]
   22770:	adds	sl, sl, r2
   22774:	adc	fp, fp, r3
   22778:	adds	r4, r4, sl
   2277c:	adc	r5, r5, fp
   22780:	adds	r0, r6, r4
   22784:	adc	r1, r7, r5
   22788:	ldrd	r6, [sp, #40]	; 0x28
   2278c:	lsr	r3, r6, #14
   22790:	orr	r2, r3, r7, lsl #18
   22794:	add	r3, sp, #6976	; 0x1b40
   22798:	add	r3, r3, #8
   2279c:	str	r2, [r3]
   227a0:	lsr	r3, r7, #14
   227a4:	orr	r2, r3, r6, lsl #18
   227a8:	add	r3, sp, #6976	; 0x1b40
   227ac:	add	r3, r3, #12
   227b0:	str	r2, [r3]
   227b4:	lsr	r3, r6, #18
   227b8:	orr	r2, r3, r7, lsl #14
   227bc:	add	r3, sp, #6976	; 0x1b40
   227c0:	add	r3, r3, #16
   227c4:	str	r2, [r3]
   227c8:	lsr	r3, r7, #18
   227cc:	orr	r2, r3, r6, lsl #14
   227d0:	add	r3, sp, #6976	; 0x1b40
   227d4:	add	r3, r3, #20
   227d8:	str	r2, [r3]
   227dc:	add	r3, sp, #6976	; 0x1b40
   227e0:	add	r3, r3, #8
   227e4:	ldrd	r2, [r3]
   227e8:	add	ip, sp, #6976	; 0x1b40
   227ec:	add	ip, ip, #16
   227f0:	ldrd	sl, [ip]
   227f4:	eor	r2, r2, sl
   227f8:	eor	r3, r3, fp
   227fc:	lsl	ip, r7, #23
   22800:	orr	ip, ip, r6, lsr #9
   22804:	add	r4, sp, #6976	; 0x1b40
   22808:	add	r4, r4, #28
   2280c:	str	ip, [r4]
   22810:	lsl	ip, r6, #23
   22814:	orr	ip, ip, r7, lsr #9
   22818:	add	r4, sp, #6976	; 0x1b40
   2281c:	add	r4, r4, #24
   22820:	str	ip, [r4]
   22824:	ldrd	sl, [r4]
   22828:	eor	sl, sl, r2
   2282c:	eor	fp, fp, r3
   22830:	adds	r4, r0, sl
   22834:	adc	r5, r1, fp
   22838:	mov	r2, r4
   2283c:	mov	r3, r5
   22840:	ldrd	r0, [sp, #8]
   22844:	strd	r2, [sp, #8]
   22848:	adds	r0, r0, r4
   2284c:	adc	r1, r1, r5
   22850:	mov	sl, r0
   22854:	mov	fp, r1
   22858:	lsr	r3, r8, #28
   2285c:	orr	r1, r3, r9, lsl #4
   22860:	add	r3, sp, #6976	; 0x1b40
   22864:	add	r3, r3, #32
   22868:	str	r1, [r3]
   2286c:	lsr	r3, r9, #28
   22870:	orr	r1, r3, r8, lsl #4
   22874:	add	r3, sp, #6976	; 0x1b40
   22878:	add	r3, r3, #36	; 0x24
   2287c:	str	r1, [r3]
   22880:	lsl	r3, r9, #30
   22884:	orr	r1, r3, r8, lsr #2
   22888:	add	r3, sp, #6976	; 0x1b40
   2288c:	add	r3, r3, #44	; 0x2c
   22890:	str	r1, [r3]
   22894:	lsl	r3, r8, #30
   22898:	orr	r1, r3, r9, lsr #2
   2289c:	add	r3, sp, #6976	; 0x1b40
   228a0:	add	r3, r3, #40	; 0x28
   228a4:	str	r1, [r3]
   228a8:	add	r3, sp, #6976	; 0x1b40
   228ac:	add	r3, r3, #32
   228b0:	ldrd	r2, [r3]
   228b4:	add	r1, sp, #6976	; 0x1b40
   228b8:	add	r1, r1, #40	; 0x28
   228bc:	ldrd	r0, [r1]
   228c0:	eor	r2, r2, r0
   228c4:	eor	r3, r3, r1
   228c8:	lsl	r1, r9, #25
   228cc:	orr	r1, r1, r8, lsr #7
   228d0:	add	r0, sp, #6976	; 0x1b40
   228d4:	add	r0, r0, #52	; 0x34
   228d8:	str	r1, [r0]
   228dc:	lsl	r1, r8, #25
   228e0:	orr	r1, r1, r9, lsr #7
   228e4:	add	r0, sp, #6976	; 0x1b40
   228e8:	add	r0, r0, #48	; 0x30
   228ec:	str	r1, [r0]
   228f0:	ldrd	r0, [r0]
   228f4:	eor	r0, r0, r2
   228f8:	eor	r1, r1, r3
   228fc:	mov	r2, r0
   22900:	mov	r3, r1
   22904:	ldrd	r0, [sp]
   22908:	orr	r0, r0, r8
   2290c:	orr	r1, r1, r9
   22910:	ldrd	r4, [sp, #24]
   22914:	and	r4, r4, r0
   22918:	and	r5, r5, r1
   2291c:	mov	r0, r4
   22920:	mov	r1, r5
   22924:	ldrd	r4, [sp]
   22928:	and	r4, r4, r8
   2292c:	and	r5, r5, r9
   22930:	orr	r4, r4, r0
   22934:	orr	r5, r5, r1
   22938:	adds	r2, r2, r4
   2293c:	adc	r3, r3, r5
   22940:	ldrd	r0, [sp, #8]
   22944:	adds	r0, r0, r2
   22948:	adc	r1, r1, r3
   2294c:	strd	r0, [sp, #8]
   22950:	ldrd	r4, [sp, #192]	; 0xc0
   22954:	lsr	r1, r4, #1
   22958:	orr	r2, r1, r5, lsl #31
   2295c:	add	r3, sp, #6976	; 0x1b40
   22960:	add	r3, r3, #56	; 0x38
   22964:	str	r2, [r3]
   22968:	lsr	r1, r5, #1
   2296c:	orr	r2, r1, r4, lsl #31
   22970:	add	r3, sp, #6976	; 0x1b40
   22974:	add	r3, r3, #60	; 0x3c
   22978:	str	r2, [r3]
   2297c:	lsr	r1, r4, #8
   22980:	orr	r2, r1, r5, lsl #24
   22984:	add	r3, sp, #7040	; 0x1b80
   22988:	str	r2, [r3]
   2298c:	lsr	r1, r5, #8
   22990:	orr	r2, r1, r4, lsl #24
   22994:	add	r3, sp, #7040	; 0x1b80
   22998:	add	r3, r3, #4
   2299c:	str	r2, [r3]
   229a0:	add	r3, sp, #6976	; 0x1b40
   229a4:	add	r3, r3, #56	; 0x38
   229a8:	ldrd	r0, [r3]
   229ac:	add	r3, sp, #7040	; 0x1b80
   229b0:	ldrd	r2, [r3]
   229b4:	eor	r0, r0, r2
   229b8:	eor	r1, r1, r3
   229bc:	lsr	r2, r4, #7
   229c0:	orr	r2, r2, r5, lsl #25
   229c4:	str	r2, [sp, #1208]	; 0x4b8
   229c8:	lsr	r2, r5, #7
   229cc:	str	r2, [sp, #1212]	; 0x4bc
   229d0:	add	r3, sp, #1200	; 0x4b0
   229d4:	add	r3, r3, #8
   229d8:	ldrd	r4, [r3]
   229dc:	eor	r4, r4, r0
   229e0:	eor	r5, r5, r1
   229e4:	mov	r0, r4
   229e8:	mov	r1, r5
   229ec:	ldrd	r4, [sp, #144]	; 0x90
   229f0:	adds	r4, r4, r0
   229f4:	adc	r5, r5, r1
   229f8:	mov	r0, r4
   229fc:	mov	r1, r5
   22a00:	ldrd	r4, [sp, #80]	; 0x50
   22a04:	adds	r4, r4, r0
   22a08:	adc	r5, r5, r1
   22a0c:	mov	r0, r4
   22a10:	mov	r1, r5
   22a14:	ldrd	r4, [sp, #48]	; 0x30
   22a18:	lsr	ip, r4, #19
   22a1c:	orr	r2, ip, r5, lsl #13
   22a20:	add	r3, sp, #7040	; 0x1b80
   22a24:	add	r3, r3, #8
   22a28:	str	r2, [r3]
   22a2c:	lsr	ip, r5, #19
   22a30:	orr	r2, ip, r4, lsl #13
   22a34:	add	r3, sp, #7040	; 0x1b80
   22a38:	add	r3, r3, #12
   22a3c:	str	r2, [r3]
   22a40:	lsl	ip, r5, #3
   22a44:	orr	r2, ip, r4, lsr #29
   22a48:	add	r3, sp, #7040	; 0x1b80
   22a4c:	add	r3, r3, #20
   22a50:	str	r2, [r3]
   22a54:	lsl	ip, r4, #3
   22a58:	orr	r2, ip, r5, lsr #29
   22a5c:	add	r3, sp, #7040	; 0x1b80
   22a60:	add	r3, r3, #16
   22a64:	str	r2, [r3]
   22a68:	add	r3, sp, #7040	; 0x1b80
   22a6c:	add	r3, r3, #8
   22a70:	ldrd	r4, [r3]
   22a74:	add	r3, sp, #7040	; 0x1b80
   22a78:	add	r3, r3, #16
   22a7c:	ldrd	r2, [r3]
   22a80:	eor	r4, r4, r2
   22a84:	eor	r5, r5, r3
   22a88:	ldr	r3, [sp, #48]	; 0x30
   22a8c:	lsr	r2, r3, #6
   22a90:	ldr	r3, [sp, #52]	; 0x34
   22a94:	orr	r2, r2, r3, lsl #26
   22a98:	str	r2, [sp, #1216]	; 0x4c0
   22a9c:	lsr	r2, r3, #6
   22aa0:	str	r2, [sp, #1220]	; 0x4c4
   22aa4:	add	r3, sp, #1216	; 0x4c0
   22aa8:	ldrd	r2, [r3]
   22aac:	eor	r2, r2, r4
   22ab0:	eor	r3, r3, r5
   22ab4:	adds	r0, r0, r2
   22ab8:	adc	r1, r1, r3
   22abc:	add	r3, sp, #7232	; 0x1c40
   22ac0:	add	r3, r3, #8
   22ac4:	strd	r0, [r3]
   22ac8:	ldrd	r2, [sp, #32]
   22acc:	mov	r4, r2
   22ad0:	mov	r5, r3
   22ad4:	eor	r4, r4, r6
   22ad8:	eor	r5, r5, r7
   22adc:	strd	sl, [sp, #40]	; 0x28
   22ae0:	and	sl, sl, r4
   22ae4:	and	fp, fp, r5
   22ae8:	mov	r4, sl
   22aec:	mov	r5, fp
   22af0:	b	22b08 <dcngettext@plt+0x11b18>
   22af4:	nop			; (mov r0, r0)
   22af8:	bcc	ff5e16b0 <stdout@@GLIBC_2.4+0xff5a9544>
   22afc:	svcpl	0x00cb6fab
   22b00:	bmi	11f8b64 <stdout@@GLIBC_2.4+0x11c09f8>
   22b04:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   22b08:	mov	sl, r2
   22b0c:	mov	fp, r3
   22b10:	eor	sl, sl, r4
   22b14:	eor	fp, fp, r5
   22b18:	sub	r3, pc, #32
   22b1c:	ldrd	r2, [r3]
   22b20:	adds	r2, r2, r0
   22b24:	adc	r3, r3, r1
   22b28:	mov	r0, r2
   22b2c:	mov	r1, r3
   22b30:	ldrd	r2, [sp, #16]
   22b34:	adds	r2, r2, r0
   22b38:	adc	r3, r3, r1
   22b3c:	adds	r4, sl, r2
   22b40:	adc	r5, fp, r3
   22b44:	ldrd	sl, [sp, #40]	; 0x28
   22b48:	lsr	r1, sl, #14
   22b4c:	orr	r2, r1, fp, lsl #18
   22b50:	add	r3, sp, #7040	; 0x1b80
   22b54:	add	r3, r3, #24
   22b58:	str	r2, [r3]
   22b5c:	lsr	r1, fp, #14
   22b60:	orr	r2, r1, sl, lsl #18
   22b64:	add	r3, sp, #7040	; 0x1b80
   22b68:	add	r3, r3, #28
   22b6c:	str	r2, [r3]
   22b70:	lsr	r1, sl, #18
   22b74:	orr	r2, r1, fp, lsl #14
   22b78:	add	r3, sp, #7040	; 0x1b80
   22b7c:	add	r3, r3, #32
   22b80:	str	r2, [r3]
   22b84:	lsr	r1, fp, #18
   22b88:	orr	r2, r1, sl, lsl #14
   22b8c:	add	r3, sp, #7040	; 0x1b80
   22b90:	add	r3, r3, #36	; 0x24
   22b94:	str	r2, [r3]
   22b98:	add	r3, sp, #7040	; 0x1b80
   22b9c:	add	r3, r3, #24
   22ba0:	ldrd	r2, [r3]
   22ba4:	add	r1, sp, #7040	; 0x1b80
   22ba8:	add	r1, r1, #32
   22bac:	ldrd	r0, [r1]
   22bb0:	eor	r2, r2, r0
   22bb4:	eor	r3, r3, r1
   22bb8:	mov	sl, r2
   22bbc:	mov	fp, r3
   22bc0:	ldr	r2, [sp, #44]	; 0x2c
   22bc4:	lsl	r1, r2, #23
   22bc8:	ldr	r2, [sp, #40]	; 0x28
   22bcc:	orr	r2, r1, r2, lsr #9
   22bd0:	add	r3, sp, #7040	; 0x1b80
   22bd4:	add	r3, r3, #44	; 0x2c
   22bd8:	str	r2, [r3]
   22bdc:	ldr	r2, [sp, #40]	; 0x28
   22be0:	lsl	r1, r2, #23
   22be4:	ldr	r2, [sp, #44]	; 0x2c
   22be8:	orr	r2, r1, r2, lsr #9
   22bec:	add	r3, sp, #7040	; 0x1b80
   22bf0:	add	r3, r3, #40	; 0x28
   22bf4:	str	r2, [r3]
   22bf8:	ldrd	r2, [r3]
   22bfc:	eor	r2, r2, sl
   22c00:	eor	r3, r3, fp
   22c04:	adds	sl, r2, r4
   22c08:	adc	fp, r3, r5
   22c0c:	ldrd	r4, [sp, #8]
   22c10:	lsr	r1, r4, #28
   22c14:	orr	r2, r1, r5, lsl #4
   22c18:	add	r3, sp, #7040	; 0x1b80
   22c1c:	add	r3, r3, #48	; 0x30
   22c20:	str	r2, [r3]
   22c24:	lsr	r1, r5, #28
   22c28:	orr	r2, r1, r4, lsl #4
   22c2c:	add	r3, sp, #7040	; 0x1b80
   22c30:	add	r3, r3, #52	; 0x34
   22c34:	str	r2, [r3]
   22c38:	lsl	r1, r5, #30
   22c3c:	orr	r2, r1, r4, lsr #2
   22c40:	add	r3, sp, #7040	; 0x1b80
   22c44:	add	r3, r3, #60	; 0x3c
   22c48:	str	r2, [r3]
   22c4c:	lsl	r1, r4, #30
   22c50:	orr	r2, r1, r5, lsr #2
   22c54:	add	r3, sp, #7040	; 0x1b80
   22c58:	add	r3, r3, #56	; 0x38
   22c5c:	str	r2, [r3]
   22c60:	add	r3, sp, #7040	; 0x1b80
   22c64:	add	r3, r3, #48	; 0x30
   22c68:	ldrd	r2, [r3]
   22c6c:	add	r1, sp, #7040	; 0x1b80
   22c70:	add	r1, r1, #56	; 0x38
   22c74:	ldrd	r0, [r1]
   22c78:	eor	r2, r2, r0
   22c7c:	eor	r3, r3, r1
   22c80:	mov	r4, r2
   22c84:	mov	r5, r3
   22c88:	ldrd	r2, [sp, #8]
   22c8c:	lsl	r1, r3, #25
   22c90:	orr	r2, r1, r2, lsr #7
   22c94:	add	r3, sp, #7104	; 0x1bc0
   22c98:	add	r3, r3, #4
   22c9c:	str	r2, [r3]
   22ca0:	ldrd	r2, [sp, #8]
   22ca4:	lsl	r1, r2, #25
   22ca8:	orr	r2, r1, r3, lsr #7
   22cac:	add	r3, sp, #7104	; 0x1bc0
   22cb0:	str	r2, [r3]
   22cb4:	ldrd	r2, [r3]
   22cb8:	eor	r2, r2, r4
   22cbc:	eor	r3, r3, r5
   22cc0:	mov	r4, r2
   22cc4:	mov	r5, r3
   22cc8:	ldrd	r0, [sp, #8]
   22ccc:	orr	r0, r0, r8
   22cd0:	orr	r1, r1, r9
   22cd4:	ldrd	r2, [sp]
   22cd8:	and	r2, r2, r0
   22cdc:	and	r3, r3, r1
   22ce0:	mov	r0, r2
   22ce4:	mov	r1, r3
   22ce8:	ldrd	r2, [sp, #8]
   22cec:	and	r2, r2, r8
   22cf0:	and	r3, r3, r9
   22cf4:	orr	r2, r2, r0
   22cf8:	orr	r3, r3, r1
   22cfc:	adds	r4, r4, r2
   22d00:	adc	r5, r5, r3
   22d04:	ldrd	r0, [lr]
   22d08:	adds	r4, r4, r0
   22d0c:	adc	r5, r5, r1
   22d10:	adds	r4, r4, sl
   22d14:	adc	r5, r5, fp
   22d18:	strd	r4, [lr]
   22d1c:	ldrd	r0, [lr, #8]
   22d20:	ldrd	r2, [sp, #8]
   22d24:	adds	r2, r2, r0
   22d28:	adc	r3, r3, r1
   22d2c:	strd	r2, [sp, #48]	; 0x30
   22d30:	strd	r2, [lr, #8]
   22d34:	ldrd	r2, [lr, #16]
   22d38:	adds	r0, r8, r2
   22d3c:	adc	r1, r9, r3
   22d40:	mov	r2, r0
   22d44:	mov	r3, r1
   22d48:	strd	r2, [sp, #16]
   22d4c:	strd	r2, [lr, #16]
   22d50:	ldrd	r2, [lr, #24]
   22d54:	ldrd	r0, [sp]
   22d58:	adds	r0, r0, r2
   22d5c:	adc	r1, r1, r3
   22d60:	mov	r2, r0
   22d64:	mov	r3, r1
   22d68:	strd	r2, [sp]
   22d6c:	strd	r2, [lr, #24]
   22d70:	ldrd	r2, [lr, #32]
   22d74:	ldrd	r8, [sp, #24]
   22d78:	adds	r8, r8, r2
   22d7c:	adc	r9, r9, r3
   22d80:	adds	sl, sl, r8
   22d84:	adc	fp, fp, r9
   22d88:	strd	sl, [lr, #32]
   22d8c:	ldrd	r2, [lr, #40]	; 0x28
   22d90:	ldrd	r0, [sp, #40]	; 0x28
   22d94:	adds	r0, r0, r2
   22d98:	adc	r1, r1, r3
   22d9c:	strd	r0, [sp, #40]	; 0x28
   22da0:	strd	r0, [lr, #40]	; 0x28
   22da4:	ldrd	r8, [lr, #48]	; 0x30
   22da8:	adds	r6, r6, r8
   22dac:	adc	r7, r7, r9
   22db0:	mov	r8, r6
   22db4:	mov	r9, r7
   22db8:	strd	r8, [lr, #48]	; 0x30
   22dbc:	ldrd	r2, [lr, #56]	; 0x38
   22dc0:	ldrd	r6, [sp, #32]
   22dc4:	adds	r6, r6, r2
   22dc8:	adc	r7, r7, r3
   22dcc:	strd	r6, [lr, #56]	; 0x38
   22dd0:	add	r3, sp, #7104	; 0x1bc0
   22dd4:	add	r3, r3, #12
   22dd8:	ldr	r2, [r3]
   22ddc:	add	r3, sp, #7104	; 0x1bc0
   22de0:	add	r3, r3, #8
   22de4:	ldr	r3, [r3]
   22de8:	cmp	r2, r3
   22dec:	bhi	13050 <dcngettext@plt+0x2060>
   22df0:	add	sp, sp, #7232	; 0x1c40
   22df4:	add	sp, sp, #20
   22df8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22dfc:	push	{r4, r5, r6, r7, lr}
   22e00:	sub	sp, sp, #20
   22e04:	mov	r4, r0
   22e08:	ldr	ip, [r0, #80]	; 0x50
   22e0c:	cmp	ip, #111	; 0x6f
   22e10:	movls	lr, #16
   22e14:	movhi	lr, #32
   22e18:	mov	r3, #0
   22e1c:	ldrd	r0, [r0, #64]	; 0x40
   22e20:	adds	r0, r0, ip
   22e24:	adc	r1, r1, r3
   22e28:	strd	r0, [r4, #64]	; 0x40
   22e2c:	cmp	r3, r1
   22e30:	cmpeq	ip, r0
   22e34:	bls	22e48 <dcngettext@plt+0x11e58>
   22e38:	ldrd	r2, [r4, #72]	; 0x48
   22e3c:	adds	r2, r2, #1
   22e40:	adc	r3, r3, #0
   22e44:	strd	r2, [r4, #72]	; 0x48
   22e48:	add	lr, lr, #9
   22e4c:	lsl	r5, lr, #3
   22e50:	ldr	r0, [r4, #72]	; 0x48
   22e54:	ldr	r6, [r4, #76]	; 0x4c
   22e58:	lsl	r3, r6, #3
   22e5c:	orr	r3, r3, r0, lsr #29
   22e60:	lsl	r2, r0, #3
   22e64:	lsr	r6, r1, #29
   22e68:	mov	r7, #0
   22e6c:	orr	r2, r2, r6
   22e70:	orr	r3, r3, r7
   22e74:	rev	r2, r2
   22e78:	rev	r3, r3
   22e7c:	str	r3, [sp, #8]
   22e80:	str	r2, [sp, #12]
   22e84:	add	r2, r4, r5
   22e88:	add	r3, sp, #8
   22e8c:	ldm	r3!, {r0, r1}
   22e90:	str	r0, [r4, lr, lsl #3]
   22e94:	str	r1, [r2, #4]
   22e98:	ldr	r2, [r4, #64]	; 0x40
   22e9c:	ldr	r3, [r4, #68]	; 0x44
   22ea0:	lsl	r3, r3, #3
   22ea4:	orr	r3, r3, r2, lsr #29
   22ea8:	lsl	r2, r2, #3
   22eac:	rev	r2, r2
   22eb0:	rev	r3, r3
   22eb4:	str	r3, [sp]
   22eb8:	str	r2, [sp, #4]
   22ebc:	add	r2, r5, #8
   22ec0:	add	lr, r4, r2
   22ec4:	mov	r3, sp
   22ec8:	ldm	r3!, {r0, r1}
   22ecc:	str	r0, [r4, r2]
   22ed0:	str	r1, [lr, #4]
   22ed4:	add	r6, r4, #88	; 0x58
   22ed8:	sub	r2, r5, #88	; 0x58
   22edc:	sub	r2, r2, ip
   22ee0:	ldr	r1, [pc, #28]	; 22f04 <dcngettext@plt+0x11f14>
   22ee4:	add	r0, r6, ip
   22ee8:	bl	10dc8 <memcpy@plt>
   22eec:	mov	r2, r4
   22ef0:	sub	r1, r5, #72	; 0x48
   22ef4:	mov	r0, r6
   22ef8:	bl	12fa8 <dcngettext@plt+0x1fb8>
   22efc:	add	sp, sp, #20
   22f00:	pop	{r4, r5, r6, r7, pc}
   22f04:	andeq	r7, r2, r8, asr r4
   22f08:	push	{r4, r5, r6, lr}
   22f0c:	mov	r4, r0
   22f10:	mov	r5, r1
   22f14:	bl	22dfc <dcngettext@plt+0x11e0c>
   22f18:	mov	r1, r5
   22f1c:	mov	r0, r4
   22f20:	bl	12ef8 <dcngettext@plt+0x1f08>
   22f24:	pop	{r4, r5, r6, pc}
   22f28:	push	{r4, r5, r6, lr}
   22f2c:	mov	r4, r0
   22f30:	mov	r5, r1
   22f34:	bl	22dfc <dcngettext@plt+0x11e0c>
   22f38:	mov	r1, r5
   22f3c:	mov	r0, r4
   22f40:	bl	12f50 <dcngettext@plt+0x1f60>
   22f44:	pop	{r4, r5, r6, pc}
   22f48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22f4c:	mov	r9, r0
   22f50:	mov	r6, r1
   22f54:	mov	r7, r2
   22f58:	ldr	r4, [r2, #80]	; 0x50
   22f5c:	cmp	r4, #0
   22f60:	bne	23008 <dcngettext@plt+0x12018>
   22f64:	cmp	r6, #127	; 0x7f
   22f68:	bls	22fd4 <dcngettext@plt+0x11fe4>
   22f6c:	tst	r9, #7
   22f70:	beq	2307c <dcngettext@plt+0x1208c>
   22f74:	cmp	r6, #128	; 0x80
   22f78:	bls	22fd4 <dcngettext@plt+0x11fe4>
   22f7c:	mov	r5, r6
   22f80:	mov	r4, r9
   22f84:	add	sl, r7, #88	; 0x58
   22f88:	mov	r8, #128	; 0x80
   22f8c:	mov	r2, r8
   22f90:	mov	r1, r4
   22f94:	mov	r0, sl
   22f98:	bl	10dc8 <memcpy@plt>
   22f9c:	mov	r2, r7
   22fa0:	mov	r1, r8
   22fa4:	bl	12fa8 <dcngettext@plt+0x1fb8>
   22fa8:	add	r4, r4, #128	; 0x80
   22fac:	sub	r5, r5, #128	; 0x80
   22fb0:	cmp	r5, #128	; 0x80
   22fb4:	bhi	22f8c <dcngettext@plt+0x11f9c>
   22fb8:	sub	r3, r6, #129	; 0x81
   22fbc:	bic	r2, r3, #127	; 0x7f
   22fc0:	add	r2, r2, #128	; 0x80
   22fc4:	add	r9, r9, r2
   22fc8:	sub	r6, r6, #128	; 0x80
   22fcc:	bic	r3, r3, #127	; 0x7f
   22fd0:	sub	r6, r6, r3
   22fd4:	cmp	r6, #0
   22fd8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   22fdc:	ldr	r4, [r7, #80]	; 0x50
   22fe0:	add	r5, r7, #88	; 0x58
   22fe4:	mov	r2, r6
   22fe8:	mov	r1, r9
   22fec:	add	r0, r5, r4
   22ff0:	bl	10dc8 <memcpy@plt>
   22ff4:	add	r6, r6, r4
   22ff8:	cmp	r6, #127	; 0x7f
   22ffc:	bhi	2309c <dcngettext@plt+0x120ac>
   23000:	str	r6, [r7, #80]	; 0x50
   23004:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23008:	rsb	r5, r4, #256	; 0x100
   2300c:	cmp	r5, r1
   23010:	movcs	r5, r1
   23014:	add	r8, r2, #88	; 0x58
   23018:	mov	r2, r5
   2301c:	mov	r1, r0
   23020:	add	r0, r8, r4
   23024:	bl	10dc8 <memcpy@plt>
   23028:	ldr	r1, [r7, #80]	; 0x50
   2302c:	add	r1, r5, r1
   23030:	str	r1, [r7, #80]	; 0x50
   23034:	cmp	r1, #128	; 0x80
   23038:	bhi	23048 <dcngettext@plt+0x12058>
   2303c:	add	r9, r9, r5
   23040:	sub	r6, r6, r5
   23044:	b	22f64 <dcngettext@plt+0x11f74>
   23048:	mov	r2, r7
   2304c:	bic	r1, r1, #127	; 0x7f
   23050:	mov	r0, r8
   23054:	bl	12fa8 <dcngettext@plt+0x1fb8>
   23058:	ldr	r2, [r7, #80]	; 0x50
   2305c:	and	r2, r2, #127	; 0x7f
   23060:	str	r2, [r7, #80]	; 0x50
   23064:	add	r1, r4, r5
   23068:	bic	r1, r1, #127	; 0x7f
   2306c:	add	r1, r8, r1
   23070:	mov	r0, r8
   23074:	bl	10dc8 <memcpy@plt>
   23078:	b	2303c <dcngettext@plt+0x1204c>
   2307c:	bic	r4, r6, #127	; 0x7f
   23080:	mov	r2, r7
   23084:	mov	r1, r4
   23088:	mov	r0, r9
   2308c:	bl	12fa8 <dcngettext@plt+0x1fb8>
   23090:	add	r9, r9, r4
   23094:	and	r6, r6, #127	; 0x7f
   23098:	b	22fd4 <dcngettext@plt+0x11fe4>
   2309c:	mov	r2, r7
   230a0:	mov	r1, #128	; 0x80
   230a4:	mov	r0, r5
   230a8:	bl	12fa8 <dcngettext@plt+0x1fb8>
   230ac:	sub	r6, r6, #128	; 0x80
   230b0:	mov	r2, r6
   230b4:	add	r1, r7, #216	; 0xd8
   230b8:	mov	r0, r5
   230bc:	bl	10dc8 <memcpy@plt>
   230c0:	b	23000 <dcngettext@plt+0x12010>
   230c4:	push	{r4, r5, r6, lr}
   230c8:	sub	sp, sp, #344	; 0x158
   230cc:	mov	r5, r0
   230d0:	mov	r6, r1
   230d4:	mov	r4, r2
   230d8:	mov	r0, sp
   230dc:	bl	12d78 <dcngettext@plt+0x1d88>
   230e0:	mov	r2, sp
   230e4:	mov	r1, r6
   230e8:	mov	r0, r5
   230ec:	bl	22f48 <dcngettext@plt+0x11f58>
   230f0:	mov	r1, r4
   230f4:	mov	r0, sp
   230f8:	bl	22f08 <dcngettext@plt+0x11f18>
   230fc:	add	sp, sp, #344	; 0x158
   23100:	pop	{r4, r5, r6, pc}
   23104:	push	{r4, r5, r6, lr}
   23108:	sub	sp, sp, #344	; 0x158
   2310c:	mov	r5, r0
   23110:	mov	r6, r1
   23114:	mov	r4, r2
   23118:	mov	r0, sp
   2311c:	bl	12e38 <dcngettext@plt+0x1e48>
   23120:	mov	r2, sp
   23124:	mov	r1, r6
   23128:	mov	r0, r5
   2312c:	bl	22f48 <dcngettext@plt+0x11f58>
   23130:	mov	r1, r4
   23134:	mov	r0, sp
   23138:	bl	22f28 <dcngettext@plt+0x11f38>
   2313c:	add	sp, sp, #344	; 0x158
   23140:	pop	{r4, r5, r6, pc}
   23144:	push	{r4, r5, lr}
   23148:	sub	sp, sp, #20
   2314c:	ldr	r1, [sp, #40]	; 0x28
   23150:	str	r1, [sp, #8]
   23154:	ldrd	r4, [sp, #32]
   23158:	strd	r4, [sp]
   2315c:	bl	10d98 <posix_fadvise64@plt>
   23160:	add	sp, sp, #20
   23164:	pop	{r4, r5, pc}
   23168:	cmp	r0, #0
   2316c:	bxeq	lr
   23170:	push	{r4, lr}
   23174:	sub	sp, sp, #16
   23178:	mov	r4, r1
   2317c:	bl	10f30 <fileno@plt>
   23180:	str	r4, [sp, #8]
   23184:	mov	r2, #0
   23188:	mov	r3, #0
   2318c:	strd	r2, [sp]
   23190:	bl	10d98 <posix_fadvise64@plt>
   23194:	add	sp, sp, #16
   23198:	pop	{r4, pc}
   2319c:	push	{r4, r5, r6, lr}
   231a0:	sub	sp, sp, #8
   231a4:	mov	r4, r0
   231a8:	bl	10f30 <fileno@plt>
   231ac:	cmp	r0, #0
   231b0:	blt	23228 <dcngettext@plt+0x12238>
   231b4:	mov	r0, r4
   231b8:	bl	10e94 <__freading@plt>
   231bc:	cmp	r0, #0
   231c0:	beq	231f4 <dcngettext@plt+0x12204>
   231c4:	mov	r0, r4
   231c8:	bl	10f30 <fileno@plt>
   231cc:	mov	r3, #1
   231d0:	str	r3, [sp]
   231d4:	mov	r2, #0
   231d8:	mov	r3, #0
   231dc:	bl	10e40 <lseek64@plt>
   231e0:	mvn	r2, #0
   231e4:	mvn	r3, #0
   231e8:	cmp	r1, r3
   231ec:	cmpeq	r0, r2
   231f0:	beq	23234 <dcngettext@plt+0x12244>
   231f4:	mov	r0, r4
   231f8:	bl	23244 <dcngettext@plt+0x12254>
   231fc:	cmp	r0, #0
   23200:	beq	23234 <dcngettext@plt+0x12244>
   23204:	bl	10ef4 <__errno_location@plt>
   23208:	mov	r5, r0
   2320c:	ldr	r6, [r0]
   23210:	mov	r0, r4
   23214:	bl	10f48 <fclose@plt>
   23218:	cmp	r6, #0
   2321c:	strne	r6, [r5]
   23220:	mvnne	r0, #0
   23224:	b	2323c <dcngettext@plt+0x1224c>
   23228:	mov	r0, r4
   2322c:	bl	10f48 <fclose@plt>
   23230:	b	2323c <dcngettext@plt+0x1224c>
   23234:	mov	r0, r4
   23238:	bl	10f48 <fclose@plt>
   2323c:	add	sp, sp, #8
   23240:	pop	{r4, r5, r6, pc}
   23244:	push	{r4, lr}
   23248:	sub	sp, sp, #8
   2324c:	subs	r4, r0, #0
   23250:	beq	23264 <dcngettext@plt+0x12274>
   23254:	mov	r0, r4
   23258:	bl	10e94 <__freading@plt>
   2325c:	cmp	r0, #0
   23260:	bne	23274 <dcngettext@plt+0x12284>
   23264:	mov	r0, r4
   23268:	bl	10da4 <fflush@plt>
   2326c:	add	sp, sp, #8
   23270:	pop	{r4, pc}
   23274:	ldr	r3, [r4]
   23278:	tst	r3, #256	; 0x100
   2327c:	bne	2328c <dcngettext@plt+0x1229c>
   23280:	mov	r0, r4
   23284:	bl	10da4 <fflush@plt>
   23288:	b	2326c <dcngettext@plt+0x1227c>
   2328c:	mov	r3, #1
   23290:	str	r3, [sp]
   23294:	mov	r2, #0
   23298:	mov	r3, #0
   2329c:	mov	r0, r4
   232a0:	bl	2339c <dcngettext@plt+0x123ac>
   232a4:	b	23280 <dcngettext@plt+0x12290>
   232a8:	push	{r4, r5, r6, lr}
   232ac:	mov	r5, r1
   232b0:	bl	10fa8 <fopen64@plt>
   232b4:	subs	r4, r0, #0
   232b8:	beq	232cc <dcngettext@plt+0x122dc>
   232bc:	mov	r0, r4
   232c0:	bl	10f30 <fileno@plt>
   232c4:	cmp	r0, #2
   232c8:	bls	232d4 <dcngettext@plt+0x122e4>
   232cc:	mov	r0, r4
   232d0:	pop	{r4, r5, r6, pc}
   232d4:	bl	24fa8 <dcngettext@plt+0x13fb8>
   232d8:	subs	r6, r0, #0
   232dc:	blt	23324 <dcngettext@plt+0x12334>
   232e0:	mov	r0, r4
   232e4:	bl	2319c <dcngettext@plt+0x121ac>
   232e8:	cmp	r0, #0
   232ec:	bne	23304 <dcngettext@plt+0x12314>
   232f0:	mov	r1, r5
   232f4:	mov	r0, r6
   232f8:	bl	10d50 <fdopen@plt>
   232fc:	subs	r4, r0, #0
   23300:	bne	232cc <dcngettext@plt+0x122dc>
   23304:	bl	10ef4 <__errno_location@plt>
   23308:	mov	r4, r0
   2330c:	ldr	r5, [r0]
   23310:	mov	r0, r6
   23314:	bl	10fe4 <close@plt>
   23318:	str	r5, [r4]
   2331c:	mov	r4, #0
   23320:	b	232cc <dcngettext@plt+0x122dc>
   23324:	bl	10ef4 <__errno_location@plt>
   23328:	mov	r5, r0
   2332c:	ldr	r6, [r0]
   23330:	mov	r0, r4
   23334:	bl	2319c <dcngettext@plt+0x121ac>
   23338:	str	r6, [r5]
   2333c:	mov	r4, #0
   23340:	b	232cc <dcngettext@plt+0x122dc>
   23344:	push	{r4, r5, lr}
   23348:	sub	sp, sp, #12
   2334c:	mov	r5, r0
   23350:	bl	10ef4 <__errno_location@plt>
   23354:	mov	r4, r0
   23358:	ldr	r3, [r0]
   2335c:	str	r3, [sp]
   23360:	str	r3, [sp, #4]
   23364:	mov	r3, #0
   23368:	str	r3, [r0]
   2336c:	mov	r0, r5
   23370:	bl	10db0 <free@plt>
   23374:	ldr	r3, [r4]
   23378:	cmp	r3, #0
   2337c:	moveq	r3, #4
   23380:	movne	r3, #0
   23384:	add	r2, sp, #8
   23388:	add	r3, r2, r3
   2338c:	ldr	r3, [r3, #-8]
   23390:	str	r3, [r4]
   23394:	add	sp, sp, #12
   23398:	pop	{r4, r5, pc}
   2339c:	push	{r4, r5, r6, r7, lr}
   233a0:	sub	sp, sp, #12
   233a4:	mov	r4, r0
   233a8:	mov	r6, r2
   233ac:	mov	r7, r3
   233b0:	ldr	r5, [sp, #32]
   233b4:	ldr	r2, [r0, #8]
   233b8:	ldr	r3, [r0, #4]
   233bc:	cmp	r2, r3
   233c0:	beq	233e0 <dcngettext@plt+0x123f0>
   233c4:	str	r5, [sp]
   233c8:	mov	r2, r6
   233cc:	mov	r3, r7
   233d0:	mov	r0, r4
   233d4:	bl	10f54 <fseeko64@plt>
   233d8:	add	sp, sp, #12
   233dc:	pop	{r4, r5, r6, r7, pc}
   233e0:	ldr	r2, [r0, #20]
   233e4:	ldr	r3, [r0, #16]
   233e8:	cmp	r2, r3
   233ec:	bne	233c4 <dcngettext@plt+0x123d4>
   233f0:	ldr	r3, [r0, #36]	; 0x24
   233f4:	cmp	r3, #0
   233f8:	bne	233c4 <dcngettext@plt+0x123d4>
   233fc:	bl	10f30 <fileno@plt>
   23400:	str	r5, [sp]
   23404:	mov	r2, r6
   23408:	mov	r3, r7
   2340c:	bl	10e40 <lseek64@plt>
   23410:	mvn	r2, #0
   23414:	mvn	r3, #0
   23418:	cmp	r1, r3
   2341c:	cmpeq	r0, r2
   23420:	beq	2343c <dcngettext@plt+0x1244c>
   23424:	ldr	r3, [r4]
   23428:	bic	r3, r3, #16
   2342c:	str	r3, [r4]
   23430:	strd	r0, [r4, #80]	; 0x50
   23434:	mov	r0, #0
   23438:	b	233d8 <dcngettext@plt+0x123e8>
   2343c:	mvn	r0, #0
   23440:	b	233d8 <dcngettext@plt+0x123e8>
   23444:	push	{r4, r5, r6, lr}
   23448:	subs	r4, r0, #0
   2344c:	beq	234c4 <dcngettext@plt+0x124d4>
   23450:	mov	r1, #47	; 0x2f
   23454:	mov	r0, r4
   23458:	bl	10f84 <strrchr@plt>
   2345c:	cmp	r0, #0
   23460:	addne	r5, r0, #1
   23464:	moveq	r5, r4
   23468:	sub	r3, r5, r4
   2346c:	cmp	r3, #6
   23470:	ble	234b0 <dcngettext@plt+0x124c0>
   23474:	mov	r2, #7
   23478:	ldr	r1, [pc, #96]	; 234e0 <dcngettext@plt+0x124f0>
   2347c:	sub	r0, r5, #7
   23480:	bl	10fcc <strncmp@plt>
   23484:	cmp	r0, #0
   23488:	bne	234b0 <dcngettext@plt+0x124c0>
   2348c:	mov	r2, #3
   23490:	ldr	r1, [pc, #76]	; 234e4 <dcngettext@plt+0x124f4>
   23494:	mov	r0, r5
   23498:	bl	10fcc <strncmp@plt>
   2349c:	cmp	r0, #0
   234a0:	addeq	r4, r5, #3
   234a4:	ldreq	r3, [pc, #60]	; 234e8 <dcngettext@plt+0x124f8>
   234a8:	streq	r4, [r3]
   234ac:	movne	r4, r5
   234b0:	ldr	r3, [pc, #52]	; 234ec <dcngettext@plt+0x124fc>
   234b4:	str	r4, [r3]
   234b8:	ldr	r3, [pc, #48]	; 234f0 <dcngettext@plt+0x12500>
   234bc:	str	r4, [r3]
   234c0:	pop	{r4, r5, r6, pc}
   234c4:	ldr	r3, [pc, #40]	; 234f4 <dcngettext@plt+0x12504>
   234c8:	ldr	r3, [r3]
   234cc:	mov	r2, #55	; 0x37
   234d0:	mov	r1, #1
   234d4:	ldr	r0, [pc, #28]	; 234f8 <dcngettext@plt+0x12508>
   234d8:	bl	10e34 <fwrite@plt>
   234dc:	bl	10fd8 <abort@plt>
   234e0:	andeq	r7, r2, r0, lsl r5
   234e4:	andeq	r7, r2, r8, lsl r5
   234e8:	andeq	r8, r3, r0, asr r1
   234ec:	andeq	r8, r3, ip, lsl #3
   234f0:	andeq	r8, r3, r4, asr r1
   234f4:	andeq	r8, r3, r0, ror #2
   234f8:	ldrdeq	r7, [r2], -r8
   234fc:	push	{r4, r5, r6, lr}
   23500:	mov	r5, r0
   23504:	mov	r4, r1
   23508:	mov	r2, #48	; 0x30
   2350c:	mov	r1, #0
   23510:	bl	10f18 <memset@plt>
   23514:	cmp	r4, #10
   23518:	beq	23528 <dcngettext@plt+0x12538>
   2351c:	str	r4, [r5]
   23520:	mov	r0, r5
   23524:	pop	{r4, r5, r6, pc}
   23528:	bl	10fd8 <abort@plt>
   2352c:	push	{r4, r5, r6, lr}
   23530:	mov	r4, r0
   23534:	mov	r5, r1
   23538:	mov	r2, #5
   2353c:	mov	r1, r0
   23540:	mov	r0, #0
   23544:	bl	10e04 <dcgettext@plt>
   23548:	cmp	r4, r0
   2354c:	popne	{r4, r5, r6, pc}
   23550:	bl	25ec4 <dcngettext@plt+0x14ed4>
   23554:	ldrb	r3, [r0]
   23558:	bic	r3, r3, #32
   2355c:	cmp	r3, #85	; 0x55
   23560:	beq	235dc <dcngettext@plt+0x125ec>
   23564:	cmp	r3, #71	; 0x47
   23568:	bne	23638 <dcngettext@plt+0x12648>
   2356c:	ldrb	r3, [r0, #1]
   23570:	bic	r3, r3, #32
   23574:	cmp	r3, #66	; 0x42
   23578:	bne	23638 <dcngettext@plt+0x12648>
   2357c:	ldrb	r3, [r0, #2]
   23580:	cmp	r3, #49	; 0x31
   23584:	bne	23638 <dcngettext@plt+0x12648>
   23588:	ldrb	r3, [r0, #3]
   2358c:	cmp	r3, #56	; 0x38
   23590:	bne	23638 <dcngettext@plt+0x12648>
   23594:	ldrb	r3, [r0, #4]
   23598:	cmp	r3, #48	; 0x30
   2359c:	bne	23638 <dcngettext@plt+0x12648>
   235a0:	ldrb	r3, [r0, #5]
   235a4:	cmp	r3, #51	; 0x33
   235a8:	bne	23638 <dcngettext@plt+0x12648>
   235ac:	ldrb	r3, [r0, #6]
   235b0:	cmp	r3, #48	; 0x30
   235b4:	bne	23638 <dcngettext@plt+0x12648>
   235b8:	ldrb	r3, [r0, #7]
   235bc:	cmp	r3, #0
   235c0:	bne	23638 <dcngettext@plt+0x12648>
   235c4:	ldrb	r2, [r4]
   235c8:	ldr	r3, [pc, #124]	; 2364c <dcngettext@plt+0x1265c>
   235cc:	ldr	r0, [pc, #124]	; 23650 <dcngettext@plt+0x12660>
   235d0:	cmp	r2, #96	; 0x60
   235d4:	movne	r0, r3
   235d8:	pop	{r4, r5, r6, pc}
   235dc:	ldrb	r3, [r0, #1]
   235e0:	bic	r3, r3, #32
   235e4:	cmp	r3, #84	; 0x54
   235e8:	bne	23638 <dcngettext@plt+0x12648>
   235ec:	ldrb	r3, [r0, #2]
   235f0:	bic	r3, r3, #32
   235f4:	cmp	r3, #70	; 0x46
   235f8:	bne	23638 <dcngettext@plt+0x12648>
   235fc:	ldrb	r3, [r0, #3]
   23600:	cmp	r3, #45	; 0x2d
   23604:	bne	23638 <dcngettext@plt+0x12648>
   23608:	ldrb	r3, [r0, #4]
   2360c:	cmp	r3, #56	; 0x38
   23610:	bne	23638 <dcngettext@plt+0x12648>
   23614:	ldrb	r3, [r0, #5]
   23618:	cmp	r3, #0
   2361c:	bne	23638 <dcngettext@plt+0x12648>
   23620:	ldrb	r2, [r4]
   23624:	ldr	r3, [pc, #40]	; 23654 <dcngettext@plt+0x12664>
   23628:	ldr	r0, [pc, #40]	; 23658 <dcngettext@plt+0x12668>
   2362c:	cmp	r2, #96	; 0x60
   23630:	movne	r0, r3
   23634:	pop	{r4, r5, r6, pc}
   23638:	ldr	r3, [pc, #28]	; 2365c <dcngettext@plt+0x1266c>
   2363c:	ldr	r0, [pc, #28]	; 23660 <dcngettext@plt+0x12670>
   23640:	cmp	r5, #9
   23644:	movne	r0, r3
   23648:	pop	{r4, r5, r6, pc}
   2364c:	andeq	r7, r2, r4, ror r5
   23650:	andeq	r7, r2, r0, lsl #11
   23654:	andeq	r7, r2, r0, ror r5
   23658:	andeq	r7, r2, r4, lsl #11
   2365c:	andeq	r7, r2, r8, ror r5
   23660:	andeq	r7, r2, ip, ror r5
   23664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23668:	sub	sp, sp, #116	; 0x74
   2366c:	str	r0, [sp, #36]	; 0x24
   23670:	mov	sl, r1
   23674:	str	r2, [sp, #52]	; 0x34
   23678:	str	r3, [sp, #28]
   2367c:	ldr	r8, [sp, #152]	; 0x98
   23680:	bl	10e4c <__ctype_get_mb_cur_max@plt>
   23684:	str	r0, [sp, #84]	; 0x54
   23688:	ldr	r3, [sp, #156]	; 0x9c
   2368c:	lsr	r3, r3, #1
   23690:	and	r3, r3, #1
   23694:	str	r3, [sp, #32]
   23698:	mov	r3, #1
   2369c:	str	r3, [sp, #40]	; 0x28
   236a0:	mov	r3, #0
   236a4:	str	r3, [sp, #80]	; 0x50
   236a8:	str	r3, [sp, #44]	; 0x2c
   236ac:	str	r3, [sp, #48]	; 0x30
   236b0:	str	r3, [sp, #60]	; 0x3c
   236b4:	str	r3, [sp, #72]	; 0x48
   236b8:	str	r3, [sp, #76]	; 0x4c
   236bc:	mov	r7, sl
   236c0:	mov	sl, r8
   236c4:	cmp	sl, #10
   236c8:	ldrls	pc, [pc, sl, lsl #2]
   236cc:	b	23884 <dcngettext@plt+0x12894>
   236d0:	andeq	r3, r2, r4, lsr r7
   236d4:	andeq	r3, r2, r4, lsl #14
   236d8:	andeq	r3, r2, r0, ror #16
   236dc:	strdeq	r3, [r2], -ip
   236e0:	andeq	r3, r2, r4, lsl r8
   236e4:	andeq	r3, r2, r4, asr #14
   236e8:			; <UNDEFINED> instruction: 0x000247b0
   236ec:	andeq	r3, r2, r8, lsl #17
   236f0:	andeq	r3, r2, r0, lsl #15
   236f4:	andeq	r3, r2, r0, lsl #15
   236f8:	andeq	r3, r2, r0, lsl #15
   236fc:	mov	r3, #1
   23700:	str	r3, [sp, #48]	; 0x30
   23704:	mov	r3, #1
   23708:	str	r3, [sp, #32]
   2370c:	str	r3, [sp, #60]	; 0x3c
   23710:	ldr	r3, [pc, #4068]	; 246fc <dcngettext@plt+0x1370c>
   23714:	str	r3, [sp, #72]	; 0x48
   23718:	mov	fp, #0
   2371c:	mov	sl, #2
   23720:	mov	r6, #0
   23724:	ldr	r3, [sp, #48]	; 0x30
   23728:	eor	r3, r3, #1
   2372c:	str	r3, [sp, #68]	; 0x44
   23730:	b	24018 <dcngettext@plt+0x13028>
   23734:	mov	r3, #0
   23738:	str	r3, [sp, #32]
   2373c:	mov	fp, r3
   23740:	b	23720 <dcngettext@plt+0x12730>
   23744:	ldr	r3, [sp, #32]
   23748:	cmp	r3, #0
   2374c:	bne	238a0 <dcngettext@plt+0x128b0>
   23750:	cmp	r7, #0
   23754:	beq	238c0 <dcngettext@plt+0x128d0>
   23758:	ldr	r3, [sp, #36]	; 0x24
   2375c:	mov	r2, #34	; 0x22
   23760:	strb	r2, [r3]
   23764:	mov	r3, #1
   23768:	str	r3, [sp, #48]	; 0x30
   2376c:	str	r3, [sp, #60]	; 0x3c
   23770:	ldr	r3, [pc, #3980]	; 24704 <dcngettext@plt+0x13714>
   23774:	str	r3, [sp, #72]	; 0x48
   23778:	mov	fp, #1
   2377c:	b	23720 <dcngettext@plt+0x12730>
   23780:	cmp	sl, #10
   23784:	beq	237a8 <dcngettext@plt+0x127b8>
   23788:	mov	r1, sl
   2378c:	ldr	r0, [pc, #3948]	; 24700 <dcngettext@plt+0x13710>
   23790:	bl	2352c <dcngettext@plt+0x1253c>
   23794:	str	r0, [sp, #164]	; 0xa4
   23798:	mov	r1, sl
   2379c:	ldr	r0, [pc, #3928]	; 246fc <dcngettext@plt+0x1370c>
   237a0:	bl	2352c <dcngettext@plt+0x1253c>
   237a4:	str	r0, [sp, #168]	; 0xa8
   237a8:	ldr	r3, [sp, #32]
   237ac:	cmp	r3, #0
   237b0:	movne	fp, #0
   237b4:	bne	237ec <dcngettext@plt+0x127fc>
   237b8:	ldr	r3, [sp, #164]	; 0xa4
   237bc:	ldrb	r3, [r3]
   237c0:	cmp	r3, #0
   237c4:	beq	2380c <dcngettext@plt+0x1281c>
   237c8:	ldr	r2, [sp, #164]	; 0xa4
   237cc:	mov	fp, #0
   237d0:	ldr	r1, [sp, #36]	; 0x24
   237d4:	cmp	r7, fp
   237d8:	strbhi	r3, [r1, fp]
   237dc:	add	fp, fp, #1
   237e0:	ldrb	r3, [r2, #1]!
   237e4:	cmp	r3, #0
   237e8:	bne	237d4 <dcngettext@plt+0x127e4>
   237ec:	ldr	r0, [sp, #168]	; 0xa8
   237f0:	bl	10edc <strlen@plt>
   237f4:	str	r0, [sp, #60]	; 0x3c
   237f8:	ldr	r3, [sp, #168]	; 0xa8
   237fc:	str	r3, [sp, #72]	; 0x48
   23800:	mov	r3, #1
   23804:	str	r3, [sp, #48]	; 0x30
   23808:	b	23720 <dcngettext@plt+0x12730>
   2380c:	mov	fp, #0
   23810:	b	237ec <dcngettext@plt+0x127fc>
   23814:	ldr	r3, [sp, #32]
   23818:	cmp	r3, #0
   2381c:	bne	238dc <dcngettext@plt+0x128ec>
   23820:	mov	r3, #1
   23824:	str	r3, [sp, #48]	; 0x30
   23828:	cmp	r7, #0
   2382c:	beq	238f8 <dcngettext@plt+0x12908>
   23830:	ldr	r3, [sp, #36]	; 0x24
   23834:	mov	r2, #39	; 0x27
   23838:	strb	r2, [r3]
   2383c:	mov	r3, #0
   23840:	str	r3, [sp, #32]
   23844:	mov	r3, #1
   23848:	str	r3, [sp, #60]	; 0x3c
   2384c:	ldr	r3, [pc, #3752]	; 246fc <dcngettext@plt+0x1370c>
   23850:	str	r3, [sp, #72]	; 0x48
   23854:	mov	fp, #1
   23858:	mov	sl, #2
   2385c:	b	23720 <dcngettext@plt+0x12730>
   23860:	ldr	r3, [sp, #32]
   23864:	cmp	r3, #0
   23868:	beq	23828 <dcngettext@plt+0x12838>
   2386c:	mov	r3, #1
   23870:	str	r3, [sp, #60]	; 0x3c
   23874:	ldr	r3, [pc, #3712]	; 246fc <dcngettext@plt+0x1370c>
   23878:	str	r3, [sp, #72]	; 0x48
   2387c:	mov	fp, #0
   23880:	b	23720 <dcngettext@plt+0x12730>
   23884:	bl	10fd8 <abort@plt>
   23888:	mov	r3, #0
   2388c:	str	r3, [sp, #32]
   23890:	mov	r3, #1
   23894:	str	r3, [sp, #48]	; 0x30
   23898:	mov	fp, #0
   2389c:	b	23720 <dcngettext@plt+0x12730>
   238a0:	ldr	r3, [sp, #32]
   238a4:	str	r3, [sp, #48]	; 0x30
   238a8:	mov	r3, #1
   238ac:	str	r3, [sp, #60]	; 0x3c
   238b0:	ldr	r3, [pc, #3660]	; 24704 <dcngettext@plt+0x13714>
   238b4:	str	r3, [sp, #72]	; 0x48
   238b8:	mov	fp, #0
   238bc:	b	23720 <dcngettext@plt+0x12730>
   238c0:	mov	r3, #1
   238c4:	str	r3, [sp, #48]	; 0x30
   238c8:	str	r3, [sp, #60]	; 0x3c
   238cc:	ldr	r3, [pc, #3632]	; 24704 <dcngettext@plt+0x13714>
   238d0:	str	r3, [sp, #72]	; 0x48
   238d4:	mov	fp, #1
   238d8:	b	23720 <dcngettext@plt+0x12730>
   238dc:	mov	r3, #1
   238e0:	str	r3, [sp, #60]	; 0x3c
   238e4:	ldr	r3, [pc, #3600]	; 246fc <dcngettext@plt+0x1370c>
   238e8:	str	r3, [sp, #72]	; 0x48
   238ec:	mov	fp, #0
   238f0:	mov	sl, #2
   238f4:	b	23720 <dcngettext@plt+0x12730>
   238f8:	mov	r3, #0
   238fc:	str	r3, [sp, #32]
   23900:	mov	r3, #1
   23904:	str	r3, [sp, #60]	; 0x3c
   23908:	ldr	r3, [pc, #3564]	; 246fc <dcngettext@plt+0x1370c>
   2390c:	str	r3, [sp, #72]	; 0x48
   23910:	mov	fp, #1
   23914:	mov	sl, #2
   23918:	b	23720 <dcngettext@plt+0x12730>
   2391c:	mov	r3, #0
   23920:	str	r3, [sp, #56]	; 0x38
   23924:	ldr	r3, [sp, #52]	; 0x34
   23928:	add	r2, r3, r6
   2392c:	str	r2, [sp, #64]	; 0x40
   23930:	ldrb	r4, [r3, r6]
   23934:	cmp	r4, #126	; 0x7e
   23938:	ldrls	pc, [pc, r4, lsl #2]
   2393c:	b	24178 <dcngettext@plt+0x13188>
   23940:	andeq	r3, r2, r8, asr fp
   23944:	andeq	r4, r2, r8, ror r1
   23948:	andeq	r4, r2, r8, ror r1
   2394c:	andeq	r4, r2, r8, ror r1
   23950:	andeq	r4, r2, r8, ror r1
   23954:	andeq	r4, r2, r8, ror r1
   23958:	andeq	r4, r2, r8, ror r1
   2395c:			; <UNDEFINED> instruction: 0x00023eb4
   23960:	andeq	r3, r2, r0, asr fp
   23964:	andeq	r3, r2, ip, ror #28
   23968:	andeq	r3, r2, r4, ror #28
   2396c:	ldrdeq	r3, [r2], -r4
   23970:	andeq	r3, r2, ip, asr #27
   23974:	andeq	r3, r2, r8, asr #22
   23978:	andeq	r4, r2, r8, ror r1
   2397c:	andeq	r4, r2, r8, ror r1
   23980:	andeq	r4, r2, r8, ror r1
   23984:	andeq	r4, r2, r8, ror r1
   23988:	andeq	r4, r2, r8, ror r1
   2398c:	andeq	r4, r2, r8, ror r1
   23990:	andeq	r4, r2, r8, ror r1
   23994:	andeq	r4, r2, r8, ror r1
   23998:	andeq	r4, r2, r8, ror r1
   2399c:	andeq	r4, r2, r8, ror r1
   239a0:	andeq	r4, r2, r8, ror r1
   239a4:	andeq	r4, r2, r8, ror r1
   239a8:	andeq	r4, r2, r8, ror r1
   239ac:	andeq	r4, r2, r8, ror r1
   239b0:	andeq	r4, r2, r8, ror r1
   239b4:	andeq	r4, r2, r8, ror r1
   239b8:	andeq	r4, r2, r8, ror r1
   239bc:	andeq	r4, r2, r8, ror r1
   239c0:	andeq	r3, r2, r8, lsl #30
   239c4:	andeq	r3, r2, r4, lsl #30
   239c8:	andeq	r3, r2, r4, lsl #30
   239cc:	ldrdeq	r3, [r2], -ip
   239d0:	andeq	r3, r2, r4, lsl #30
   239d4:	andeq	r4, r2, ip, asr #10
   239d8:	andeq	r3, r2, r4, lsl #30
   239dc:	ldrdeq	r4, [r2], -ip
   239e0:	andeq	r3, r2, r4, lsl #30
   239e4:	andeq	r3, r2, r4, lsl #30
   239e8:	andeq	r3, r2, r4, lsl #30
   239ec:	andeq	r4, r2, ip, asr #10
   239f0:	andeq	r4, r2, ip, asr #10
   239f4:	andeq	r4, r2, ip, asr #10
   239f8:	andeq	r4, r2, ip, asr #10
   239fc:	andeq	r4, r2, ip, asr #10
   23a00:	andeq	r4, r2, ip, asr #10
   23a04:	andeq	r4, r2, ip, asr #10
   23a08:	andeq	r4, r2, ip, asr #10
   23a0c:	andeq	r4, r2, ip, asr #10
   23a10:	andeq	r4, r2, ip, asr #10
   23a14:	andeq	r4, r2, ip, asr #10
   23a18:	andeq	r4, r2, ip, asr #10
   23a1c:	andeq	r4, r2, ip, asr #10
   23a20:	andeq	r4, r2, ip, asr #10
   23a24:	andeq	r4, r2, ip, asr #10
   23a28:	andeq	r4, r2, ip, asr #10
   23a2c:	andeq	r3, r2, r4, lsl #30
   23a30:	andeq	r3, r2, r4, lsl #30
   23a34:	andeq	r3, r2, r4, lsl #30
   23a38:	andeq	r3, r2, r4, lsl #30
   23a3c:	andeq	r3, r2, r0, ror #24
   23a40:	andeq	r4, r2, r8, ror r1
   23a44:	andeq	r4, r2, ip, asr #10
   23a48:	andeq	r4, r2, ip, asr #10
   23a4c:	andeq	r4, r2, ip, asr #10
   23a50:	andeq	r4, r2, ip, asr #10
   23a54:	andeq	r4, r2, ip, asr #10
   23a58:	andeq	r4, r2, ip, asr #10
   23a5c:	andeq	r4, r2, ip, asr #10
   23a60:	andeq	r4, r2, ip, asr #10
   23a64:	andeq	r4, r2, ip, asr #10
   23a68:	andeq	r4, r2, ip, asr #10
   23a6c:	andeq	r4, r2, ip, asr #10
   23a70:	andeq	r4, r2, ip, asr #10
   23a74:	andeq	r4, r2, ip, asr #10
   23a78:	andeq	r4, r2, ip, asr #10
   23a7c:	andeq	r4, r2, ip, asr #10
   23a80:	andeq	r4, r2, ip, asr #10
   23a84:	andeq	r4, r2, ip, asr #10
   23a88:	andeq	r4, r2, ip, asr #10
   23a8c:	andeq	r4, r2, ip, asr #10
   23a90:	andeq	r4, r2, ip, asr #10
   23a94:	andeq	r4, r2, ip, asr #10
   23a98:	andeq	r4, r2, ip, asr #10
   23a9c:	andeq	r4, r2, ip, asr #10
   23aa0:	andeq	r4, r2, ip, asr #10
   23aa4:	andeq	r4, r2, ip, asr #10
   23aa8:	andeq	r4, r2, ip, asr #10
   23aac:	andeq	r3, r2, r4, lsl #30
   23ab0:	ldrdeq	r3, [r2], -ip
   23ab4:	andeq	r4, r2, ip, asr #10
   23ab8:	andeq	r3, r2, r4, lsl #30
   23abc:	andeq	r4, r2, ip, asr #10
   23ac0:	andeq	r3, r2, r4, lsl #30
   23ac4:	andeq	r4, r2, ip, asr #10
   23ac8:	andeq	r4, r2, ip, asr #10
   23acc:	andeq	r4, r2, ip, asr #10
   23ad0:	andeq	r4, r2, ip, asr #10
   23ad4:	andeq	r4, r2, ip, asr #10
   23ad8:	andeq	r4, r2, ip, asr #10
   23adc:	andeq	r4, r2, ip, asr #10
   23ae0:	andeq	r4, r2, ip, asr #10
   23ae4:	andeq	r4, r2, ip, asr #10
   23ae8:	andeq	r4, r2, ip, asr #10
   23aec:	andeq	r4, r2, ip, asr #10
   23af0:	andeq	r4, r2, ip, asr #10
   23af4:	andeq	r4, r2, ip, asr #10
   23af8:	andeq	r4, r2, ip, asr #10
   23afc:	andeq	r4, r2, ip, asr #10
   23b00:	andeq	r4, r2, ip, asr #10
   23b04:	andeq	r4, r2, ip, asr #10
   23b08:	andeq	r4, r2, ip, asr #10
   23b0c:	andeq	r4, r2, ip, asr #10
   23b10:	andeq	r4, r2, ip, asr #10
   23b14:	andeq	r4, r2, ip, asr #10
   23b18:	andeq	r4, r2, ip, asr #10
   23b1c:	andeq	r4, r2, ip, asr #10
   23b20:	andeq	r4, r2, ip, asr #10
   23b24:	andeq	r4, r2, ip, asr #10
   23b28:	andeq	r4, r2, ip, asr #10
   23b2c:			; <UNDEFINED> instruction: 0x00023ebc
   23b30:	andeq	r3, r2, r4, lsl #30
   23b34:			; <UNDEFINED> instruction: 0x00023ebc
   23b38:	ldrdeq	r3, [r2], -ip
   23b3c:	mov	r3, #0
   23b40:	str	r3, [sp, #56]	; 0x38
   23b44:	b	23924 <dcngettext@plt+0x12934>
   23b48:	mov	r3, #114	; 0x72
   23b4c:	b	23e70 <dcngettext@plt+0x12e80>
   23b50:	mov	r3, #98	; 0x62
   23b54:	b	23e88 <dcngettext@plt+0x12e98>
   23b58:	ldr	r3, [sp, #48]	; 0x30
   23b5c:	cmp	r3, #0
   23b60:	beq	23c48 <dcngettext@plt+0x12c58>
   23b64:	ldr	r3, [sp, #32]
   23b68:	cmp	r3, #0
   23b6c:	bne	246d0 <dcngettext@plt+0x136e0>
   23b70:	ldr	r3, [sp, #44]	; 0x2c
   23b74:	eor	r3, r3, #1
   23b78:	cmp	sl, #2
   23b7c:	movne	r3, #0
   23b80:	andeq	r3, r3, #1
   23b84:	cmp	r3, #0
   23b88:	moveq	r2, fp
   23b8c:	beq	23bd0 <dcngettext@plt+0x12be0>
   23b90:	cmp	r7, fp
   23b94:	ldrhi	r2, [sp, #36]	; 0x24
   23b98:	movhi	r1, #39	; 0x27
   23b9c:	strbhi	r1, [r2, fp]
   23ba0:	add	r2, fp, #1
   23ba4:	cmp	r7, r2
   23ba8:	ldrhi	r1, [sp, #36]	; 0x24
   23bac:	movhi	r0, #36	; 0x24
   23bb0:	strbhi	r0, [r1, r2]
   23bb4:	add	r2, fp, #2
   23bb8:	cmp	r7, r2
   23bbc:	ldrhi	r1, [sp, #36]	; 0x24
   23bc0:	movhi	r0, #39	; 0x27
   23bc4:	strbhi	r0, [r1, r2]
   23bc8:	add	r2, fp, #3
   23bcc:	str	r3, [sp, #44]	; 0x2c
   23bd0:	cmp	r7, r2
   23bd4:	ldrhi	r3, [sp, #36]	; 0x24
   23bd8:	movhi	r1, #92	; 0x5c
   23bdc:	strbhi	r1, [r3, r2]
   23be0:	add	fp, r2, #1
   23be4:	cmp	r5, #0
   23be8:	beq	24554 <dcngettext@plt+0x13564>
   23bec:	add	r3, r6, #1
   23bf0:	ldr	r1, [sp, #28]
   23bf4:	cmp	r1, r3
   23bf8:	bls	24564 <dcngettext@plt+0x13574>
   23bfc:	ldr	r1, [sp, #52]	; 0x34
   23c00:	ldrb	r3, [r1, r3]
   23c04:	sub	r3, r3, #48	; 0x30
   23c08:	uxtb	r3, r3
   23c0c:	cmp	r3, #9
   23c10:	bhi	24570 <dcngettext@plt+0x13580>
   23c14:	cmp	r7, fp
   23c18:	movhi	r3, #48	; 0x30
   23c1c:	ldrhi	r1, [sp, #36]	; 0x24
   23c20:	strbhi	r3, [r1, fp]
   23c24:	add	r3, r2, #2
   23c28:	cmp	r7, r3
   23c2c:	movhi	r1, #48	; 0x30
   23c30:	ldrhi	r0, [sp, #36]	; 0x24
   23c34:	strbhi	r1, [r0, r3]
   23c38:	add	fp, r2, #3
   23c3c:	ldr	r8, [sp, #32]
   23c40:	mov	r4, #48	; 0x30
   23c44:	b	23f20 <dcngettext@plt+0x12f30>
   23c48:	ldr	r3, [sp, #156]	; 0x9c
   23c4c:	tst	r3, #1
   23c50:	bne	24014 <dcngettext@plt+0x13024>
   23c54:	ldr	r5, [sp, #48]	; 0x30
   23c58:	mov	r8, r5
   23c5c:	b	23f20 <dcngettext@plt+0x12f30>
   23c60:	cmp	sl, #2
   23c64:	beq	23c7c <dcngettext@plt+0x12c8c>
   23c68:	cmp	sl, #5
   23c6c:	beq	23c94 <dcngettext@plt+0x12ca4>
   23c70:	mov	r8, #0
   23c74:	mov	r5, r8
   23c78:	b	23f20 <dcngettext@plt+0x12f30>
   23c7c:	ldr	r3, [sp, #32]
   23c80:	cmp	r3, #0
   23c84:	bne	246e4 <dcngettext@plt+0x136f4>
   23c88:	mov	r8, r3
   23c8c:	mov	r5, r3
   23c90:	b	23f20 <dcngettext@plt+0x12f30>
   23c94:	ldr	r3, [sp, #156]	; 0x9c
   23c98:	tst	r3, #4
   23c9c:	beq	2457c <dcngettext@plt+0x1358c>
   23ca0:	add	r3, r6, #2
   23ca4:	ldr	r2, [sp, #28]
   23ca8:	cmp	r2, r3
   23cac:	bls	24588 <dcngettext@plt+0x13598>
   23cb0:	ldr	r2, [sp, #52]	; 0x34
   23cb4:	add	r2, r2, r6
   23cb8:	ldrb	r2, [r2, #1]
   23cbc:	cmp	r2, #63	; 0x3f
   23cc0:	movne	r8, #0
   23cc4:	movne	r5, r8
   23cc8:	bne	23f20 <dcngettext@plt+0x12f30>
   23ccc:	ldr	r2, [sp, #52]	; 0x34
   23cd0:	ldrb	r2, [r2, r3]
   23cd4:	sub	r1, r2, #33	; 0x21
   23cd8:	cmp	r1, #29
   23cdc:	ldrls	pc, [pc, r1, lsl #2]
   23ce0:	b	24594 <dcngettext@plt+0x135a4>
   23ce4:	andeq	r3, r2, ip, asr sp
   23ce8:	muleq	r2, r4, r5
   23cec:	muleq	r2, r4, r5
   23cf0:	muleq	r2, r4, r5
   23cf4:	muleq	r2, r4, r5
   23cf8:	muleq	r2, r4, r5
   23cfc:	andeq	r3, r2, ip, asr sp
   23d00:	andeq	r3, r2, ip, asr sp
   23d04:	andeq	r3, r2, ip, asr sp
   23d08:	muleq	r2, r4, r5
   23d0c:	muleq	r2, r4, r5
   23d10:	muleq	r2, r4, r5
   23d14:	andeq	r3, r2, ip, asr sp
   23d18:	muleq	r2, r4, r5
   23d1c:	andeq	r3, r2, ip, asr sp
   23d20:	muleq	r2, r4, r5
   23d24:	muleq	r2, r4, r5
   23d28:	muleq	r2, r4, r5
   23d2c:	muleq	r2, r4, r5
   23d30:	muleq	r2, r4, r5
   23d34:	muleq	r2, r4, r5
   23d38:	muleq	r2, r4, r5
   23d3c:	muleq	r2, r4, r5
   23d40:	muleq	r2, r4, r5
   23d44:	muleq	r2, r4, r5
   23d48:	muleq	r2, r4, r5
   23d4c:	muleq	r2, r4, r5
   23d50:	andeq	r3, r2, ip, asr sp
   23d54:	andeq	r3, r2, ip, asr sp
   23d58:	andeq	r3, r2, ip, asr sp
   23d5c:	ldr	r1, [sp, #32]
   23d60:	cmp	r1, #0
   23d64:	bne	247a4 <dcngettext@plt+0x137b4>
   23d68:	cmp	r7, fp
   23d6c:	movhi	r1, #63	; 0x3f
   23d70:	ldrhi	r0, [sp, #36]	; 0x24
   23d74:	strbhi	r1, [r0, fp]
   23d78:	add	r1, fp, #1
   23d7c:	cmp	r7, r1
   23d80:	ldrhi	r0, [sp, #36]	; 0x24
   23d84:	movhi	ip, #34	; 0x22
   23d88:	strbhi	ip, [r0, r1]
   23d8c:	add	r1, fp, #2
   23d90:	cmp	r7, r1
   23d94:	ldrhi	r0, [sp, #36]	; 0x24
   23d98:	movhi	ip, #34	; 0x22
   23d9c:	strbhi	ip, [r0, r1]
   23da0:	add	r1, fp, #3
   23da4:	cmp	r7, r1
   23da8:	movhi	r0, #63	; 0x3f
   23dac:	ldrhi	ip, [sp, #36]	; 0x24
   23db0:	strbhi	r0, [ip, r1]
   23db4:	add	fp, fp, #4
   23db8:	ldr	r5, [sp, #32]
   23dbc:	mov	r8, r5
   23dc0:	mov	r4, r2
   23dc4:	mov	r6, r3
   23dc8:	b	23f20 <dcngettext@plt+0x12f30>
   23dcc:	mov	r3, #102	; 0x66
   23dd0:	b	23e88 <dcngettext@plt+0x12e98>
   23dd4:	mov	r3, #118	; 0x76
   23dd8:	b	23e88 <dcngettext@plt+0x12e98>
   23ddc:	cmp	sl, #2
   23de0:	beq	23e4c <dcngettext@plt+0x12e5c>
   23de4:	ldr	r3, [sp, #48]	; 0x30
   23de8:	ldr	r2, [sp, #32]
   23dec:	and	r3, r3, r2
   23df0:	tst	r9, r3
   23df4:	moveq	r3, r4
   23df8:	beq	23e88 <dcngettext@plt+0x12e98>
   23dfc:	mov	r8, #0
   23e00:	mov	r5, r8
   23e04:	eor	r5, r5, #1
   23e08:	ldr	r3, [sp, #44]	; 0x2c
   23e0c:	and	r5, r5, r3
   23e10:	tst	r5, #255	; 0xff
   23e14:	beq	23ff4 <dcngettext@plt+0x13004>
   23e18:	cmp	r7, fp
   23e1c:	ldrhi	r3, [sp, #36]	; 0x24
   23e20:	movhi	r2, #39	; 0x27
   23e24:	strbhi	r2, [r3, fp]
   23e28:	add	r3, fp, #1
   23e2c:	cmp	r7, r3
   23e30:	ldrhi	r2, [sp, #36]	; 0x24
   23e34:	movhi	r1, #39	; 0x27
   23e38:	strbhi	r1, [r2, r3]
   23e3c:	add	fp, fp, #2
   23e40:	mov	r3, #0
   23e44:	str	r3, [sp, #44]	; 0x2c
   23e48:	b	23ff4 <dcngettext@plt+0x13004>
   23e4c:	ldr	r3, [sp, #32]
   23e50:	cmp	r3, #0
   23e54:	bne	246f0 <dcngettext@plt+0x13700>
   23e58:	mov	r8, r3
   23e5c:	mov	r5, r3
   23e60:	b	23e04 <dcngettext@plt+0x12e14>
   23e64:	mov	r3, #110	; 0x6e
   23e68:	b	23e70 <dcngettext@plt+0x12e80>
   23e6c:	mov	r3, #116	; 0x74
   23e70:	ldr	r2, [sp, #32]
   23e74:	cmp	sl, #2
   23e78:	movne	r2, #0
   23e7c:	andeq	r2, r2, #1
   23e80:	cmp	r2, #0
   23e84:	bne	23ea8 <dcngettext@plt+0x12eb8>
   23e88:	ldr	r2, [sp, #48]	; 0x30
   23e8c:	cmp	r2, #0
   23e90:	moveq	r8, r2
   23e94:	moveq	r5, r2
   23e98:	beq	23f20 <dcngettext@plt+0x12f30>
   23e9c:	mov	r4, r3
   23ea0:	mov	r8, #0
   23ea4:	b	23f78 <dcngettext@plt+0x12f88>
   23ea8:	mov	r8, sl
   23eac:	mov	sl, r7
   23eb0:	b	2471c <dcngettext@plt+0x1372c>
   23eb4:	mov	r3, #97	; 0x61
   23eb8:	b	23e88 <dcngettext@plt+0x12e98>
   23ebc:	ldr	r3, [sp, #28]
   23ec0:	cmn	r3, #1
   23ec4:	beq	23ef0 <dcngettext@plt+0x12f00>
   23ec8:	ldr	r3, [sp, #28]
   23ecc:	subs	r3, r3, #1
   23ed0:	movne	r3, #1
   23ed4:	cmp	r3, #0
   23ed8:	bne	245a0 <dcngettext@plt+0x135b0>
   23edc:	cmp	r6, #0
   23ee0:	beq	23f08 <dcngettext@plt+0x12f18>
   23ee4:	mov	r8, #0
   23ee8:	mov	r5, r8
   23eec:	b	23f20 <dcngettext@plt+0x12f30>
   23ef0:	ldr	r3, [sp, #52]	; 0x34
   23ef4:	ldrb	r3, [r3, #1]
   23ef8:	adds	r3, r3, #0
   23efc:	movne	r3, #1
   23f00:	b	23ed4 <dcngettext@plt+0x12ee4>
   23f04:	mov	r8, #0
   23f08:	ldr	r5, [sp, #32]
   23f0c:	cmp	sl, #2
   23f10:	movne	r5, #0
   23f14:	andeq	r5, r5, #1
   23f18:	cmp	r5, #0
   23f1c:	bne	240d0 <dcngettext@plt+0x130e0>
   23f20:	ldr	r3, [sp, #68]	; 0x44
   23f24:	cmp	sl, #2
   23f28:	orreq	r3, r3, #1
   23f2c:	eor	r3, r3, #1
   23f30:	ldr	r2, [sp, #32]
   23f34:	orr	r3, r2, r3
   23f38:	tst	r3, #255	; 0xff
   23f3c:	beq	23f6c <dcngettext@plt+0x12f7c>
   23f40:	ldr	r3, [sp, #160]	; 0xa0
   23f44:	cmp	r3, #0
   23f48:	beq	23f6c <dcngettext@plt+0x12f7c>
   23f4c:	lsr	r2, r4, #5
   23f50:	uxtb	r2, r2
   23f54:	and	r3, r4, #31
   23f58:	ldr	r1, [sp, #160]	; 0xa0
   23f5c:	ldr	r2, [r1, r2, lsl #2]
   23f60:	lsr	r3, r2, r3
   23f64:	tst	r3, #1
   23f68:	bne	23f78 <dcngettext@plt+0x12f88>
   23f6c:	ldr	r3, [sp, #56]	; 0x38
   23f70:	cmp	r3, #0
   23f74:	beq	23e04 <dcngettext@plt+0x12e14>
   23f78:	ldr	r3, [sp, #32]
   23f7c:	cmp	r3, #0
   23f80:	bne	2478c <dcngettext@plt+0x1379c>
   23f84:	ldr	r3, [sp, #44]	; 0x2c
   23f88:	eor	r3, r3, #1
   23f8c:	cmp	sl, #2
   23f90:	movne	r3, #0
   23f94:	andeq	r3, r3, #1
   23f98:	cmp	r3, #0
   23f9c:	beq	23fe0 <dcngettext@plt+0x12ff0>
   23fa0:	cmp	r7, fp
   23fa4:	ldrhi	r2, [sp, #36]	; 0x24
   23fa8:	movhi	r1, #39	; 0x27
   23fac:	strbhi	r1, [r2, fp]
   23fb0:	add	r2, fp, #1
   23fb4:	cmp	r7, r2
   23fb8:	ldrhi	r1, [sp, #36]	; 0x24
   23fbc:	movhi	r0, #36	; 0x24
   23fc0:	strbhi	r0, [r1, r2]
   23fc4:	add	r2, fp, #2
   23fc8:	cmp	r7, r2
   23fcc:	ldrhi	r1, [sp, #36]	; 0x24
   23fd0:	movhi	r0, #39	; 0x27
   23fd4:	strbhi	r0, [r1, r2]
   23fd8:	add	fp, fp, #3
   23fdc:	str	r3, [sp, #44]	; 0x2c
   23fe0:	cmp	r7, fp
   23fe4:	ldrhi	r3, [sp, #36]	; 0x24
   23fe8:	movhi	r2, #92	; 0x5c
   23fec:	strbhi	r2, [r3, fp]
   23ff0:	add	fp, fp, #1
   23ff4:	cmp	fp, r7
   23ff8:	ldrcc	r3, [sp, #36]	; 0x24
   23ffc:	strbcc	r4, [r3, fp]
   24000:	add	fp, fp, #1
   24004:	ldr	r3, [sp, #40]	; 0x28
   24008:	cmp	r8, #0
   2400c:	moveq	r3, #0
   24010:	str	r3, [sp, #40]	; 0x28
   24014:	add	r6, r6, #1
   24018:	ldr	r3, [sp, #28]
   2401c:	cmn	r3, #1
   24020:	beq	245ac <dcngettext@plt+0x135bc>
   24024:	ldr	r3, [sp, #28]
   24028:	subs	r8, r3, r6
   2402c:	movne	r8, #1
   24030:	cmp	r8, #0
   24034:	beq	245c0 <dcngettext@plt+0x135d0>
   24038:	ldr	r5, [sp, #48]	; 0x30
   2403c:	cmp	sl, #2
   24040:	moveq	r5, #0
   24044:	andne	r5, r5, #1
   24048:	ldr	r3, [sp, #60]	; 0x3c
   2404c:	adds	r9, r3, #0
   24050:	movne	r9, #1
   24054:	ands	r2, r5, r9
   24058:	str	r2, [sp, #56]	; 0x38
   2405c:	beq	23924 <dcngettext@plt+0x12934>
   24060:	add	r4, r6, r3
   24064:	ldr	r2, [sp, #28]
   24068:	cmp	r3, #1
   2406c:	movls	r3, #0
   24070:	movhi	r3, #1
   24074:	cmn	r2, #1
   24078:	movne	r3, #0
   2407c:	cmp	r3, #0
   24080:	beq	24090 <dcngettext@plt+0x130a0>
   24084:	ldr	r0, [sp, #52]	; 0x34
   24088:	bl	10edc <strlen@plt>
   2408c:	str	r0, [sp, #28]
   24090:	ldr	r3, [sp, #28]
   24094:	cmp	r3, r4
   24098:	bcc	2391c <dcngettext@plt+0x1292c>
   2409c:	ldr	r2, [sp, #60]	; 0x3c
   240a0:	ldr	r1, [sp, #72]	; 0x48
   240a4:	ldr	r3, [sp, #52]	; 0x34
   240a8:	add	r0, r3, r6
   240ac:	bl	10dec <memcmp@plt>
   240b0:	cmp	r0, #0
   240b4:	bne	23b3c <dcngettext@plt+0x12b4c>
   240b8:	ldr	r3, [sp, #32]
   240bc:	cmp	r3, #0
   240c0:	beq	23924 <dcngettext@plt+0x12934>
   240c4:	mov	r8, sl
   240c8:	mov	sl, r7
   240cc:	b	2471c <dcngettext@plt+0x1372c>
   240d0:	mov	r8, sl
   240d4:	mov	sl, r7
   240d8:	b	2471c <dcngettext@plt+0x1372c>
   240dc:	cmp	sl, #2
   240e0:	strne	r8, [sp, #80]	; 0x50
   240e4:	movne	r5, #0
   240e8:	bne	23f20 <dcngettext@plt+0x12f30>
   240ec:	ldr	r3, [sp, #32]
   240f0:	cmp	r3, #0
   240f4:	bne	24708 <dcngettext@plt+0x13718>
   240f8:	ldr	r2, [sp, #76]	; 0x4c
   240fc:	adds	r3, r7, #0
   24100:	movne	r3, #1
   24104:	cmp	r2, #0
   24108:	movne	r3, #0
   2410c:	cmp	r3, #0
   24110:	movne	r3, #0
   24114:	bne	24144 <dcngettext@plt+0x13154>
   24118:	cmp	r7, fp
   2411c:	ldrhi	r3, [sp, #36]	; 0x24
   24120:	movhi	r2, #39	; 0x27
   24124:	strbhi	r2, [r3, fp]
   24128:	add	r3, fp, #1
   2412c:	cmp	r7, r3
   24130:	ldrhi	r2, [sp, #36]	; 0x24
   24134:	movhi	r1, #92	; 0x5c
   24138:	strbhi	r1, [r2, r3]
   2413c:	mov	r3, r7
   24140:	ldr	r7, [sp, #76]	; 0x4c
   24144:	add	r2, fp, #2
   24148:	cmp	r2, r3
   2414c:	ldrcc	r1, [sp, #36]	; 0x24
   24150:	movcc	r0, #39	; 0x27
   24154:	strbcc	r0, [r1, r2]
   24158:	add	fp, fp, #3
   2415c:	ldr	r2, [sp, #32]
   24160:	mov	r5, r2
   24164:	str	r8, [sp, #80]	; 0x50
   24168:	str	r2, [sp, #44]	; 0x2c
   2416c:	str	r7, [sp, #76]	; 0x4c
   24170:	mov	r7, r3
   24174:	b	23f20 <dcngettext@plt+0x12f30>
   24178:	ldr	r5, [sp, #84]	; 0x54
   2417c:	cmp	r5, #1
   24180:	beq	241b0 <dcngettext@plt+0x131c0>
   24184:	mov	r3, #0
   24188:	str	r3, [sp, #104]	; 0x68
   2418c:	str	r3, [sp, #108]	; 0x6c
   24190:	ldr	r3, [sp, #28]
   24194:	cmn	r3, #1
   24198:	beq	241e4 <dcngettext@plt+0x131f4>
   2419c:	mov	r3, #0
   241a0:	str	r4, [sp, #88]	; 0x58
   241a4:	str	fp, [sp, #92]	; 0x5c
   241a8:	mov	fp, r3
   241ac:	b	2430c <dcngettext@plt+0x1331c>
   241b0:	bl	10ec4 <__ctype_b_loc@plt>
   241b4:	ldr	r2, [r0]
   241b8:	lsl	r3, r4, #1
   241bc:	ldrh	r8, [r2, r3]
   241c0:	lsr	r8, r8, #14
   241c4:	and	r8, r8, #1
   241c8:	mov	r2, r5
   241cc:	eor	r5, r8, #1
   241d0:	ldr	r3, [sp, #48]	; 0x30
   241d4:	and	r5, r5, r3
   241d8:	ands	r5, r5, #255	; 0xff
   241dc:	beq	23f20 <dcngettext@plt+0x12f30>
   241e0:	b	243a4 <dcngettext@plt+0x133b4>
   241e4:	ldr	r0, [sp, #52]	; 0x34
   241e8:	bl	10edc <strlen@plt>
   241ec:	str	r0, [sp, #28]
   241f0:	b	2419c <dcngettext@plt+0x131ac>
   241f4:	mov	r2, fp
   241f8:	mov	r1, r4
   241fc:	ldr	r4, [sp, #88]	; 0x58
   24200:	ldr	fp, [sp, #92]	; 0x5c
   24204:	ldr	r0, [sp, #28]
   24208:	cmp	r0, r5
   2420c:	bls	243d8 <dcngettext@plt+0x133e8>
   24210:	ldrb	r3, [r1]
   24214:	cmp	r3, #0
   24218:	beq	243e0 <dcngettext@plt+0x133f0>
   2421c:	mov	r3, r1
   24220:	add	r2, r2, #1
   24224:	add	r1, r6, r2
   24228:	cmp	r0, r1
   2422c:	bls	243e8 <dcngettext@plt+0x133f8>
   24230:	ldrb	r1, [r3, #1]!
   24234:	cmp	r1, #0
   24238:	bne	24220 <dcngettext@plt+0x13230>
   2423c:	mov	r8, #0
   24240:	b	2439c <dcngettext@plt+0x133ac>
   24244:	cmp	r4, r5
   24248:	beq	242e8 <dcngettext@plt+0x132f8>
   2424c:	ldrb	r3, [r4, #1]!
   24250:	sub	r3, r3, #91	; 0x5b
   24254:	cmp	r3, #33	; 0x21
   24258:	ldrls	pc, [pc, r3, lsl #2]
   2425c:	b	24244 <dcngettext@plt+0x13254>
   24260:	andeq	r4, r2, r4, lsl r7
   24264:	andeq	r4, r2, r4, lsl r7
   24268:	andeq	r4, r2, r4, asr #4
   2426c:	andeq	r4, r2, r4, lsl r7
   24270:	andeq	r4, r2, r4, asr #4
   24274:	andeq	r4, r2, r4, lsl r7
   24278:	andeq	r4, r2, r4, asr #4
   2427c:	andeq	r4, r2, r4, asr #4
   24280:	andeq	r4, r2, r4, asr #4
   24284:	andeq	r4, r2, r4, asr #4
   24288:	andeq	r4, r2, r4, asr #4
   2428c:	andeq	r4, r2, r4, asr #4
   24290:	andeq	r4, r2, r4, asr #4
   24294:	andeq	r4, r2, r4, asr #4
   24298:	andeq	r4, r2, r4, asr #4
   2429c:	andeq	r4, r2, r4, asr #4
   242a0:	andeq	r4, r2, r4, asr #4
   242a4:	andeq	r4, r2, r4, asr #4
   242a8:	andeq	r4, r2, r4, asr #4
   242ac:	andeq	r4, r2, r4, asr #4
   242b0:	andeq	r4, r2, r4, asr #4
   242b4:	andeq	r4, r2, r4, asr #4
   242b8:	andeq	r4, r2, r4, asr #4
   242bc:	andeq	r4, r2, r4, asr #4
   242c0:	andeq	r4, r2, r4, asr #4
   242c4:	andeq	r4, r2, r4, asr #4
   242c8:	andeq	r4, r2, r4, asr #4
   242cc:	andeq	r4, r2, r4, asr #4
   242d0:	andeq	r4, r2, r4, asr #4
   242d4:	andeq	r4, r2, r4, asr #4
   242d8:	andeq	r4, r2, r4, asr #4
   242dc:	andeq	r4, r2, r4, asr #4
   242e0:	andeq	r4, r2, r4, asr #4
   242e4:	andeq	r4, r2, r4, lsl r7
   242e8:	ldr	r0, [sp, #100]	; 0x64
   242ec:	bl	10e28 <iswprint@plt>
   242f0:	cmp	r0, #0
   242f4:	moveq	r8, #0
   242f8:	add	fp, fp, r9
   242fc:	add	r0, sp, #104	; 0x68
   24300:	bl	10dd4 <mbsinit@plt>
   24304:	cmp	r0, #0
   24308:	bne	2437c <dcngettext@plt+0x1338c>
   2430c:	add	r5, r6, fp
   24310:	ldr	r3, [sp, #52]	; 0x34
   24314:	add	r4, r3, r5
   24318:	add	r3, sp, #104	; 0x68
   2431c:	ldr	r2, [sp, #28]
   24320:	sub	r2, r2, r5
   24324:	mov	r1, r4
   24328:	add	r0, sp, #100	; 0x64
   2432c:	bl	25ef8 <dcngettext@plt+0x14f08>
   24330:	subs	r9, r0, #0
   24334:	beq	243f0 <dcngettext@plt+0x13400>
   24338:	cmn	r9, #1
   2433c:	beq	2438c <dcngettext@plt+0x1339c>
   24340:	cmn	r9, #2
   24344:	beq	241f4 <dcngettext@plt+0x13204>
   24348:	ldr	r3, [sp, #32]
   2434c:	cmp	sl, #2
   24350:	movne	r3, #0
   24354:	andeq	r3, r3, #1
   24358:	cmp	r3, #0
   2435c:	beq	242e8 <dcngettext@plt+0x132f8>
   24360:	cmp	r9, #1
   24364:	bls	242e8 <dcngettext@plt+0x132f8>
   24368:	sub	r3, r9, #1
   2436c:	add	r5, r3, r5
   24370:	ldr	r3, [sp, #52]	; 0x34
   24374:	add	r5, r3, r5
   24378:	b	2424c <dcngettext@plt+0x1325c>
   2437c:	ldr	r4, [sp, #88]	; 0x58
   24380:	mov	r2, fp
   24384:	ldr	fp, [sp, #92]	; 0x5c
   24388:	b	2439c <dcngettext@plt+0x133ac>
   2438c:	ldr	r4, [sp, #88]	; 0x58
   24390:	mov	r2, fp
   24394:	ldr	fp, [sp, #92]	; 0x5c
   24398:	mov	r8, #0
   2439c:	cmp	r2, #1
   243a0:	bls	241cc <dcngettext@plt+0x131dc>
   243a4:	add	r1, r6, r2
   243a8:	ldr	ip, [sp, #64]	; 0x40
   243ac:	mov	r5, #0
   243b0:	eor	r3, r8, #1
   243b4:	ldr	r2, [sp, #48]	; 0x30
   243b8:	and	r3, r3, r2
   243bc:	uxtb	r3, r3
   243c0:	ldr	r9, [sp, #32]
   243c4:	ldr	lr, [sp, #44]	; 0x2c
   243c8:	ldr	r2, [sp, #56]	; 0x38
   243cc:	str	r8, [sp, #56]	; 0x38
   243d0:	ldr	r0, [sp, #36]	; 0x24
   243d4:	b	24470 <dcngettext@plt+0x13480>
   243d8:	mov	r8, #0
   243dc:	b	2439c <dcngettext@plt+0x133ac>
   243e0:	mov	r8, #0
   243e4:	b	2439c <dcngettext@plt+0x133ac>
   243e8:	mov	r8, #0
   243ec:	b	2439c <dcngettext@plt+0x133ac>
   243f0:	ldr	r4, [sp, #88]	; 0x58
   243f4:	mov	r2, fp
   243f8:	ldr	fp, [sp, #92]	; 0x5c
   243fc:	b	2439c <dcngettext@plt+0x133ac>
   24400:	cmp	r2, #0
   24404:	beq	24418 <dcngettext@plt+0x13428>
   24408:	cmp	r7, fp
   2440c:	movhi	r2, #92	; 0x5c
   24410:	strbhi	r2, [r0, fp]
   24414:	add	fp, fp, #1
   24418:	add	r8, r6, #1
   2441c:	cmp	r1, r8
   24420:	bls	24528 <dcngettext@plt+0x13538>
   24424:	eor	r2, r5, #1
   24428:	and	r2, r2, lr
   2442c:	ands	r2, r2, #255	; 0xff
   24430:	beq	24544 <dcngettext@plt+0x13554>
   24434:	cmp	r7, fp
   24438:	movhi	r2, #39	; 0x27
   2443c:	strbhi	r2, [r0, fp]
   24440:	add	r2, fp, #1
   24444:	cmp	r7, r2
   24448:	movhi	lr, #39	; 0x27
   2444c:	strbhi	lr, [r0, r2]
   24450:	add	fp, fp, #2
   24454:	mov	r6, r8
   24458:	mov	r2, r3
   2445c:	mov	lr, r3
   24460:	cmp	r7, fp
   24464:	strbhi	r4, [r0, fp]
   24468:	add	fp, fp, #1
   2446c:	ldrb	r4, [ip, #1]!
   24470:	cmp	r3, #0
   24474:	beq	24400 <dcngettext@plt+0x13410>
   24478:	cmp	r9, #0
   2447c:	bne	24780 <dcngettext@plt+0x13790>
   24480:	eor	r5, lr, #1
   24484:	cmp	sl, #2
   24488:	movne	r5, #0
   2448c:	andeq	r5, r5, #1
   24490:	cmp	r5, #0
   24494:	beq	244cc <dcngettext@plt+0x134dc>
   24498:	cmp	r7, fp
   2449c:	movhi	lr, #39	; 0x27
   244a0:	strbhi	lr, [r0, fp]
   244a4:	add	lr, fp, #1
   244a8:	cmp	r7, lr
   244ac:	movhi	r8, #36	; 0x24
   244b0:	strbhi	r8, [r0, lr]
   244b4:	add	lr, fp, #2
   244b8:	cmp	r7, lr
   244bc:	movhi	r8, #39	; 0x27
   244c0:	strbhi	r8, [r0, lr]
   244c4:	add	fp, fp, #3
   244c8:	mov	lr, r5
   244cc:	cmp	r7, fp
   244d0:	movhi	r5, #92	; 0x5c
   244d4:	strbhi	r5, [r0, fp]
   244d8:	add	r5, fp, #1
   244dc:	cmp	r7, r5
   244e0:	lsrhi	r8, r4, #6
   244e4:	addhi	r8, r8, #48	; 0x30
   244e8:	strbhi	r8, [r0, r5]
   244ec:	add	r8, fp, #2
   244f0:	cmp	r7, r8
   244f4:	lsrhi	r5, r4, #3
   244f8:	andhi	r5, r5, #7
   244fc:	addhi	r5, r5, #48	; 0x30
   24500:	strbhi	r5, [r0, r8]
   24504:	add	fp, fp, #3
   24508:	and	r4, r4, #7
   2450c:	add	r4, r4, #48	; 0x30
   24510:	add	r5, r6, #1
   24514:	cmp	r1, r5
   24518:	bls	24534 <dcngettext@plt+0x13544>
   2451c:	mov	r6, r5
   24520:	mov	r5, r3
   24524:	b	24460 <dcngettext@plt+0x13470>
   24528:	str	lr, [sp, #44]	; 0x2c
   2452c:	ldr	r8, [sp, #56]	; 0x38
   24530:	b	23e04 <dcngettext@plt+0x12e14>
   24534:	str	lr, [sp, #44]	; 0x2c
   24538:	ldr	r8, [sp, #56]	; 0x38
   2453c:	mov	r5, r3
   24540:	b	23e04 <dcngettext@plt+0x12e14>
   24544:	mov	r6, r8
   24548:	b	24460 <dcngettext@plt+0x13470>
   2454c:	mov	r5, #0
   24550:	b	23f20 <dcngettext@plt+0x12f30>
   24554:	mov	r8, r5
   24558:	ldr	r5, [sp, #48]	; 0x30
   2455c:	mov	r4, #48	; 0x30
   24560:	b	23f20 <dcngettext@plt+0x12f30>
   24564:	ldr	r8, [sp, #32]
   24568:	mov	r4, #48	; 0x30
   2456c:	b	23f20 <dcngettext@plt+0x12f30>
   24570:	ldr	r8, [sp, #32]
   24574:	mov	r4, #48	; 0x30
   24578:	b	23f20 <dcngettext@plt+0x12f30>
   2457c:	mov	r8, #0
   24580:	mov	r5, r8
   24584:	b	23f20 <dcngettext@plt+0x12f30>
   24588:	mov	r8, #0
   2458c:	mov	r5, r8
   24590:	b	23f20 <dcngettext@plt+0x12f30>
   24594:	mov	r8, #0
   24598:	mov	r5, r8
   2459c:	b	23f20 <dcngettext@plt+0x12f30>
   245a0:	mov	r8, #0
   245a4:	mov	r5, r8
   245a8:	b	23f20 <dcngettext@plt+0x12f30>
   245ac:	ldr	r3, [sp, #52]	; 0x34
   245b0:	ldrb	r8, [r3, r6]
   245b4:	adds	r8, r8, #0
   245b8:	movne	r8, #1
   245bc:	b	24030 <dcngettext@plt+0x13040>
   245c0:	cmp	sl, #2
   245c4:	movne	r3, #0
   245c8:	moveq	r3, #1
   245cc:	ldr	r1, [sp, #32]
   245d0:	mov	r2, r1
   245d4:	and	r2, r2, r3
   245d8:	cmp	fp, #0
   245dc:	movne	r2, #0
   245e0:	andeq	r2, r2, #1
   245e4:	cmp	r2, #0
   245e8:	bne	24798 <dcngettext@plt+0x137a8>
   245ec:	eor	r2, r1, #1
   245f0:	and	r3, r3, r2
   245f4:	ldr	r1, [sp, #80]	; 0x50
   245f8:	tst	r1, r3
   245fc:	beq	24674 <dcngettext@plt+0x13684>
   24600:	ldr	r3, [sp, #40]	; 0x28
   24604:	cmp	r3, #0
   24608:	bne	24630 <dcngettext@plt+0x13640>
   2460c:	ldr	r1, [sp, #76]	; 0x4c
   24610:	clz	r3, r7
   24614:	lsr	r3, r3, #5
   24618:	cmp	r1, #0
   2461c:	moveq	r3, #0
   24620:	cmp	r3, #0
   24624:	beq	24674 <dcngettext@plt+0x13684>
   24628:	ldr	r7, [sp, #76]	; 0x4c
   2462c:	b	236c4 <dcngettext@plt+0x126d4>
   24630:	ldr	r3, [sp, #168]	; 0xa8
   24634:	str	r3, [sp, #16]
   24638:	ldr	r3, [sp, #164]	; 0xa4
   2463c:	str	r3, [sp, #12]
   24640:	ldr	r3, [sp, #160]	; 0xa0
   24644:	str	r3, [sp, #8]
   24648:	ldr	r3, [sp, #156]	; 0x9c
   2464c:	str	r3, [sp, #4]
   24650:	mov	r3, #5
   24654:	str	r3, [sp]
   24658:	ldr	r3, [sp, #28]
   2465c:	ldr	r2, [sp, #52]	; 0x34
   24660:	ldr	r1, [sp, #76]	; 0x4c
   24664:	ldr	r0, [sp, #36]	; 0x24
   24668:	bl	23664 <dcngettext@plt+0x12674>
   2466c:	mov	fp, r0
   24670:	b	24774 <dcngettext@plt+0x13784>
   24674:	mov	sl, r7
   24678:	ldr	r3, [sp, #72]	; 0x48
   2467c:	cmp	r3, #0
   24680:	moveq	r2, #0
   24684:	andne	r2, r2, #1
   24688:	cmp	r2, #0
   2468c:	beq	246bc <dcngettext@plt+0x136cc>
   24690:	mov	r2, r3
   24694:	ldrb	r3, [r3]
   24698:	cmp	r3, #0
   2469c:	beq	246bc <dcngettext@plt+0x136cc>
   246a0:	ldr	r1, [sp, #36]	; 0x24
   246a4:	cmp	sl, fp
   246a8:	strbhi	r3, [r1, fp]
   246ac:	add	fp, fp, #1
   246b0:	ldrb	r3, [r2, #1]!
   246b4:	cmp	r3, #0
   246b8:	bne	246a4 <dcngettext@plt+0x136b4>
   246bc:	cmp	sl, fp
   246c0:	movhi	r3, #0
   246c4:	ldrhi	r2, [sp, #36]	; 0x24
   246c8:	strbhi	r3, [r2, fp]
   246cc:	b	24774 <dcngettext@plt+0x13784>
   246d0:	mov	r8, sl
   246d4:	mov	sl, r7
   246d8:	ldr	r3, [sp, #32]
   246dc:	str	r3, [sp, #48]	; 0x30
   246e0:	b	2471c <dcngettext@plt+0x1372c>
   246e4:	mov	r8, sl
   246e8:	mov	sl, r7
   246ec:	b	2471c <dcngettext@plt+0x1372c>
   246f0:	mov	r8, sl
   246f4:	mov	sl, r7
   246f8:	b	2471c <dcngettext@plt+0x1372c>
   246fc:	andeq	r7, r2, r8, ror r5
   24700:	andeq	r7, r2, r8, lsl #11
   24704:	andeq	r7, r2, ip, ror r5
   24708:	mov	r8, sl
   2470c:	mov	sl, r7
   24710:	b	2471c <dcngettext@plt+0x1372c>
   24714:	mov	r8, sl
   24718:	mov	sl, r7
   2471c:	ldr	r3, [sp, #48]	; 0x30
   24720:	cmp	r8, #2
   24724:	movne	r3, #0
   24728:	andeq	r3, r3, #1
   2472c:	cmp	r3, #0
   24730:	movne	r8, #4
   24734:	ldr	r3, [sp, #168]	; 0xa8
   24738:	str	r3, [sp, #16]
   2473c:	ldr	r3, [sp, #164]	; 0xa4
   24740:	str	r3, [sp, #12]
   24744:	mov	r3, #0
   24748:	str	r3, [sp, #8]
   2474c:	ldr	r3, [sp, #156]	; 0x9c
   24750:	bic	r3, r3, #2
   24754:	str	r3, [sp, #4]
   24758:	str	r8, [sp]
   2475c:	ldr	r3, [sp, #28]
   24760:	ldr	r2, [sp, #52]	; 0x34
   24764:	mov	r1, sl
   24768:	ldr	r0, [sp, #36]	; 0x24
   2476c:	bl	23664 <dcngettext@plt+0x12674>
   24770:	mov	fp, r0
   24774:	mov	r0, fp
   24778:	add	sp, sp, #116	; 0x74
   2477c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24780:	mov	r8, sl
   24784:	mov	sl, r7
   24788:	b	2471c <dcngettext@plt+0x1372c>
   2478c:	mov	r8, sl
   24790:	mov	sl, r7
   24794:	b	2471c <dcngettext@plt+0x1372c>
   24798:	mov	r8, sl
   2479c:	mov	sl, r7
   247a0:	b	2471c <dcngettext@plt+0x1372c>
   247a4:	mov	r8, sl
   247a8:	mov	sl, r7
   247ac:	b	24734 <dcngettext@plt+0x13744>
   247b0:	mov	r3, #1
   247b4:	str	r3, [sp, #32]
   247b8:	str	r3, [sp, #48]	; 0x30
   247bc:	str	r3, [sp, #60]	; 0x3c
   247c0:	ldr	r3, [pc, #-196]	; 24704 <dcngettext@plt+0x13714>
   247c4:	str	r3, [sp, #72]	; 0x48
   247c8:	mov	fp, #0
   247cc:	mov	sl, #5
   247d0:	b	23720 <dcngettext@plt+0x12730>
   247d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   247d8:	sub	sp, sp, #52	; 0x34
   247dc:	mov	r5, r0
   247e0:	str	r1, [sp, #24]
   247e4:	str	r2, [sp, #28]
   247e8:	mov	r4, r3
   247ec:	bl	10ef4 <__errno_location@plt>
   247f0:	str	r0, [sp, #32]
   247f4:	ldr	r3, [r0]
   247f8:	str	r3, [sp, #36]	; 0x24
   247fc:	ldr	r3, [pc, #396]	; 24990 <dcngettext@plt+0x139a0>
   24800:	ldr	r6, [r3]
   24804:	cmn	r5, #-2147483647	; 0x80000001
   24808:	movne	r3, #0
   2480c:	moveq	r3, #1
   24810:	orrs	r3, r3, r5, lsr #31
   24814:	bne	24954 <dcngettext@plt+0x13964>
   24818:	ldr	r3, [pc, #368]	; 24990 <dcngettext@plt+0x139a0>
   2481c:	ldr	r2, [r3, #4]
   24820:	cmp	r5, r2
   24824:	blt	2488c <dcngettext@plt+0x1389c>
   24828:	str	r2, [sp, #44]	; 0x2c
   2482c:	add	r3, r3, #8
   24830:	cmp	r6, r3
   24834:	beq	24958 <dcngettext@plt+0x13968>
   24838:	sub	r2, r5, r2
   2483c:	mov	r3, #8
   24840:	str	r3, [sp]
   24844:	mvn	r3, #-2147483648	; 0x80000000
   24848:	add	r2, r2, #1
   2484c:	add	r1, sp, #44	; 0x2c
   24850:	mov	r0, r6
   24854:	bl	256ec <dcngettext@plt+0x146fc>
   24858:	mov	r6, r0
   2485c:	ldr	r3, [pc, #300]	; 24990 <dcngettext@plt+0x139a0>
   24860:	str	r0, [r3]
   24864:	ldr	r7, [pc, #292]	; 24990 <dcngettext@plt+0x139a0>
   24868:	ldr	r0, [r7, #4]
   2486c:	ldr	r2, [sp, #44]	; 0x2c
   24870:	sub	r2, r2, r0
   24874:	lsl	r2, r2, #3
   24878:	mov	r1, #0
   2487c:	add	r0, r6, r0, lsl #3
   24880:	bl	10f18 <memset@plt>
   24884:	ldr	r3, [sp, #44]	; 0x2c
   24888:	str	r3, [r7, #4]
   2488c:	add	fp, r6, r5, lsl #3
   24890:	ldr	r8, [r6, r5, lsl #3]
   24894:	ldr	r7, [fp, #4]
   24898:	ldr	r9, [r4, #4]
   2489c:	orr	r9, r9, #1
   248a0:	add	sl, r4, #8
   248a4:	ldr	r3, [r4, #44]	; 0x2c
   248a8:	str	r3, [sp, #16]
   248ac:	ldr	r3, [r4, #40]	; 0x28
   248b0:	str	r3, [sp, #12]
   248b4:	str	sl, [sp, #8]
   248b8:	str	r9, [sp, #4]
   248bc:	ldr	r3, [r4]
   248c0:	str	r3, [sp]
   248c4:	ldr	r3, [sp, #28]
   248c8:	ldr	r2, [sp, #24]
   248cc:	mov	r1, r8
   248d0:	mov	r0, r7
   248d4:	bl	23664 <dcngettext@plt+0x12674>
   248d8:	cmp	r8, r0
   248dc:	bhi	2493c <dcngettext@plt+0x1394c>
   248e0:	add	r8, r0, #1
   248e4:	str	r8, [r6, r5, lsl #3]
   248e8:	ldr	r3, [pc, #164]	; 24994 <dcngettext@plt+0x139a4>
   248ec:	cmp	r7, r3
   248f0:	beq	248fc <dcngettext@plt+0x1390c>
   248f4:	mov	r0, r7
   248f8:	bl	23344 <dcngettext@plt+0x12354>
   248fc:	mov	r0, r8
   24900:	bl	25568 <dcngettext@plt+0x14578>
   24904:	mov	r7, r0
   24908:	str	r0, [fp, #4]
   2490c:	ldr	r3, [r4, #44]	; 0x2c
   24910:	str	r3, [sp, #16]
   24914:	ldr	r3, [r4, #40]	; 0x28
   24918:	str	r3, [sp, #12]
   2491c:	str	sl, [sp, #8]
   24920:	str	r9, [sp, #4]
   24924:	ldr	r3, [r4]
   24928:	str	r3, [sp]
   2492c:	ldr	r3, [sp, #28]
   24930:	ldr	r2, [sp, #24]
   24934:	mov	r1, r8
   24938:	bl	23664 <dcngettext@plt+0x12674>
   2493c:	ldr	r3, [sp, #32]
   24940:	ldr	r2, [sp, #36]	; 0x24
   24944:	str	r2, [r3]
   24948:	mov	r0, r7
   2494c:	add	sp, sp, #52	; 0x34
   24950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24954:	bl	10fd8 <abort@plt>
   24958:	sub	r2, r5, r2
   2495c:	mov	r3, #8
   24960:	str	r3, [sp]
   24964:	mvn	r3, #-2147483648	; 0x80000000
   24968:	add	r2, r2, #1
   2496c:	add	r1, sp, #44	; 0x2c
   24970:	mov	r0, #0
   24974:	bl	256ec <dcngettext@plt+0x146fc>
   24978:	mov	r6, r0
   2497c:	ldr	r3, [pc, #12]	; 24990 <dcngettext@plt+0x139a0>
   24980:	str	r0, [r3], #8
   24984:	ldm	r3, {r0, r1}
   24988:	stm	r6, {r0, r1}
   2498c:	b	24864 <dcngettext@plt+0x13874>
   24990:	andeq	r8, r3, ip, lsl #2
   24994:	muleq	r3, r0, r1
   24998:	push	{r4, r5, r6, lr}
   2499c:	mov	r4, r0
   249a0:	bl	10ef4 <__errno_location@plt>
   249a4:	mov	r5, r0
   249a8:	ldr	r6, [r0]
   249ac:	cmp	r4, #0
   249b0:	ldr	r3, [pc, #20]	; 249cc <dcngettext@plt+0x139dc>
   249b4:	moveq	r4, r3
   249b8:	mov	r1, #48	; 0x30
   249bc:	mov	r0, r4
   249c0:	bl	25a54 <dcngettext@plt+0x14a64>
   249c4:	str	r6, [r5]
   249c8:	pop	{r4, r5, r6, pc}
   249cc:	muleq	r3, r0, r2
   249d0:	subs	r3, r0, #0
   249d4:	ldr	r2, [pc, #8]	; 249e4 <dcngettext@plt+0x139f4>
   249d8:	moveq	r3, r2
   249dc:	ldr	r0, [r3]
   249e0:	bx	lr
   249e4:	muleq	r3, r0, r2
   249e8:	subs	r3, r0, #0
   249ec:	ldr	r2, [pc, #8]	; 249fc <dcngettext@plt+0x13a0c>
   249f0:	moveq	r3, r2
   249f4:	str	r1, [r3]
   249f8:	bx	lr
   249fc:	muleq	r3, r0, r2
   24a00:	push	{lr}		; (str lr, [sp, #-4]!)
   24a04:	subs	r3, r0, #0
   24a08:	ldr	r0, [pc, #44]	; 24a3c <dcngettext@plt+0x13a4c>
   24a0c:	moveq	r3, r0
   24a10:	add	r3, r3, #8
   24a14:	lsr	lr, r1, #5
   24a18:	and	r1, r1, #31
   24a1c:	ldr	ip, [r3, lr, lsl #2]
   24a20:	lsr	r0, ip, r1
   24a24:	eor	r2, r2, r0
   24a28:	and	r2, r2, #1
   24a2c:	eor	r1, ip, r2, lsl r1
   24a30:	str	r1, [r3, lr, lsl #2]
   24a34:	and	r0, r0, #1
   24a38:	pop	{pc}		; (ldr pc, [sp], #4)
   24a3c:	muleq	r3, r0, r2
   24a40:	subs	r3, r0, #0
   24a44:	ldr	r2, [pc, #12]	; 24a58 <dcngettext@plt+0x13a68>
   24a48:	moveq	r3, r2
   24a4c:	ldr	r0, [r3, #4]
   24a50:	str	r1, [r3, #4]
   24a54:	bx	lr
   24a58:	muleq	r3, r0, r2
   24a5c:	subs	r3, r0, #0
   24a60:	ldr	r0, [pc, #40]	; 24a90 <dcngettext@plt+0x13aa0>
   24a64:	moveq	r3, r0
   24a68:	mov	r0, #10
   24a6c:	str	r0, [r3]
   24a70:	cmp	r2, #0
   24a74:	cmpne	r1, #0
   24a78:	beq	24a88 <dcngettext@plt+0x13a98>
   24a7c:	str	r1, [r3, #40]	; 0x28
   24a80:	str	r2, [r3, #44]	; 0x2c
   24a84:	bx	lr
   24a88:	push	{r4, lr}
   24a8c:	bl	10fd8 <abort@plt>
   24a90:	muleq	r3, r0, r2
   24a94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24a98:	sub	sp, sp, #24
   24a9c:	mov	r7, r0
   24aa0:	mov	r8, r1
   24aa4:	mov	r9, r2
   24aa8:	mov	sl, r3
   24aac:	ldr	r4, [sp, #56]	; 0x38
   24ab0:	cmp	r4, #0
   24ab4:	ldr	r3, [pc, #84]	; 24b10 <dcngettext@plt+0x13b20>
   24ab8:	moveq	r4, r3
   24abc:	bl	10ef4 <__errno_location@plt>
   24ac0:	mov	r5, r0
   24ac4:	ldr	r6, [r0]
   24ac8:	ldr	r3, [r4, #44]	; 0x2c
   24acc:	str	r3, [sp, #16]
   24ad0:	ldr	r3, [r4, #40]	; 0x28
   24ad4:	str	r3, [sp, #12]
   24ad8:	add	r3, r4, #8
   24adc:	str	r3, [sp, #8]
   24ae0:	ldr	r3, [r4, #4]
   24ae4:	str	r3, [sp, #4]
   24ae8:	ldr	r3, [r4]
   24aec:	str	r3, [sp]
   24af0:	mov	r3, sl
   24af4:	mov	r2, r9
   24af8:	mov	r1, r8
   24afc:	mov	r0, r7
   24b00:	bl	23664 <dcngettext@plt+0x12674>
   24b04:	str	r6, [r5]
   24b08:	add	sp, sp, #24
   24b0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24b10:	muleq	r3, r0, r2
   24b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24b18:	sub	sp, sp, #44	; 0x2c
   24b1c:	str	r0, [sp, #28]
   24b20:	str	r1, [sp, #32]
   24b24:	mov	r6, r2
   24b28:	subs	r4, r3, #0
   24b2c:	ldr	r3, [pc, #172]	; 24be0 <dcngettext@plt+0x13bf0>
   24b30:	moveq	r4, r3
   24b34:	bl	10ef4 <__errno_location@plt>
   24b38:	mov	r7, r0
   24b3c:	ldr	fp, [r0]
   24b40:	ldr	r5, [r4, #4]
   24b44:	cmp	r6, #0
   24b48:	orreq	r5, r5, #1
   24b4c:	add	r9, r4, #8
   24b50:	ldr	r3, [r4, #44]	; 0x2c
   24b54:	str	r3, [sp, #16]
   24b58:	ldr	r3, [r4, #40]	; 0x28
   24b5c:	str	r3, [sp, #12]
   24b60:	str	r9, [sp, #8]
   24b64:	str	r5, [sp, #4]
   24b68:	ldr	r3, [r4]
   24b6c:	str	r3, [sp]
   24b70:	ldr	r3, [sp, #32]
   24b74:	ldr	r2, [sp, #28]
   24b78:	mov	r1, #0
   24b7c:	mov	r0, r1
   24b80:	bl	23664 <dcngettext@plt+0x12674>
   24b84:	mov	sl, r0
   24b88:	add	r8, r0, #1
   24b8c:	mov	r0, r8
   24b90:	bl	25568 <dcngettext@plt+0x14578>
   24b94:	str	r0, [sp, #36]	; 0x24
   24b98:	ldr	r3, [r4, #44]	; 0x2c
   24b9c:	str	r3, [sp, #16]
   24ba0:	ldr	r3, [r4, #40]	; 0x28
   24ba4:	str	r3, [sp, #12]
   24ba8:	str	r9, [sp, #8]
   24bac:	str	r5, [sp, #4]
   24bb0:	ldr	r3, [r4]
   24bb4:	str	r3, [sp]
   24bb8:	ldr	r3, [sp, #32]
   24bbc:	ldr	r2, [sp, #28]
   24bc0:	mov	r1, r8
   24bc4:	bl	23664 <dcngettext@plt+0x12674>
   24bc8:	str	fp, [r7]
   24bcc:	cmp	r6, #0
   24bd0:	strne	sl, [r6]
   24bd4:	ldr	r0, [sp, #36]	; 0x24
   24bd8:	add	sp, sp, #44	; 0x2c
   24bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24be0:	muleq	r3, r0, r2
   24be4:	push	{r4, lr}
   24be8:	mov	r3, r2
   24bec:	mov	r2, #0
   24bf0:	bl	24b14 <dcngettext@plt+0x13b24>
   24bf4:	pop	{r4, pc}
   24bf8:	push	{r4, r5, r6, r7, r8, lr}
   24bfc:	ldr	r3, [pc, #140]	; 24c90 <dcngettext@plt+0x13ca0>
   24c00:	ldr	r7, [r3]
   24c04:	ldr	r3, [r3, #4]
   24c08:	cmp	r3, #1
   24c0c:	ble	24c38 <dcngettext@plt+0x13c48>
   24c10:	mov	r5, r7
   24c14:	mov	r4, #1
   24c18:	ldr	r6, [pc, #112]	; 24c90 <dcngettext@plt+0x13ca0>
   24c1c:	ldr	r0, [r5, #12]
   24c20:	bl	23344 <dcngettext@plt+0x12354>
   24c24:	add	r4, r4, #1
   24c28:	add	r5, r5, #8
   24c2c:	ldr	r3, [r6, #4]
   24c30:	cmp	r3, r4
   24c34:	bgt	24c1c <dcngettext@plt+0x13c2c>
   24c38:	ldr	r0, [r7, #4]
   24c3c:	ldr	r3, [pc, #80]	; 24c94 <dcngettext@plt+0x13ca4>
   24c40:	cmp	r0, r3
   24c44:	beq	24c60 <dcngettext@plt+0x13c70>
   24c48:	bl	23344 <dcngettext@plt+0x12354>
   24c4c:	ldr	r3, [pc, #60]	; 24c90 <dcngettext@plt+0x13ca0>
   24c50:	mov	r2, #256	; 0x100
   24c54:	str	r2, [r3, #8]
   24c58:	ldr	r2, [pc, #52]	; 24c94 <dcngettext@plt+0x13ca4>
   24c5c:	str	r2, [r3, #12]
   24c60:	ldr	r3, [pc, #48]	; 24c98 <dcngettext@plt+0x13ca8>
   24c64:	cmp	r7, r3
   24c68:	beq	24c80 <dcngettext@plt+0x13c90>
   24c6c:	mov	r0, r7
   24c70:	bl	23344 <dcngettext@plt+0x12354>
   24c74:	ldr	r3, [pc, #20]	; 24c90 <dcngettext@plt+0x13ca0>
   24c78:	add	r2, r3, #8
   24c7c:	str	r2, [r3]
   24c80:	mov	r2, #1
   24c84:	ldr	r3, [pc, #4]	; 24c90 <dcngettext@plt+0x13ca0>
   24c88:	str	r2, [r3, #4]
   24c8c:	pop	{r4, r5, r6, r7, r8, pc}
   24c90:	andeq	r8, r3, ip, lsl #2
   24c94:	muleq	r3, r0, r1
   24c98:	andeq	r8, r3, r4, lsl r1
   24c9c:	push	{r4, lr}
   24ca0:	ldr	r3, [pc, #8]	; 24cb0 <dcngettext@plt+0x13cc0>
   24ca4:	mvn	r2, #0
   24ca8:	bl	247d4 <dcngettext@plt+0x137e4>
   24cac:	pop	{r4, pc}
   24cb0:	muleq	r3, r0, r2
   24cb4:	push	{r4, lr}
   24cb8:	ldr	r3, [pc, #4]	; 24cc4 <dcngettext@plt+0x13cd4>
   24cbc:	bl	247d4 <dcngettext@plt+0x137e4>
   24cc0:	pop	{r4, pc}
   24cc4:	muleq	r3, r0, r2
   24cc8:	push	{r4, lr}
   24ccc:	mov	r1, r0
   24cd0:	mov	r0, #0
   24cd4:	bl	24c9c <dcngettext@plt+0x13cac>
   24cd8:	pop	{r4, pc}
   24cdc:	push	{r4, lr}
   24ce0:	mov	r2, r1
   24ce4:	mov	r1, r0
   24ce8:	mov	r0, #0
   24cec:	bl	24cb4 <dcngettext@plt+0x13cc4>
   24cf0:	pop	{r4, pc}
   24cf4:	push	{r4, r5, lr}
   24cf8:	sub	sp, sp, #52	; 0x34
   24cfc:	mov	r4, r0
   24d00:	mov	r5, r2
   24d04:	mov	r0, sp
   24d08:	bl	234fc <dcngettext@plt+0x1250c>
   24d0c:	mov	r3, sp
   24d10:	mvn	r2, #0
   24d14:	mov	r1, r5
   24d18:	mov	r0, r4
   24d1c:	bl	247d4 <dcngettext@plt+0x137e4>
   24d20:	add	sp, sp, #52	; 0x34
   24d24:	pop	{r4, r5, pc}
   24d28:	push	{r4, r5, r6, lr}
   24d2c:	sub	sp, sp, #48	; 0x30
   24d30:	mov	r4, r0
   24d34:	mov	r5, r2
   24d38:	mov	r6, r3
   24d3c:	mov	r0, sp
   24d40:	bl	234fc <dcngettext@plt+0x1250c>
   24d44:	mov	r3, sp
   24d48:	mov	r2, r6
   24d4c:	mov	r1, r5
   24d50:	mov	r0, r4
   24d54:	bl	247d4 <dcngettext@plt+0x137e4>
   24d58:	add	sp, sp, #48	; 0x30
   24d5c:	pop	{r4, r5, r6, pc}
   24d60:	push	{r4, lr}
   24d64:	mov	r2, r1
   24d68:	mov	r1, r0
   24d6c:	mov	r0, #0
   24d70:	bl	24cf4 <dcngettext@plt+0x13d04>
   24d74:	pop	{r4, pc}
   24d78:	push	{r4, lr}
   24d7c:	mov	r3, r2
   24d80:	mov	r2, r1
   24d84:	mov	r1, r0
   24d88:	mov	r0, #0
   24d8c:	bl	24d28 <dcngettext@plt+0x13d38>
   24d90:	pop	{r4, pc}
   24d94:	push	{r4, r5, r6, lr}
   24d98:	sub	sp, sp, #48	; 0x30
   24d9c:	mov	r4, r0
   24da0:	mov	r5, r1
   24da4:	mov	r6, r2
   24da8:	mov	ip, sp
   24dac:	ldr	lr, [pc, #64]	; 24df4 <dcngettext@plt+0x13e04>
   24db0:	ldm	lr!, {r0, r1, r2, r3}
   24db4:	stmia	ip!, {r0, r1, r2, r3}
   24db8:	ldm	lr!, {r0, r1, r2, r3}
   24dbc:	stmia	ip!, {r0, r1, r2, r3}
   24dc0:	ldm	lr, {r0, r1, r2, r3}
   24dc4:	stm	ip, {r0, r1, r2, r3}
   24dc8:	mov	r2, #1
   24dcc:	mov	r1, r6
   24dd0:	mov	r0, sp
   24dd4:	bl	24a00 <dcngettext@plt+0x13a10>
   24dd8:	mov	r3, sp
   24ddc:	mov	r2, r5
   24de0:	mov	r1, r4
   24de4:	mov	r0, #0
   24de8:	bl	247d4 <dcngettext@plt+0x137e4>
   24dec:	add	sp, sp, #48	; 0x30
   24df0:	pop	{r4, r5, r6, pc}
   24df4:	muleq	r3, r0, r2
   24df8:	push	{r4, lr}
   24dfc:	mov	r2, r1
   24e00:	mvn	r1, #0
   24e04:	bl	24d94 <dcngettext@plt+0x13da4>
   24e08:	pop	{r4, pc}
   24e0c:	push	{r4, lr}
   24e10:	mov	r1, #58	; 0x3a
   24e14:	bl	24df8 <dcngettext@plt+0x13e08>
   24e18:	pop	{r4, pc}
   24e1c:	push	{r4, lr}
   24e20:	mov	r2, #58	; 0x3a
   24e24:	bl	24d94 <dcngettext@plt+0x13da4>
   24e28:	pop	{r4, pc}
   24e2c:	push	{r4, r5, lr}
   24e30:	sub	sp, sp, #100	; 0x64
   24e34:	mov	r4, r0
   24e38:	mov	r5, r2
   24e3c:	mov	r0, sp
   24e40:	bl	234fc <dcngettext@plt+0x1250c>
   24e44:	add	lr, sp, #48	; 0x30
   24e48:	mov	ip, sp
   24e4c:	ldm	ip!, {r0, r1, r2, r3}
   24e50:	stmia	lr!, {r0, r1, r2, r3}
   24e54:	ldm	ip!, {r0, r1, r2, r3}
   24e58:	stmia	lr!, {r0, r1, r2, r3}
   24e5c:	ldm	ip, {r0, r1, r2, r3}
   24e60:	stm	lr, {r0, r1, r2, r3}
   24e64:	mov	r2, #1
   24e68:	mov	r1, #58	; 0x3a
   24e6c:	add	r0, sp, #48	; 0x30
   24e70:	bl	24a00 <dcngettext@plt+0x13a10>
   24e74:	add	r3, sp, #48	; 0x30
   24e78:	mvn	r2, #0
   24e7c:	mov	r1, r5
   24e80:	mov	r0, r4
   24e84:	bl	247d4 <dcngettext@plt+0x137e4>
   24e88:	add	sp, sp, #100	; 0x64
   24e8c:	pop	{r4, r5, pc}
   24e90:	push	{r4, r5, r6, r7, lr}
   24e94:	sub	sp, sp, #52	; 0x34
   24e98:	mov	r4, r0
   24e9c:	mov	r6, r1
   24ea0:	mov	r7, r2
   24ea4:	mov	r5, r3
   24ea8:	mov	ip, sp
   24eac:	ldr	lr, [pc, #64]	; 24ef4 <dcngettext@plt+0x13f04>
   24eb0:	ldm	lr!, {r0, r1, r2, r3}
   24eb4:	stmia	ip!, {r0, r1, r2, r3}
   24eb8:	ldm	lr!, {r0, r1, r2, r3}
   24ebc:	stmia	ip!, {r0, r1, r2, r3}
   24ec0:	ldm	lr, {r0, r1, r2, r3}
   24ec4:	stm	ip, {r0, r1, r2, r3}
   24ec8:	mov	r2, r7
   24ecc:	mov	r1, r6
   24ed0:	mov	r0, sp
   24ed4:	bl	24a5c <dcngettext@plt+0x13a6c>
   24ed8:	mov	r3, sp
   24edc:	ldr	r2, [sp, #72]	; 0x48
   24ee0:	mov	r1, r5
   24ee4:	mov	r0, r4
   24ee8:	bl	247d4 <dcngettext@plt+0x137e4>
   24eec:	add	sp, sp, #52	; 0x34
   24ef0:	pop	{r4, r5, r6, r7, pc}
   24ef4:	muleq	r3, r0, r2
   24ef8:	push	{lr}		; (str lr, [sp, #-4]!)
   24efc:	sub	sp, sp, #12
   24f00:	mvn	ip, #0
   24f04:	str	ip, [sp]
   24f08:	bl	24e90 <dcngettext@plt+0x13ea0>
   24f0c:	add	sp, sp, #12
   24f10:	pop	{pc}		; (ldr pc, [sp], #4)
   24f14:	push	{r4, lr}
   24f18:	mov	r3, r2
   24f1c:	mov	r2, r1
   24f20:	mov	r1, r0
   24f24:	mov	r0, #0
   24f28:	bl	24ef8 <dcngettext@plt+0x13f08>
   24f2c:	pop	{r4, pc}
   24f30:	push	{lr}		; (str lr, [sp, #-4]!)
   24f34:	sub	sp, sp, #12
   24f38:	str	r3, [sp]
   24f3c:	mov	r3, r2
   24f40:	mov	r2, r1
   24f44:	mov	r1, r0
   24f48:	mov	r0, #0
   24f4c:	bl	24e90 <dcngettext@plt+0x13ea0>
   24f50:	add	sp, sp, #12
   24f54:	pop	{pc}		; (ldr pc, [sp], #4)
   24f58:	push	{r4, lr}
   24f5c:	ldr	r3, [pc, #4]	; 24f68 <dcngettext@plt+0x13f78>
   24f60:	bl	247d4 <dcngettext@plt+0x137e4>
   24f64:	pop	{r4, pc}
   24f68:	andeq	r8, r3, ip, lsl r1
   24f6c:	push	{r4, lr}
   24f70:	mov	r2, r1
   24f74:	mov	r1, r0
   24f78:	mov	r0, #0
   24f7c:	bl	24f58 <dcngettext@plt+0x13f68>
   24f80:	pop	{r4, pc}
   24f84:	push	{r4, lr}
   24f88:	mvn	r2, #0
   24f8c:	bl	24f58 <dcngettext@plt+0x13f68>
   24f90:	pop	{r4, pc}
   24f94:	push	{r4, lr}
   24f98:	mov	r1, r0
   24f9c:	mov	r0, #0
   24fa0:	bl	24f84 <dcngettext@plt+0x13f94>
   24fa4:	pop	{r4, pc}
   24fa8:	push	{r4, lr}
   24fac:	mov	r2, #3
   24fb0:	mov	r1, #0
   24fb4:	bl	25c6c <dcngettext@plt+0x14c7c>
   24fb8:	pop	{r4, pc}
   24fbc:	push	{r4, r5, r6, lr}
   24fc0:	sub	sp, sp, #32
   24fc4:	mov	r4, r0
   24fc8:	ldr	r5, [sp, #48]	; 0x30
   24fcc:	ldr	r6, [sp, #52]	; 0x34
   24fd0:	cmp	r1, #0
   24fd4:	beq	2508c <dcngettext@plt+0x1409c>
   24fd8:	str	r3, [sp, #4]
   24fdc:	str	r2, [sp]
   24fe0:	mov	r3, r1
   24fe4:	ldr	r2, [pc, #940]	; 25398 <dcngettext@plt+0x143a8>
   24fe8:	mov	r1, #1
   24fec:	bl	10f3c <__fprintf_chk@plt>
   24ff0:	mov	r2, #5
   24ff4:	ldr	r1, [pc, #928]	; 2539c <dcngettext@plt+0x143ac>
   24ff8:	mov	r0, #0
   24ffc:	bl	10e04 <dcgettext@plt>
   25000:	ldr	r3, [pc, #920]	; 253a0 <dcngettext@plt+0x143b0>
   25004:	str	r3, [sp]
   25008:	mov	r3, r0
   2500c:	ldr	r2, [pc, #912]	; 253a4 <dcngettext@plt+0x143b4>
   25010:	mov	r1, #1
   25014:	mov	r0, r4
   25018:	bl	10f3c <__fprintf_chk@plt>
   2501c:	mov	r1, r4
   25020:	mov	r0, #10
   25024:	bl	10df8 <fputc_unlocked@plt>
   25028:	mov	r2, #5
   2502c:	ldr	r1, [pc, #884]	; 253a8 <dcngettext@plt+0x143b8>
   25030:	mov	r0, #0
   25034:	bl	10e04 <dcgettext@plt>
   25038:	ldr	r3, [pc, #876]	; 253ac <dcngettext@plt+0x143bc>
   2503c:	mov	r2, r0
   25040:	mov	r1, #1
   25044:	mov	r0, r4
   25048:	bl	10f3c <__fprintf_chk@plt>
   2504c:	mov	r1, r4
   25050:	mov	r0, #10
   25054:	bl	10df8 <fputc_unlocked@plt>
   25058:	cmp	r6, #9
   2505c:	ldrls	pc, [pc, r6, lsl #2]
   25060:	b	25330 <dcngettext@plt+0x14340>
   25064:	andeq	r5, r2, r8, asr #1
   25068:	andeq	r5, r2, r4, lsr #1
   2506c:	ldrdeq	r5, [r2], -r0
   25070:	andeq	r5, r2, r0, lsl #2
   25074:	andeq	r5, r2, r8, lsr r1
   25078:	andeq	r5, r2, r8, ror r1
   2507c:	andeq	r5, r2, r0, asr #3
   25080:	andeq	r5, r2, r0, lsl r2
   25084:	andeq	r5, r2, r8, ror #4
   25088:	andeq	r5, r2, r8, asr #5
   2508c:	str	r3, [sp]
   25090:	mov	r3, r2
   25094:	ldr	r2, [pc, #788]	; 253b0 <dcngettext@plt+0x143c0>
   25098:	mov	r1, #1
   2509c:	bl	10f3c <__fprintf_chk@plt>
   250a0:	b	24ff0 <dcngettext@plt+0x14000>
   250a4:	mov	r2, #5
   250a8:	ldr	r1, [pc, #772]	; 253b4 <dcngettext@plt+0x143c4>
   250ac:	mov	r0, #0
   250b0:	bl	10e04 <dcgettext@plt>
   250b4:	ldr	r3, [r5]
   250b8:	mov	r2, r0
   250bc:	mov	r1, #1
   250c0:	mov	r0, r4
   250c4:	bl	10f3c <__fprintf_chk@plt>
   250c8:	add	sp, sp, #32
   250cc:	pop	{r4, r5, r6, pc}
   250d0:	mov	r2, #5
   250d4:	ldr	r1, [pc, #732]	; 253b8 <dcngettext@plt+0x143c8>
   250d8:	mov	r0, #0
   250dc:	bl	10e04 <dcgettext@plt>
   250e0:	ldr	r3, [r5]
   250e4:	ldr	r2, [r5, #4]
   250e8:	str	r2, [sp]
   250ec:	mov	r2, r0
   250f0:	mov	r1, #1
   250f4:	mov	r0, r4
   250f8:	bl	10f3c <__fprintf_chk@plt>
   250fc:	b	250c8 <dcngettext@plt+0x140d8>
   25100:	mov	r2, #5
   25104:	ldr	r1, [pc, #688]	; 253bc <dcngettext@plt+0x143cc>
   25108:	mov	r0, #0
   2510c:	bl	10e04 <dcgettext@plt>
   25110:	ldr	r3, [r5]
   25114:	ldr	r2, [r5, #8]
   25118:	str	r2, [sp, #4]
   2511c:	ldr	r2, [r5, #4]
   25120:	str	r2, [sp]
   25124:	mov	r2, r0
   25128:	mov	r1, #1
   2512c:	mov	r0, r4
   25130:	bl	10f3c <__fprintf_chk@plt>
   25134:	b	250c8 <dcngettext@plt+0x140d8>
   25138:	mov	r2, #5
   2513c:	ldr	r1, [pc, #636]	; 253c0 <dcngettext@plt+0x143d0>
   25140:	mov	r0, #0
   25144:	bl	10e04 <dcgettext@plt>
   25148:	ldr	r3, [r5]
   2514c:	ldr	r2, [r5, #12]
   25150:	str	r2, [sp, #8]
   25154:	ldr	r2, [r5, #8]
   25158:	str	r2, [sp, #4]
   2515c:	ldr	r2, [r5, #4]
   25160:	str	r2, [sp]
   25164:	mov	r2, r0
   25168:	mov	r1, #1
   2516c:	mov	r0, r4
   25170:	bl	10f3c <__fprintf_chk@plt>
   25174:	b	250c8 <dcngettext@plt+0x140d8>
   25178:	mov	r2, #5
   2517c:	ldr	r1, [pc, #576]	; 253c4 <dcngettext@plt+0x143d4>
   25180:	mov	r0, #0
   25184:	bl	10e04 <dcgettext@plt>
   25188:	ldr	r3, [r5]
   2518c:	ldr	r2, [r5, #16]
   25190:	str	r2, [sp, #12]
   25194:	ldr	r2, [r5, #12]
   25198:	str	r2, [sp, #8]
   2519c:	ldr	r2, [r5, #8]
   251a0:	str	r2, [sp, #4]
   251a4:	ldr	r2, [r5, #4]
   251a8:	str	r2, [sp]
   251ac:	mov	r2, r0
   251b0:	mov	r1, #1
   251b4:	mov	r0, r4
   251b8:	bl	10f3c <__fprintf_chk@plt>
   251bc:	b	250c8 <dcngettext@plt+0x140d8>
   251c0:	mov	r2, #5
   251c4:	ldr	r1, [pc, #508]	; 253c8 <dcngettext@plt+0x143d8>
   251c8:	mov	r0, #0
   251cc:	bl	10e04 <dcgettext@plt>
   251d0:	ldr	r3, [r5]
   251d4:	ldr	r2, [r5, #20]
   251d8:	str	r2, [sp, #16]
   251dc:	ldr	r2, [r5, #16]
   251e0:	str	r2, [sp, #12]
   251e4:	ldr	r2, [r5, #12]
   251e8:	str	r2, [sp, #8]
   251ec:	ldr	r2, [r5, #8]
   251f0:	str	r2, [sp, #4]
   251f4:	ldr	r2, [r5, #4]
   251f8:	str	r2, [sp]
   251fc:	mov	r2, r0
   25200:	mov	r1, #1
   25204:	mov	r0, r4
   25208:	bl	10f3c <__fprintf_chk@plt>
   2520c:	b	250c8 <dcngettext@plt+0x140d8>
   25210:	mov	r2, #5
   25214:	ldr	r1, [pc, #432]	; 253cc <dcngettext@plt+0x143dc>
   25218:	mov	r0, #0
   2521c:	bl	10e04 <dcgettext@plt>
   25220:	ldr	r3, [r5]
   25224:	ldr	r2, [r5, #24]
   25228:	str	r2, [sp, #20]
   2522c:	ldr	r2, [r5, #20]
   25230:	str	r2, [sp, #16]
   25234:	ldr	r2, [r5, #16]
   25238:	str	r2, [sp, #12]
   2523c:	ldr	r2, [r5, #12]
   25240:	str	r2, [sp, #8]
   25244:	ldr	r2, [r5, #8]
   25248:	str	r2, [sp, #4]
   2524c:	ldr	r2, [r5, #4]
   25250:	str	r2, [sp]
   25254:	mov	r2, r0
   25258:	mov	r1, #1
   2525c:	mov	r0, r4
   25260:	bl	10f3c <__fprintf_chk@plt>
   25264:	b	250c8 <dcngettext@plt+0x140d8>
   25268:	mov	r2, #5
   2526c:	ldr	r1, [pc, #348]	; 253d0 <dcngettext@plt+0x143e0>
   25270:	mov	r0, #0
   25274:	bl	10e04 <dcgettext@plt>
   25278:	ldr	r3, [r5]
   2527c:	ldr	r2, [r5, #28]
   25280:	str	r2, [sp, #24]
   25284:	ldr	r2, [r5, #24]
   25288:	str	r2, [sp, #20]
   2528c:	ldr	r2, [r5, #20]
   25290:	str	r2, [sp, #16]
   25294:	ldr	r2, [r5, #16]
   25298:	str	r2, [sp, #12]
   2529c:	ldr	r2, [r5, #12]
   252a0:	str	r2, [sp, #8]
   252a4:	ldr	r2, [r5, #8]
   252a8:	str	r2, [sp, #4]
   252ac:	ldr	r2, [r5, #4]
   252b0:	str	r2, [sp]
   252b4:	mov	r2, r0
   252b8:	mov	r1, #1
   252bc:	mov	r0, r4
   252c0:	bl	10f3c <__fprintf_chk@plt>
   252c4:	b	250c8 <dcngettext@plt+0x140d8>
   252c8:	mov	r2, #5
   252cc:	ldr	r1, [pc, #256]	; 253d4 <dcngettext@plt+0x143e4>
   252d0:	mov	r0, #0
   252d4:	bl	10e04 <dcgettext@plt>
   252d8:	ldr	r3, [r5]
   252dc:	ldr	r2, [r5, #32]
   252e0:	str	r2, [sp, #28]
   252e4:	ldr	r2, [r5, #28]
   252e8:	str	r2, [sp, #24]
   252ec:	ldr	r2, [r5, #24]
   252f0:	str	r2, [sp, #20]
   252f4:	ldr	r2, [r5, #20]
   252f8:	str	r2, [sp, #16]
   252fc:	ldr	r2, [r5, #16]
   25300:	str	r2, [sp, #12]
   25304:	ldr	r2, [r5, #12]
   25308:	str	r2, [sp, #8]
   2530c:	ldr	r2, [r5, #8]
   25310:	str	r2, [sp, #4]
   25314:	ldr	r2, [r5, #4]
   25318:	str	r2, [sp]
   2531c:	mov	r2, r0
   25320:	mov	r1, #1
   25324:	mov	r0, r4
   25328:	bl	10f3c <__fprintf_chk@plt>
   2532c:	b	250c8 <dcngettext@plt+0x140d8>
   25330:	mov	r2, #5
   25334:	ldr	r1, [pc, #156]	; 253d8 <dcngettext@plt+0x143e8>
   25338:	mov	r0, #0
   2533c:	bl	10e04 <dcgettext@plt>
   25340:	ldr	r3, [r5]
   25344:	ldr	r2, [r5, #32]
   25348:	str	r2, [sp, #28]
   2534c:	ldr	r2, [r5, #28]
   25350:	str	r2, [sp, #24]
   25354:	ldr	r2, [r5, #24]
   25358:	str	r2, [sp, #20]
   2535c:	ldr	r2, [r5, #20]
   25360:	str	r2, [sp, #16]
   25364:	ldr	r2, [r5, #16]
   25368:	str	r2, [sp, #12]
   2536c:	ldr	r2, [r5, #12]
   25370:	str	r2, [sp, #8]
   25374:	ldr	r2, [r5, #8]
   25378:	str	r2, [sp, #4]
   2537c:	ldr	r2, [r5, #4]
   25380:	str	r2, [sp]
   25384:	mov	r2, r0
   25388:	mov	r1, #1
   2538c:	mov	r0, r4
   25390:	bl	10f3c <__fprintf_chk@plt>
   25394:	b	250c8 <dcngettext@plt+0x140d8>
   25398:	strdeq	r7, [r2], -r4
   2539c:	andeq	r7, r2, r8, lsl #12
   253a0:	andeq	r0, r0, r6, ror #15
   253a4:	andeq	r7, r2, r0, ror #17
   253a8:	andeq	r7, r2, ip, lsl #12
   253ac:			; <UNDEFINED> instruction: 0x000276b8
   253b0:	andeq	r7, r2, r0, lsl #12
   253b4:	ldrdeq	r7, [r2], -ip
   253b8:	andeq	r7, r2, ip, ror #13
   253bc:	andeq	r7, r2, r4, lsl #14
   253c0:	andeq	r7, r2, r0, lsr #14
   253c4:	andeq	r7, r2, r0, asr #14
   253c8:	andeq	r7, r2, r4, ror #14
   253cc:	andeq	r7, r2, ip, lsl #15
   253d0:			; <UNDEFINED> instruction: 0x000277b8
   253d4:	andeq	r7, r2, r8, ror #15
   253d8:	andeq	r7, r2, ip, lsl r8
   253dc:	push	{r4, r5, lr}
   253e0:	sub	sp, sp, #12
   253e4:	ldr	r5, [sp, #24]
   253e8:	ldr	ip, [r5]
   253ec:	cmp	ip, #0
   253f0:	beq	25420 <dcngettext@plt+0x14430>
   253f4:	mov	lr, r5
   253f8:	mov	ip, #0
   253fc:	add	ip, ip, #1
   25400:	ldr	r4, [lr, #4]!
   25404:	cmp	r4, #0
   25408:	bne	253fc <dcngettext@plt+0x1440c>
   2540c:	str	ip, [sp, #4]
   25410:	str	r5, [sp]
   25414:	bl	24fbc <dcngettext@plt+0x13fcc>
   25418:	add	sp, sp, #12
   2541c:	pop	{r4, r5, pc}
   25420:	mov	ip, #0
   25424:	b	2540c <dcngettext@plt+0x1441c>
   25428:	push	{r4, r5, lr}
   2542c:	sub	sp, sp, #52	; 0x34
   25430:	ldr	r4, [sp, #64]	; 0x40
   25434:	sub	r4, r4, #4
   25438:	add	r5, sp, #4
   2543c:	mov	ip, #0
   25440:	ldr	lr, [r4, #4]!
   25444:	str	lr, [r5, #4]!
   25448:	cmp	lr, #0
   2544c:	beq	2545c <dcngettext@plt+0x1446c>
   25450:	add	ip, ip, #1
   25454:	cmp	ip, #10
   25458:	bne	25440 <dcngettext@plt+0x14450>
   2545c:	str	ip, [sp, #4]
   25460:	add	ip, sp, #8
   25464:	str	ip, [sp]
   25468:	bl	24fbc <dcngettext@plt+0x13fcc>
   2546c:	add	sp, sp, #52	; 0x34
   25470:	pop	{r4, r5, pc}
   25474:	push	{r3}		; (str r3, [sp, #-4]!)
   25478:	push	{lr}		; (str lr, [sp, #-4]!)
   2547c:	sub	sp, sp, #16
   25480:	add	r3, sp, #24
   25484:	str	r3, [sp, #12]
   25488:	str	r3, [sp]
   2548c:	ldr	r3, [sp, #20]
   25490:	bl	25428 <dcngettext@plt+0x14438>
   25494:	add	sp, sp, #16
   25498:	pop	{lr}		; (ldr lr, [sp], #4)
   2549c:	add	sp, sp, #4
   254a0:	bx	lr
   254a4:	push	{r4, lr}
   254a8:	ldr	r3, [pc, #112]	; 25520 <dcngettext@plt+0x14530>
   254ac:	ldr	r1, [r3]
   254b0:	mov	r0, #10
   254b4:	bl	10df8 <fputc_unlocked@plt>
   254b8:	mov	r2, #5
   254bc:	ldr	r1, [pc, #96]	; 25524 <dcngettext@plt+0x14534>
   254c0:	mov	r0, #0
   254c4:	bl	10e04 <dcgettext@plt>
   254c8:	ldr	r2, [pc, #88]	; 25528 <dcngettext@plt+0x14538>
   254cc:	mov	r1, r0
   254d0:	mov	r0, #1
   254d4:	bl	10f24 <__printf_chk@plt>
   254d8:	mov	r2, #5
   254dc:	ldr	r1, [pc, #72]	; 2552c <dcngettext@plt+0x1453c>
   254e0:	mov	r0, #0
   254e4:	bl	10e04 <dcgettext@plt>
   254e8:	ldr	r3, [pc, #64]	; 25530 <dcngettext@plt+0x14540>
   254ec:	ldr	r2, [pc, #64]	; 25534 <dcngettext@plt+0x14544>
   254f0:	mov	r1, r0
   254f4:	mov	r0, #1
   254f8:	bl	10f24 <__printf_chk@plt>
   254fc:	mov	r2, #5
   25500:	ldr	r1, [pc, #48]	; 25538 <dcngettext@plt+0x14548>
   25504:	mov	r0, #0
   25508:	bl	10e04 <dcgettext@plt>
   2550c:	ldr	r2, [pc, #40]	; 2553c <dcngettext@plt+0x1454c>
   25510:	mov	r1, r0
   25514:	mov	r0, #1
   25518:	bl	10f24 <__printf_chk@plt>
   2551c:	pop	{r4, pc}
   25520:	andeq	r8, r3, ip, ror #2
   25524:	andeq	r7, r2, r8, asr r8
   25528:	andeq	r7, r2, ip, ror #16
   2552c:	andeq	r7, r2, r4, lsl #17
   25530:	andeq	r6, r2, r0, lsl #28
   25534:	andeq	r6, r2, r8, lsr #28
   25538:	muleq	r2, r8, r8
   2553c:	andeq	r7, r2, r0, asr #17
   25540:	push	{r4, lr}
   25544:	bl	25b74 <dcngettext@plt+0x14b84>
   25548:	cmp	r0, #0
   2554c:	popne	{r4, pc}
   25550:	bl	25ae4 <dcngettext@plt+0x14af4>
   25554:	push	{r4, lr}
   25558:	bl	25b74 <dcngettext@plt+0x14b84>
   2555c:	cmp	r0, #0
   25560:	popne	{r4, pc}
   25564:	bl	25ae4 <dcngettext@plt+0x14af4>
   25568:	push	{r4, lr}
   2556c:	bl	25540 <dcngettext@plt+0x14550>
   25570:	pop	{r4, pc}
   25574:	push	{r4, r5, r6, lr}
   25578:	mov	r5, r0
   2557c:	mov	r4, r1
   25580:	bl	25ba4 <dcngettext@plt+0x14bb4>
   25584:	cmp	r0, #0
   25588:	popne	{r4, r5, r6, pc}
   2558c:	adds	r4, r4, #0
   25590:	movne	r4, #1
   25594:	cmp	r5, #0
   25598:	orreq	r4, r4, #1
   2559c:	cmp	r4, #0
   255a0:	popeq	{r4, r5, r6, pc}
   255a4:	bl	25ae4 <dcngettext@plt+0x14af4>
   255a8:	push	{r4, lr}
   255ac:	cmp	r1, #0
   255b0:	orreq	r1, r1, #1
   255b4:	bl	25ba4 <dcngettext@plt+0x14bb4>
   255b8:	cmp	r0, #0
   255bc:	popne	{r4, pc}
   255c0:	bl	25ae4 <dcngettext@plt+0x14af4>
   255c4:	push	{r4, r5, r6, lr}
   255c8:	mov	r6, r0
   255cc:	mov	r5, r1
   255d0:	mov	r4, r2
   255d4:	bl	25f50 <dcngettext@plt+0x14f60>
   255d8:	cmp	r0, #0
   255dc:	popne	{r4, r5, r6, pc}
   255e0:	cmp	r6, #0
   255e4:	beq	255f4 <dcngettext@plt+0x14604>
   255e8:	cmp	r5, #0
   255ec:	cmpne	r4, #0
   255f0:	popeq	{r4, r5, r6, pc}
   255f4:	bl	25ae4 <dcngettext@plt+0x14af4>
   255f8:	push	{r4, lr}
   255fc:	bl	255c4 <dcngettext@plt+0x145d4>
   25600:	pop	{r4, pc}
   25604:	push	{r4, lr}
   25608:	mov	ip, r1
   2560c:	mov	r3, r2
   25610:	cmp	r2, #0
   25614:	cmpne	r1, #0
   25618:	moveq	r3, #1
   2561c:	moveq	ip, r3
   25620:	mov	r2, r3
   25624:	mov	r1, ip
   25628:	bl	25f50 <dcngettext@plt+0x14f60>
   2562c:	cmp	r0, #0
   25630:	popne	{r4, pc}
   25634:	bl	25ae4 <dcngettext@plt+0x14af4>
   25638:	push	{r4, lr}
   2563c:	mov	r2, r1
   25640:	mov	r1, r0
   25644:	mov	r0, #0
   25648:	bl	255c4 <dcngettext@plt+0x145d4>
   2564c:	pop	{r4, pc}
   25650:	push	{r4, lr}
   25654:	mov	r2, r1
   25658:	mov	r1, r0
   2565c:	mov	r0, #0
   25660:	bl	25604 <dcngettext@plt+0x14614>
   25664:	pop	{r4, pc}
   25668:	push	{r4, r5, r6, r7, r8, lr}
   2566c:	mov	r5, r1
   25670:	mov	r6, r2
   25674:	ldr	r4, [r1]
   25678:	subs	r7, r0, #0
   2567c:	beq	25698 <dcngettext@plt+0x146a8>
   25680:	lsr	r2, r4, #1
   25684:	add	r3, r2, #1
   25688:	mvn	r3, r3
   2568c:	cmp	r4, r3
   25690:	bls	256bc <dcngettext@plt+0x146cc>
   25694:	bl	25ae4 <dcngettext@plt+0x14af4>
   25698:	cmp	r4, #0
   2569c:	bne	256c4 <dcngettext@plt+0x146d4>
   256a0:	mov	r1, r2
   256a4:	mov	r0, #64	; 0x40
   256a8:	bl	260a4 <dcngettext@plt+0x150b4>
   256ac:	cmp	r0, #0
   256b0:	movne	r4, r0
   256b4:	addeq	r4, r0, #1
   256b8:	b	256c4 <dcngettext@plt+0x146d4>
   256bc:	add	r4, r4, #1
   256c0:	add	r4, r4, r2
   256c4:	mov	r2, r6
   256c8:	mov	r1, r4
   256cc:	mov	r0, r7
   256d0:	bl	255c4 <dcngettext@plt+0x145d4>
   256d4:	str	r4, [r5]
   256d8:	pop	{r4, r5, r6, r7, r8, pc}
   256dc:	push	{r4, lr}
   256e0:	mov	r2, #1
   256e4:	bl	25668 <dcngettext@plt+0x14678>
   256e8:	pop	{r4, pc}
   256ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   256f0:	sub	sp, sp, #12
   256f4:	mov	fp, r0
   256f8:	mov	sl, r1
   256fc:	mov	r9, r2
   25700:	mov	r7, r3
   25704:	ldr	r6, [sp, #48]	; 0x30
   25708:	ldr	r5, [r1]
   2570c:	asrs	r4, r5, #1
   25710:	bmi	2586c <dcngettext@plt+0x1487c>
   25714:	cmp	r5, #0
   25718:	blt	25880 <dcngettext@plt+0x14890>
   2571c:	mvn	r3, #-2147483648	; 0x80000000
   25720:	sub	r3, r3, r4
   25724:	cmp	r5, r3
   25728:	movle	r3, #0
   2572c:	movgt	r3, #1
   25730:	cmp	r3, #0
   25734:	addeq	r4, r4, r5
   25738:	mvnne	r4, #-2147483648	; 0x80000000
   2573c:	mvn	r8, r7
   25740:	lsr	r8, r8, #31
   25744:	cmp	r7, r4
   25748:	movge	r3, #0
   2574c:	andlt	r3, r8, #1
   25750:	cmp	r3, #0
   25754:	movne	r4, r7
   25758:	cmp	r6, #0
   2575c:	blt	25894 <dcngettext@plt+0x148a4>
   25760:	cmp	r6, #0
   25764:	beq	25940 <dcngettext@plt+0x14950>
   25768:	cmp	r4, #0
   2576c:	blt	258f0 <dcngettext@plt+0x14900>
   25770:	mov	r1, r6
   25774:	mvn	r0, #-2147483648	; 0x80000000
   25778:	bl	262b0 <dcngettext@plt+0x152c0>
   2577c:	cmp	r0, r4
   25780:	movge	r0, #0
   25784:	movlt	r0, #1
   25788:	cmp	r0, #0
   2578c:	mvnne	r3, #-2147483648	; 0x80000000
   25790:	strne	r3, [sp, #4]
   25794:	beq	25928 <dcngettext@plt+0x14938>
   25798:	mov	r1, r6
   2579c:	ldr	r0, [sp, #4]
   257a0:	bl	262b0 <dcngettext@plt+0x152c0>
   257a4:	mov	r4, r0
   257a8:	mov	r1, r6
   257ac:	ldr	r0, [sp, #4]
   257b0:	bl	264d0 <dcngettext@plt+0x154e0>
   257b4:	ldr	r3, [sp, #4]
   257b8:	sub	r1, r3, r1
   257bc:	cmp	fp, #0
   257c0:	moveq	r3, #0
   257c4:	streq	r3, [sl]
   257c8:	sub	r3, r4, r5
   257cc:	cmp	r3, r9
   257d0:	bge	25858 <dcngettext@plt+0x14868>
   257d4:	cmp	r9, #0
   257d8:	blt	2594c <dcngettext@plt+0x1495c>
   257dc:	cmp	r5, #0
   257e0:	blt	25960 <dcngettext@plt+0x14970>
   257e4:	mvn	r3, #-2147483648	; 0x80000000
   257e8:	sub	r3, r3, r9
   257ec:	cmp	r5, r3
   257f0:	movle	r3, #0
   257f4:	movgt	r3, #1
   257f8:	cmp	r3, #0
   257fc:	bne	25a08 <dcngettext@plt+0x14a18>
   25800:	add	r5, r5, r9
   25804:	mov	r4, r5
   25808:	cmp	r7, r5
   2580c:	movge	r7, #0
   25810:	andlt	r7, r8, #1
   25814:	cmp	r7, #0
   25818:	bne	25a08 <dcngettext@plt+0x14a18>
   2581c:	cmp	r6, #0
   25820:	blt	25974 <dcngettext@plt+0x14984>
   25824:	cmp	r6, #0
   25828:	beq	25854 <dcngettext@plt+0x14864>
   2582c:	cmp	r5, #0
   25830:	blt	259d0 <dcngettext@plt+0x149e0>
   25834:	mov	r1, r6
   25838:	mvn	r0, #-2147483648	; 0x80000000
   2583c:	bl	262b0 <dcngettext@plt+0x152c0>
   25840:	cmp	r5, r0
   25844:	movle	r0, #0
   25848:	movgt	r0, #1
   2584c:	cmp	r0, #0
   25850:	bne	25a08 <dcngettext@plt+0x14a18>
   25854:	mul	r1, r5, r6
   25858:	mov	r0, fp
   2585c:	bl	25574 <dcngettext@plt+0x14584>
   25860:	str	r4, [sl]
   25864:	add	sp, sp, #12
   25868:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2586c:	rsb	r3, r4, #-2147483648	; 0x80000000
   25870:	cmp	r5, r3
   25874:	movge	r3, #0
   25878:	movlt	r3, #1
   2587c:	b	25730 <dcngettext@plt+0x14740>
   25880:	rsb	r3, r5, #-2147483648	; 0x80000000
   25884:	cmp	r4, r3
   25888:	movge	r3, #0
   2588c:	movlt	r3, #1
   25890:	b	25730 <dcngettext@plt+0x14740>
   25894:	cmp	r4, #0
   25898:	blt	258c0 <dcngettext@plt+0x148d0>
   2589c:	cmn	r6, #1
   258a0:	beq	258dc <dcngettext@plt+0x148ec>
   258a4:	mov	r1, r6
   258a8:	mov	r0, #-2147483648	; 0x80000000
   258ac:	bl	262b0 <dcngettext@plt+0x152c0>
   258b0:	cmp	r0, r4
   258b4:	movge	r0, #0
   258b8:	movlt	r0, #1
   258bc:	b	25788 <dcngettext@plt+0x14798>
   258c0:	mov	r1, r6
   258c4:	mvn	r0, #-2147483648	; 0x80000000
   258c8:	bl	262b0 <dcngettext@plt+0x152c0>
   258cc:	cmp	r0, r4
   258d0:	movle	r0, #0
   258d4:	movgt	r0, #1
   258d8:	b	25788 <dcngettext@plt+0x14798>
   258dc:	add	r0, r4, #-2147483648	; 0x80000000
   258e0:	cmp	r0, #0
   258e4:	movle	r0, #0
   258e8:	movgt	r0, #1
   258ec:	b	25788 <dcngettext@plt+0x14798>
   258f0:	cmn	r4, #1
   258f4:	beq	25914 <dcngettext@plt+0x14924>
   258f8:	mov	r1, r4
   258fc:	mov	r0, #-2147483648	; 0x80000000
   25900:	bl	262b0 <dcngettext@plt+0x152c0>
   25904:	cmp	r6, r0
   25908:	movle	r0, #0
   2590c:	movgt	r0, #1
   25910:	b	25788 <dcngettext@plt+0x14798>
   25914:	add	r0, r6, #-2147483648	; 0x80000000
   25918:	cmp	r0, #0
   2591c:	movle	r0, #0
   25920:	movgt	r0, #1
   25924:	b	25788 <dcngettext@plt+0x14798>
   25928:	mul	r1, r6, r4
   2592c:	cmp	r1, #63	; 0x3f
   25930:	movle	r3, #64	; 0x40
   25934:	strle	r3, [sp, #4]
   25938:	bgt	257bc <dcngettext@plt+0x147cc>
   2593c:	b	25798 <dcngettext@plt+0x147a8>
   25940:	mov	r3, #64	; 0x40
   25944:	str	r3, [sp, #4]
   25948:	b	25798 <dcngettext@plt+0x147a8>
   2594c:	rsb	r3, r9, #-2147483648	; 0x80000000
   25950:	cmp	r5, r3
   25954:	movge	r3, #0
   25958:	movlt	r3, #1
   2595c:	b	257f8 <dcngettext@plt+0x14808>
   25960:	rsb	r3, r5, #-2147483648	; 0x80000000
   25964:	cmp	r9, r3
   25968:	movge	r3, #0
   2596c:	movlt	r3, #1
   25970:	b	257f8 <dcngettext@plt+0x14808>
   25974:	cmp	r5, #0
   25978:	blt	259a0 <dcngettext@plt+0x149b0>
   2597c:	cmn	r6, #1
   25980:	beq	259bc <dcngettext@plt+0x149cc>
   25984:	mov	r1, r6
   25988:	mov	r0, #-2147483648	; 0x80000000
   2598c:	bl	262b0 <dcngettext@plt+0x152c0>
   25990:	cmp	r5, r0
   25994:	movle	r0, #0
   25998:	movgt	r0, #1
   2599c:	b	2584c <dcngettext@plt+0x1485c>
   259a0:	mov	r1, r6
   259a4:	mvn	r0, #-2147483648	; 0x80000000
   259a8:	bl	262b0 <dcngettext@plt+0x152c0>
   259ac:	cmp	r5, r0
   259b0:	movge	r0, #0
   259b4:	movlt	r0, #1
   259b8:	b	2584c <dcngettext@plt+0x1485c>
   259bc:	add	r0, r5, #-2147483648	; 0x80000000
   259c0:	cmp	r0, #0
   259c4:	movle	r0, #0
   259c8:	movgt	r0, #1
   259cc:	b	2584c <dcngettext@plt+0x1485c>
   259d0:	cmn	r5, #1
   259d4:	beq	259f4 <dcngettext@plt+0x14a04>
   259d8:	mov	r1, r5
   259dc:	mov	r0, #-2147483648	; 0x80000000
   259e0:	bl	262b0 <dcngettext@plt+0x152c0>
   259e4:	cmp	r6, r0
   259e8:	movle	r0, #0
   259ec:	movgt	r0, #1
   259f0:	b	2584c <dcngettext@plt+0x1485c>
   259f4:	add	r0, r6, #-2147483648	; 0x80000000
   259f8:	cmp	r0, #0
   259fc:	movle	r0, #0
   25a00:	movgt	r0, #1
   25a04:	b	2584c <dcngettext@plt+0x1485c>
   25a08:	bl	25ae4 <dcngettext@plt+0x14af4>
   25a0c:	push	{r4, lr}
   25a10:	bl	25b24 <dcngettext@plt+0x14b34>
   25a14:	cmp	r0, #0
   25a18:	popne	{r4, pc}
   25a1c:	bl	25ae4 <dcngettext@plt+0x14af4>
   25a20:	push	{r4, lr}
   25a24:	mov	r1, #1
   25a28:	bl	25a0c <dcngettext@plt+0x14a1c>
   25a2c:	pop	{r4, pc}
   25a30:	push	{r4, lr}
   25a34:	bl	25b24 <dcngettext@plt+0x14b34>
   25a38:	cmp	r0, #0
   25a3c:	popne	{r4, pc}
   25a40:	bl	25ae4 <dcngettext@plt+0x14af4>
   25a44:	push	{r4, lr}
   25a48:	mov	r1, #1
   25a4c:	bl	25a30 <dcngettext@plt+0x14a40>
   25a50:	pop	{r4, pc}
   25a54:	push	{r4, r5, r6, lr}
   25a58:	mov	r5, r0
   25a5c:	mov	r4, r1
   25a60:	mov	r0, r1
   25a64:	bl	25540 <dcngettext@plt+0x14550>
   25a68:	mov	r2, r4
   25a6c:	mov	r1, r5
   25a70:	bl	10dc8 <memcpy@plt>
   25a74:	pop	{r4, r5, r6, pc}
   25a78:	push	{r4, r5, r6, lr}
   25a7c:	mov	r5, r0
   25a80:	mov	r4, r1
   25a84:	mov	r0, r1
   25a88:	bl	25554 <dcngettext@plt+0x14564>
   25a8c:	mov	r2, r4
   25a90:	mov	r1, r5
   25a94:	bl	10dc8 <memcpy@plt>
   25a98:	pop	{r4, r5, r6, pc}
   25a9c:	push	{r4, r5, r6, lr}
   25aa0:	mov	r5, r0
   25aa4:	mov	r4, r1
   25aa8:	add	r0, r1, #1
   25aac:	bl	25554 <dcngettext@plt+0x14564>
   25ab0:	mov	r2, #0
   25ab4:	strb	r2, [r0, r4]
   25ab8:	mov	r2, r4
   25abc:	mov	r1, r5
   25ac0:	bl	10dc8 <memcpy@plt>
   25ac4:	pop	{r4, r5, r6, pc}
   25ac8:	push	{r4, lr}
   25acc:	mov	r4, r0
   25ad0:	bl	10edc <strlen@plt>
   25ad4:	add	r1, r0, #1
   25ad8:	mov	r0, r4
   25adc:	bl	25a54 <dcngettext@plt+0x14a64>
   25ae0:	pop	{r4, pc}
   25ae4:	push	{r4, lr}
   25ae8:	ldr	r3, [pc, #40]	; 25b18 <dcngettext@plt+0x14b28>
   25aec:	ldr	r4, [r3]
   25af0:	mov	r2, #5
   25af4:	ldr	r1, [pc, #32]	; 25b1c <dcngettext@plt+0x14b2c>
   25af8:	mov	r0, #0
   25afc:	bl	10e04 <dcgettext@plt>
   25b00:	mov	r3, r0
   25b04:	ldr	r2, [pc, #20]	; 25b20 <dcngettext@plt+0x14b30>
   25b08:	mov	r1, #0
   25b0c:	mov	r0, r4
   25b10:	bl	10e70 <error@plt>
   25b14:	bl	10fd8 <abort@plt>
   25b18:	andeq	r8, r3, r8, lsl #2
   25b1c:	andeq	r7, r2, r0, lsl r9
   25b20:	andeq	r7, r2, r4, asr #8
   25b24:	push	{r4, lr}
   25b28:	mov	r2, r0
   25b2c:	mov	r3, r1
   25b30:	cmp	r1, #0
   25b34:	cmpne	r0, #0
   25b38:	moveq	r3, #1
   25b3c:	moveq	r2, r3
   25b40:	umull	r0, r1, r2, r3
   25b44:	cmp	r0, #0
   25b48:	cmpge	r1, #0
   25b4c:	bne	25b60 <dcngettext@plt+0x14b70>
   25b50:	mov	r1, r3
   25b54:	mov	r0, r2
   25b58:	bl	10d5c <calloc@plt>
   25b5c:	pop	{r4, pc}
   25b60:	bl	10ef4 <__errno_location@plt>
   25b64:	mov	r3, #12
   25b68:	str	r3, [r0]
   25b6c:	mov	r0, #0
   25b70:	pop	{r4, pc}
   25b74:	push	{r4, lr}
   25b78:	cmp	r0, #0
   25b7c:	moveq	r0, #1
   25b80:	cmp	r0, #0
   25b84:	blt	25b90 <dcngettext@plt+0x14ba0>
   25b88:	bl	10e7c <malloc@plt>
   25b8c:	pop	{r4, pc}
   25b90:	bl	10ef4 <__errno_location@plt>
   25b94:	mov	r3, #12
   25b98:	str	r3, [r0]
   25b9c:	mov	r0, #0
   25ba0:	pop	{r4, pc}
   25ba4:	push	{r4, lr}
   25ba8:	cmp	r0, #0
   25bac:	beq	25bc8 <dcngettext@plt+0x14bd8>
   25bb0:	cmp	r1, #0
   25bb4:	beq	25bd4 <dcngettext@plt+0x14be4>
   25bb8:	cmp	r1, #0
   25bbc:	blt	25be0 <dcngettext@plt+0x14bf0>
   25bc0:	bl	10e10 <realloc@plt>
   25bc4:	pop	{r4, pc}
   25bc8:	mov	r0, r1
   25bcc:	bl	25b74 <dcngettext@plt+0x14b84>
   25bd0:	pop	{r4, pc}
   25bd4:	bl	23344 <dcngettext@plt+0x12354>
   25bd8:	mov	r0, #0
   25bdc:	pop	{r4, pc}
   25be0:	bl	10ef4 <__errno_location@plt>
   25be4:	mov	r3, #12
   25be8:	str	r3, [r0]
   25bec:	mov	r0, #0
   25bf0:	pop	{r4, pc}
   25bf4:	push	{r4, r5, r6, lr}
   25bf8:	mov	r5, r0
   25bfc:	bl	10e58 <__fpending@plt>
   25c00:	mov	r6, r0
   25c04:	ldr	r4, [r5]
   25c08:	and	r4, r4, #32
   25c0c:	mov	r0, r5
   25c10:	bl	2319c <dcngettext@plt+0x121ac>
   25c14:	cmp	r4, #0
   25c18:	bne	25c40 <dcngettext@plt+0x14c50>
   25c1c:	cmp	r0, #0
   25c20:	popeq	{r4, r5, r6, pc}
   25c24:	cmp	r6, #0
   25c28:	bne	25c5c <dcngettext@plt+0x14c6c>
   25c2c:	bl	10ef4 <__errno_location@plt>
   25c30:	ldr	r0, [r0]
   25c34:	subs	r0, r0, #9
   25c38:	mvnne	r0, #0
   25c3c:	pop	{r4, r5, r6, pc}
   25c40:	cmp	r0, #0
   25c44:	bne	25c64 <dcngettext@plt+0x14c74>
   25c48:	bl	10ef4 <__errno_location@plt>
   25c4c:	mov	r3, #0
   25c50:	str	r3, [r0]
   25c54:	mvn	r0, #0
   25c58:	pop	{r4, r5, r6, pc}
   25c5c:	mvn	r0, #0
   25c60:	pop	{r4, r5, r6, pc}
   25c64:	mvn	r0, #0
   25c68:	pop	{r4, r5, r6, pc}
   25c6c:	push	{r1, r2, r3}
   25c70:	push	{r4, r5, r6, lr}
   25c74:	sub	sp, sp, #12
   25c78:	mov	r5, r0
   25c7c:	ldr	r1, [sp, #28]
   25c80:	add	r3, sp, #32
   25c84:	str	r3, [sp, #4]
   25c88:	cmp	r1, #0
   25c8c:	beq	25cd4 <dcngettext@plt+0x14ce4>
   25c90:	ldr	r3, [pc, #540]	; 25eb4 <dcngettext@plt+0x14ec4>
   25c94:	cmp	r1, r3
   25c98:	beq	25d04 <dcngettext@plt+0x14d14>
   25c9c:	cmp	r1, #11
   25ca0:	beq	25ea4 <dcngettext@plt+0x14eb4>
   25ca4:	bgt	25e30 <dcngettext@plt+0x14e40>
   25ca8:	cmp	r1, #3
   25cac:	beq	25ea4 <dcngettext@plt+0x14eb4>
   25cb0:	ble	25df0 <dcngettext@plt+0x14e00>
   25cb4:	cmp	r1, #8
   25cb8:	beq	25e10 <dcngettext@plt+0x14e20>
   25cbc:	ble	25e08 <dcngettext@plt+0x14e18>
   25cc0:	cmp	r1, #9
   25cc4:	beq	25ea4 <dcngettext@plt+0x14eb4>
   25cc8:	cmp	r1, #10
   25ccc:	bne	25e68 <dcngettext@plt+0x14e78>
   25cd0:	b	25e10 <dcngettext@plt+0x14e20>
   25cd4:	ldr	r3, [sp, #4]
   25cd8:	add	r2, r3, #4
   25cdc:	str	r2, [sp, #4]
   25ce0:	ldr	r2, [r3]
   25ce4:	mov	r1, #0
   25ce8:	bl	10f60 <fcntl64@plt>
   25cec:	mov	r4, r0
   25cf0:	mov	r0, r4
   25cf4:	add	sp, sp, #12
   25cf8:	pop	{r4, r5, r6, lr}
   25cfc:	add	sp, sp, #12
   25d00:	bx	lr
   25d04:	ldr	r3, [sp, #4]
   25d08:	add	r2, r3, #4
   25d0c:	str	r2, [sp, #4]
   25d10:	ldr	r6, [r3]
   25d14:	ldr	r3, [pc, #412]	; 25eb8 <dcngettext@plt+0x14ec8>
   25d18:	ldr	r3, [r3]
   25d1c:	cmp	r3, #0
   25d20:	blt	25d80 <dcngettext@plt+0x14d90>
   25d24:	mov	r2, r6
   25d28:	ldr	r1, [pc, #388]	; 25eb4 <dcngettext@plt+0x14ec4>
   25d2c:	bl	10f60 <fcntl64@plt>
   25d30:	subs	r4, r0, #0
   25d34:	blt	25d48 <dcngettext@plt+0x14d58>
   25d38:	mov	r2, #1
   25d3c:	ldr	r3, [pc, #372]	; 25eb8 <dcngettext@plt+0x14ec8>
   25d40:	str	r2, [r3]
   25d44:	b	25cf0 <dcngettext@plt+0x14d00>
   25d48:	bl	10ef4 <__errno_location@plt>
   25d4c:	ldr	r3, [r0]
   25d50:	cmp	r3, #22
   25d54:	bne	25d38 <dcngettext@plt+0x14d48>
   25d58:	mov	r2, r6
   25d5c:	mov	r1, #0
   25d60:	mov	r0, r5
   25d64:	bl	10f60 <fcntl64@plt>
   25d68:	subs	r4, r0, #0
   25d6c:	blt	25cf0 <dcngettext@plt+0x14d00>
   25d70:	mvn	r2, #0
   25d74:	ldr	r3, [pc, #316]	; 25eb8 <dcngettext@plt+0x14ec8>
   25d78:	str	r2, [r3]
   25d7c:	b	25da4 <dcngettext@plt+0x14db4>
   25d80:	mov	r2, r6
   25d84:	mov	r1, #0
   25d88:	bl	10f60 <fcntl64@plt>
   25d8c:	subs	r4, r0, #0
   25d90:	blt	25cf0 <dcngettext@plt+0x14d00>
   25d94:	ldr	r3, [pc, #284]	; 25eb8 <dcngettext@plt+0x14ec8>
   25d98:	ldr	r3, [r3]
   25d9c:	cmn	r3, #1
   25da0:	bne	25cf0 <dcngettext@plt+0x14d00>
   25da4:	mov	r1, #1
   25da8:	mov	r0, r4
   25dac:	bl	10f60 <fcntl64@plt>
   25db0:	subs	r2, r0, #0
   25db4:	blt	25dd0 <dcngettext@plt+0x14de0>
   25db8:	orr	r2, r2, #1
   25dbc:	mov	r1, #2
   25dc0:	mov	r0, r4
   25dc4:	bl	10f60 <fcntl64@plt>
   25dc8:	cmn	r0, #1
   25dcc:	bne	25cf0 <dcngettext@plt+0x14d00>
   25dd0:	bl	10ef4 <__errno_location@plt>
   25dd4:	mov	r5, r0
   25dd8:	ldr	r6, [r0]
   25ddc:	mov	r0, r4
   25de0:	bl	10fe4 <close@plt>
   25de4:	str	r6, [r5]
   25de8:	mvn	r4, #0
   25dec:	b	25cf0 <dcngettext@plt+0x14d00>
   25df0:	cmp	r1, #1
   25df4:	beq	25ea4 <dcngettext@plt+0x14eb4>
   25df8:	bgt	25e10 <dcngettext@plt+0x14e20>
   25dfc:	cmp	r1, #0
   25e00:	bne	25e68 <dcngettext@plt+0x14e78>
   25e04:	b	25e10 <dcngettext@plt+0x14e20>
   25e08:	cmp	r1, #4
   25e0c:	bne	25e68 <dcngettext@plt+0x14e78>
   25e10:	ldr	r3, [sp, #4]
   25e14:	add	r2, r3, #4
   25e18:	str	r2, [sp, #4]
   25e1c:	ldr	r2, [r3]
   25e20:	mov	r0, r5
   25e24:	bl	10f60 <fcntl64@plt>
   25e28:	mov	r4, r0
   25e2c:	b	25cf0 <dcngettext@plt+0x14d00>
   25e30:	ldr	r3, [pc, #132]	; 25ebc <dcngettext@plt+0x14ecc>
   25e34:	cmp	r1, r3
   25e38:	bgt	25e88 <dcngettext@plt+0x14e98>
   25e3c:	sub	r3, r3, #1
   25e40:	cmp	r1, r3
   25e44:	bge	25e10 <dcngettext@plt+0x14e20>
   25e48:	sub	r3, r3, #5
   25e4c:	cmp	r1, r3
   25e50:	beq	25ea4 <dcngettext@plt+0x14eb4>
   25e54:	add	r3, r3, #1
   25e58:	cmp	r1, r3
   25e5c:	beq	25e10 <dcngettext@plt+0x14e20>
   25e60:	cmp	r1, #1024	; 0x400
   25e64:	beq	25e10 <dcngettext@plt+0x14e20>
   25e68:	ldr	r3, [sp, #4]
   25e6c:	add	r2, r3, #4
   25e70:	str	r2, [sp, #4]
   25e74:	ldr	r2, [r3]
   25e78:	mov	r0, r5
   25e7c:	bl	10f60 <fcntl64@plt>
   25e80:	mov	r4, r0
   25e84:	b	25cf0 <dcngettext@plt+0x14d00>
   25e88:	ldr	r3, [pc, #48]	; 25ec0 <dcngettext@plt+0x14ed0>
   25e8c:	cmp	r1, r3
   25e90:	beq	25e10 <dcngettext@plt+0x14e20>
   25e94:	blt	25ea4 <dcngettext@plt+0x14eb4>
   25e98:	add	r3, r3, #1
   25e9c:	cmp	r1, r3
   25ea0:	bne	25e68 <dcngettext@plt+0x14e78>
   25ea4:	mov	r0, r5
   25ea8:	bl	10f60 <fcntl64@plt>
   25eac:	mov	r4, r0
   25eb0:	b	25cf0 <dcngettext@plt+0x14d00>
   25eb4:	andeq	r0, r0, r6, lsl #8
   25eb8:	andeq	r8, r3, r0, asr #5
   25ebc:	andeq	r0, r0, r7, lsl #8
   25ec0:	andeq	r0, r0, r9, lsl #8
   25ec4:	push	{r4, lr}
   25ec8:	mov	r0, #14
   25ecc:	bl	10f90 <nl_langinfo@plt>
   25ed0:	cmp	r0, #0
   25ed4:	beq	25eec <dcngettext@plt+0x14efc>
   25ed8:	ldrb	r2, [r0]
   25edc:	ldr	r3, [pc, #16]	; 25ef4 <dcngettext@plt+0x14f04>
   25ee0:	cmp	r2, #0
   25ee4:	moveq	r0, r3
   25ee8:	pop	{r4, pc}
   25eec:	ldr	r0, [pc]	; 25ef4 <dcngettext@plt+0x14f04>
   25ef0:	pop	{r4, pc}
   25ef4:	andeq	r7, r2, r4, lsr #18
   25ef8:	push	{r4, r5, r6, r7, lr}
   25efc:	sub	sp, sp, #12
   25f00:	mov	r7, r1
   25f04:	mov	r5, r2
   25f08:	subs	r6, r0, #0
   25f0c:	addeq	r6, sp, #4
   25f10:	mov	r0, r6
   25f14:	bl	10e64 <mbrtowc@plt>
   25f18:	mov	r4, r0
   25f1c:	cmp	r5, #0
   25f20:	cmnne	r0, #3
   25f24:	bhi	25f34 <dcngettext@plt+0x14f44>
   25f28:	mov	r0, r4
   25f2c:	add	sp, sp, #12
   25f30:	pop	{r4, r5, r6, r7, pc}
   25f34:	mov	r0, #0
   25f38:	bl	25f9c <dcngettext@plt+0x14fac>
   25f3c:	cmp	r0, #0
   25f40:	ldrbeq	r3, [r7]
   25f44:	streq	r3, [r6]
   25f48:	moveq	r4, #1
   25f4c:	b	25f28 <dcngettext@plt+0x14f38>
   25f50:	push	{r4, r5, r6, lr}
   25f54:	mov	r6, r0
   25f58:	mov	r5, r1
   25f5c:	subs	r4, r2, #0
   25f60:	beq	25f8c <dcngettext@plt+0x14f9c>
   25f64:	mov	r1, r4
   25f68:	mvn	r0, #0
   25f6c:	bl	260a4 <dcngettext@plt+0x150b4>
   25f70:	cmp	r0, r5
   25f74:	bcs	25f8c <dcngettext@plt+0x14f9c>
   25f78:	bl	10ef4 <__errno_location@plt>
   25f7c:	mov	r3, #12
   25f80:	str	r3, [r0]
   25f84:	mov	r0, #0
   25f88:	pop	{r4, r5, r6, pc}
   25f8c:	mul	r1, r5, r4
   25f90:	mov	r0, r6
   25f94:	bl	25ba4 <dcngettext@plt+0x14bb4>
   25f98:	pop	{r4, r5, r6, pc}
   25f9c:	push	{lr}		; (str lr, [sp, #-4]!)
   25fa0:	sub	sp, sp, #268	; 0x10c
   25fa4:	ldr	r2, [pc, #68]	; 25ff0 <dcngettext@plt+0x15000>
   25fa8:	add	r1, sp, #4
   25fac:	bl	25ffc <dcngettext@plt+0x1500c>
   25fb0:	cmp	r0, #0
   25fb4:	movne	r0, #0
   25fb8:	bne	25fe8 <dcngettext@plt+0x14ff8>
   25fbc:	ldr	r1, [pc, #48]	; 25ff4 <dcngettext@plt+0x15004>
   25fc0:	add	r0, sp, #4
   25fc4:	bl	10d8c <strcmp@plt>
   25fc8:	cmp	r0, #0
   25fcc:	moveq	r0, #0
   25fd0:	beq	25fe8 <dcngettext@plt+0x14ff8>
   25fd4:	ldr	r1, [pc, #28]	; 25ff8 <dcngettext@plt+0x15008>
   25fd8:	add	r0, sp, #4
   25fdc:	bl	10d8c <strcmp@plt>
   25fe0:	adds	r0, r0, #0
   25fe4:	movne	r0, #1
   25fe8:	add	sp, sp, #268	; 0x10c
   25fec:	pop	{pc}		; (ldr pc, [sp], #4)
   25ff0:	andeq	r0, r0, r1, lsl #2
   25ff4:	andeq	r7, r2, ip, lsr #18
   25ff8:	andeq	r7, r2, r0, lsr r9
   25ffc:	push	{r4, r5, r6, lr}
   26000:	mov	r6, r1
   26004:	mov	r4, r2
   26008:	mov	r1, #0
   2600c:	bl	10f78 <setlocale@plt>
   26010:	subs	r5, r0, #0
   26014:	beq	26038 <dcngettext@plt+0x15048>
   26018:	mov	r0, r5
   2601c:	bl	10edc <strlen@plt>
   26020:	cmp	r4, r0
   26024:	bhi	26050 <dcngettext@plt+0x15060>
   26028:	cmp	r4, #0
   2602c:	bne	26068 <dcngettext@plt+0x15078>
   26030:	mov	r0, #34	; 0x22
   26034:	pop	{r4, r5, r6, pc}
   26038:	cmp	r4, #0
   2603c:	beq	2608c <dcngettext@plt+0x1509c>
   26040:	mov	r3, #0
   26044:	strb	r3, [r6]
   26048:	mov	r0, #22
   2604c:	pop	{r4, r5, r6, pc}
   26050:	add	r2, r0, #1
   26054:	mov	r1, r5
   26058:	mov	r0, r6
   2605c:	bl	10dc8 <memcpy@plt>
   26060:	mov	r0, #0
   26064:	pop	{r4, r5, r6, pc}
   26068:	sub	r4, r4, #1
   2606c:	mov	r2, r4
   26070:	mov	r1, r5
   26074:	mov	r0, r6
   26078:	bl	10dc8 <memcpy@plt>
   2607c:	mov	r3, #0
   26080:	strb	r3, [r6, r4]
   26084:	mov	r0, #34	; 0x22
   26088:	pop	{r4, r5, r6, pc}
   2608c:	mov	r0, #22
   26090:	pop	{r4, r5, r6, pc}
   26094:	push	{r4, lr}
   26098:	mov	r1, #0
   2609c:	bl	10f78 <setlocale@plt>
   260a0:	pop	{r4, pc}
   260a4:	subs	r2, r1, #1
   260a8:	bxeq	lr
   260ac:	bcc	26284 <dcngettext@plt+0x15294>
   260b0:	cmp	r0, r1
   260b4:	bls	26268 <dcngettext@plt+0x15278>
   260b8:	tst	r1, r2
   260bc:	beq	26274 <dcngettext@plt+0x15284>
   260c0:	clz	r3, r0
   260c4:	clz	r2, r1
   260c8:	sub	r3, r2, r3
   260cc:	rsbs	r3, r3, #31
   260d0:	addne	r3, r3, r3, lsl #1
   260d4:	mov	r2, #0
   260d8:	addne	pc, pc, r3, lsl #2
   260dc:	nop			; (mov r0, r0)
   260e0:	cmp	r0, r1, lsl #31
   260e4:	adc	r2, r2, r2
   260e8:	subcs	r0, r0, r1, lsl #31
   260ec:	cmp	r0, r1, lsl #30
   260f0:	adc	r2, r2, r2
   260f4:	subcs	r0, r0, r1, lsl #30
   260f8:	cmp	r0, r1, lsl #29
   260fc:	adc	r2, r2, r2
   26100:	subcs	r0, r0, r1, lsl #29
   26104:	cmp	r0, r1, lsl #28
   26108:	adc	r2, r2, r2
   2610c:	subcs	r0, r0, r1, lsl #28
   26110:	cmp	r0, r1, lsl #27
   26114:	adc	r2, r2, r2
   26118:	subcs	r0, r0, r1, lsl #27
   2611c:	cmp	r0, r1, lsl #26
   26120:	adc	r2, r2, r2
   26124:	subcs	r0, r0, r1, lsl #26
   26128:	cmp	r0, r1, lsl #25
   2612c:	adc	r2, r2, r2
   26130:	subcs	r0, r0, r1, lsl #25
   26134:	cmp	r0, r1, lsl #24
   26138:	adc	r2, r2, r2
   2613c:	subcs	r0, r0, r1, lsl #24
   26140:	cmp	r0, r1, lsl #23
   26144:	adc	r2, r2, r2
   26148:	subcs	r0, r0, r1, lsl #23
   2614c:	cmp	r0, r1, lsl #22
   26150:	adc	r2, r2, r2
   26154:	subcs	r0, r0, r1, lsl #22
   26158:	cmp	r0, r1, lsl #21
   2615c:	adc	r2, r2, r2
   26160:	subcs	r0, r0, r1, lsl #21
   26164:	cmp	r0, r1, lsl #20
   26168:	adc	r2, r2, r2
   2616c:	subcs	r0, r0, r1, lsl #20
   26170:	cmp	r0, r1, lsl #19
   26174:	adc	r2, r2, r2
   26178:	subcs	r0, r0, r1, lsl #19
   2617c:	cmp	r0, r1, lsl #18
   26180:	adc	r2, r2, r2
   26184:	subcs	r0, r0, r1, lsl #18
   26188:	cmp	r0, r1, lsl #17
   2618c:	adc	r2, r2, r2
   26190:	subcs	r0, r0, r1, lsl #17
   26194:	cmp	r0, r1, lsl #16
   26198:	adc	r2, r2, r2
   2619c:	subcs	r0, r0, r1, lsl #16
   261a0:	cmp	r0, r1, lsl #15
   261a4:	adc	r2, r2, r2
   261a8:	subcs	r0, r0, r1, lsl #15
   261ac:	cmp	r0, r1, lsl #14
   261b0:	adc	r2, r2, r2
   261b4:	subcs	r0, r0, r1, lsl #14
   261b8:	cmp	r0, r1, lsl #13
   261bc:	adc	r2, r2, r2
   261c0:	subcs	r0, r0, r1, lsl #13
   261c4:	cmp	r0, r1, lsl #12
   261c8:	adc	r2, r2, r2
   261cc:	subcs	r0, r0, r1, lsl #12
   261d0:	cmp	r0, r1, lsl #11
   261d4:	adc	r2, r2, r2
   261d8:	subcs	r0, r0, r1, lsl #11
   261dc:	cmp	r0, r1, lsl #10
   261e0:	adc	r2, r2, r2
   261e4:	subcs	r0, r0, r1, lsl #10
   261e8:	cmp	r0, r1, lsl #9
   261ec:	adc	r2, r2, r2
   261f0:	subcs	r0, r0, r1, lsl #9
   261f4:	cmp	r0, r1, lsl #8
   261f8:	adc	r2, r2, r2
   261fc:	subcs	r0, r0, r1, lsl #8
   26200:	cmp	r0, r1, lsl #7
   26204:	adc	r2, r2, r2
   26208:	subcs	r0, r0, r1, lsl #7
   2620c:	cmp	r0, r1, lsl #6
   26210:	adc	r2, r2, r2
   26214:	subcs	r0, r0, r1, lsl #6
   26218:	cmp	r0, r1, lsl #5
   2621c:	adc	r2, r2, r2
   26220:	subcs	r0, r0, r1, lsl #5
   26224:	cmp	r0, r1, lsl #4
   26228:	adc	r2, r2, r2
   2622c:	subcs	r0, r0, r1, lsl #4
   26230:	cmp	r0, r1, lsl #3
   26234:	adc	r2, r2, r2
   26238:	subcs	r0, r0, r1, lsl #3
   2623c:	cmp	r0, r1, lsl #2
   26240:	adc	r2, r2, r2
   26244:	subcs	r0, r0, r1, lsl #2
   26248:	cmp	r0, r1, lsl #1
   2624c:	adc	r2, r2, r2
   26250:	subcs	r0, r0, r1, lsl #1
   26254:	cmp	r0, r1
   26258:	adc	r2, r2, r2
   2625c:	subcs	r0, r0, r1
   26260:	mov	r0, r2
   26264:	bx	lr
   26268:	moveq	r0, #1
   2626c:	movne	r0, #0
   26270:	bx	lr
   26274:	clz	r2, r1
   26278:	rsb	r2, r2, #31
   2627c:	lsr	r0, r0, r2
   26280:	bx	lr
   26284:	cmp	r0, #0
   26288:	mvnne	r0, #0
   2628c:	b	2652c <dcngettext@plt+0x1553c>
   26290:	cmp	r1, #0
   26294:	beq	26284 <dcngettext@plt+0x15294>
   26298:	push	{r0, r1, lr}
   2629c:	bl	260a4 <dcngettext@plt+0x150b4>
   262a0:	pop	{r1, r2, lr}
   262a4:	mul	r3, r2, r0
   262a8:	sub	r1, r1, r3
   262ac:	bx	lr
   262b0:	cmp	r1, #0
   262b4:	beq	264c0 <dcngettext@plt+0x154d0>
   262b8:	eor	ip, r0, r1
   262bc:	rsbmi	r1, r1, #0
   262c0:	subs	r2, r1, #1
   262c4:	beq	2648c <dcngettext@plt+0x1549c>
   262c8:	movs	r3, r0
   262cc:	rsbmi	r3, r0, #0
   262d0:	cmp	r3, r1
   262d4:	bls	26498 <dcngettext@plt+0x154a8>
   262d8:	tst	r1, r2
   262dc:	beq	264a8 <dcngettext@plt+0x154b8>
   262e0:	clz	r2, r3
   262e4:	clz	r0, r1
   262e8:	sub	r2, r0, r2
   262ec:	rsbs	r2, r2, #31
   262f0:	addne	r2, r2, r2, lsl #1
   262f4:	mov	r0, #0
   262f8:	addne	pc, pc, r2, lsl #2
   262fc:	nop			; (mov r0, r0)
   26300:	cmp	r3, r1, lsl #31
   26304:	adc	r0, r0, r0
   26308:	subcs	r3, r3, r1, lsl #31
   2630c:	cmp	r3, r1, lsl #30
   26310:	adc	r0, r0, r0
   26314:	subcs	r3, r3, r1, lsl #30
   26318:	cmp	r3, r1, lsl #29
   2631c:	adc	r0, r0, r0
   26320:	subcs	r3, r3, r1, lsl #29
   26324:	cmp	r3, r1, lsl #28
   26328:	adc	r0, r0, r0
   2632c:	subcs	r3, r3, r1, lsl #28
   26330:	cmp	r3, r1, lsl #27
   26334:	adc	r0, r0, r0
   26338:	subcs	r3, r3, r1, lsl #27
   2633c:	cmp	r3, r1, lsl #26
   26340:	adc	r0, r0, r0
   26344:	subcs	r3, r3, r1, lsl #26
   26348:	cmp	r3, r1, lsl #25
   2634c:	adc	r0, r0, r0
   26350:	subcs	r3, r3, r1, lsl #25
   26354:	cmp	r3, r1, lsl #24
   26358:	adc	r0, r0, r0
   2635c:	subcs	r3, r3, r1, lsl #24
   26360:	cmp	r3, r1, lsl #23
   26364:	adc	r0, r0, r0
   26368:	subcs	r3, r3, r1, lsl #23
   2636c:	cmp	r3, r1, lsl #22
   26370:	adc	r0, r0, r0
   26374:	subcs	r3, r3, r1, lsl #22
   26378:	cmp	r3, r1, lsl #21
   2637c:	adc	r0, r0, r0
   26380:	subcs	r3, r3, r1, lsl #21
   26384:	cmp	r3, r1, lsl #20
   26388:	adc	r0, r0, r0
   2638c:	subcs	r3, r3, r1, lsl #20
   26390:	cmp	r3, r1, lsl #19
   26394:	adc	r0, r0, r0
   26398:	subcs	r3, r3, r1, lsl #19
   2639c:	cmp	r3, r1, lsl #18
   263a0:	adc	r0, r0, r0
   263a4:	subcs	r3, r3, r1, lsl #18
   263a8:	cmp	r3, r1, lsl #17
   263ac:	adc	r0, r0, r0
   263b0:	subcs	r3, r3, r1, lsl #17
   263b4:	cmp	r3, r1, lsl #16
   263b8:	adc	r0, r0, r0
   263bc:	subcs	r3, r3, r1, lsl #16
   263c0:	cmp	r3, r1, lsl #15
   263c4:	adc	r0, r0, r0
   263c8:	subcs	r3, r3, r1, lsl #15
   263cc:	cmp	r3, r1, lsl #14
   263d0:	adc	r0, r0, r0
   263d4:	subcs	r3, r3, r1, lsl #14
   263d8:	cmp	r3, r1, lsl #13
   263dc:	adc	r0, r0, r0
   263e0:	subcs	r3, r3, r1, lsl #13
   263e4:	cmp	r3, r1, lsl #12
   263e8:	adc	r0, r0, r0
   263ec:	subcs	r3, r3, r1, lsl #12
   263f0:	cmp	r3, r1, lsl #11
   263f4:	adc	r0, r0, r0
   263f8:	subcs	r3, r3, r1, lsl #11
   263fc:	cmp	r3, r1, lsl #10
   26400:	adc	r0, r0, r0
   26404:	subcs	r3, r3, r1, lsl #10
   26408:	cmp	r3, r1, lsl #9
   2640c:	adc	r0, r0, r0
   26410:	subcs	r3, r3, r1, lsl #9
   26414:	cmp	r3, r1, lsl #8
   26418:	adc	r0, r0, r0
   2641c:	subcs	r3, r3, r1, lsl #8
   26420:	cmp	r3, r1, lsl #7
   26424:	adc	r0, r0, r0
   26428:	subcs	r3, r3, r1, lsl #7
   2642c:	cmp	r3, r1, lsl #6
   26430:	adc	r0, r0, r0
   26434:	subcs	r3, r3, r1, lsl #6
   26438:	cmp	r3, r1, lsl #5
   2643c:	adc	r0, r0, r0
   26440:	subcs	r3, r3, r1, lsl #5
   26444:	cmp	r3, r1, lsl #4
   26448:	adc	r0, r0, r0
   2644c:	subcs	r3, r3, r1, lsl #4
   26450:	cmp	r3, r1, lsl #3
   26454:	adc	r0, r0, r0
   26458:	subcs	r3, r3, r1, lsl #3
   2645c:	cmp	r3, r1, lsl #2
   26460:	adc	r0, r0, r0
   26464:	subcs	r3, r3, r1, lsl #2
   26468:	cmp	r3, r1, lsl #1
   2646c:	adc	r0, r0, r0
   26470:	subcs	r3, r3, r1, lsl #1
   26474:	cmp	r3, r1
   26478:	adc	r0, r0, r0
   2647c:	subcs	r3, r3, r1
   26480:	cmp	ip, #0
   26484:	rsbmi	r0, r0, #0
   26488:	bx	lr
   2648c:	teq	ip, r0
   26490:	rsbmi	r0, r0, #0
   26494:	bx	lr
   26498:	movcc	r0, #0
   2649c:	asreq	r0, ip, #31
   264a0:	orreq	r0, r0, #1
   264a4:	bx	lr
   264a8:	clz	r2, r1
   264ac:	rsb	r2, r2, #31
   264b0:	cmp	ip, #0
   264b4:	lsr	r0, r3, r2
   264b8:	rsbmi	r0, r0, #0
   264bc:	bx	lr
   264c0:	cmp	r0, #0
   264c4:	mvngt	r0, #-2147483648	; 0x80000000
   264c8:	movlt	r0, #-2147483648	; 0x80000000
   264cc:	b	2652c <dcngettext@plt+0x1553c>
   264d0:	cmp	r1, #0
   264d4:	beq	264c0 <dcngettext@plt+0x154d0>
   264d8:	push	{r0, r1, lr}
   264dc:	bl	262b8 <dcngettext@plt+0x152c8>
   264e0:	pop	{r1, r2, lr}
   264e4:	mul	r3, r2, r0
   264e8:	sub	r1, r1, r3
   264ec:	bx	lr
   264f0:	cmp	r3, #0
   264f4:	cmpeq	r2, #0
   264f8:	bne	26510 <dcngettext@plt+0x15520>
   264fc:	cmp	r1, #0
   26500:	cmpeq	r0, #0
   26504:	mvnne	r1, #0
   26508:	mvnne	r0, #0
   2650c:	b	2652c <dcngettext@plt+0x1553c>
   26510:	sub	sp, sp, #8
   26514:	push	{sp, lr}
   26518:	bl	2653c <dcngettext@plt+0x1554c>
   2651c:	ldr	lr, [sp, #4]
   26520:	add	sp, sp, #8
   26524:	pop	{r2, r3}
   26528:	bx	lr
   2652c:	push	{r1, lr}
   26530:	mov	r0, #8
   26534:	bl	10d74 <raise@plt>
   26538:	pop	{r1, pc}
   2653c:	cmp	r1, r3
   26540:	push	{r4, r5, r6, r7, r8, r9, lr}
   26544:	cmpeq	r0, r2
   26548:	mov	r4, r0
   2654c:	mov	r5, r1
   26550:	ldr	r9, [sp, #28]
   26554:	movcc	r0, #0
   26558:	movcc	r1, #0
   2655c:	bcc	26654 <dcngettext@plt+0x15664>
   26560:	cmp	r3, #0
   26564:	clzeq	ip, r2
   26568:	clzne	ip, r3
   2656c:	addeq	ip, ip, #32
   26570:	cmp	r5, #0
   26574:	clzeq	r1, r4
   26578:	addeq	r1, r1, #32
   2657c:	clzne	r1, r5
   26580:	sub	ip, ip, r1
   26584:	sub	lr, ip, #32
   26588:	lsl	r7, r3, ip
   2658c:	rsb	r8, ip, #32
   26590:	orr	r7, r7, r2, lsl lr
   26594:	orr	r7, r7, r2, lsr r8
   26598:	lsl	r6, r2, ip
   2659c:	cmp	r5, r7
   265a0:	cmpeq	r4, r6
   265a4:	movcc	r0, #0
   265a8:	movcc	r1, #0
   265ac:	bcc	265c8 <dcngettext@plt+0x155d8>
   265b0:	mov	r3, #1
   265b4:	subs	r4, r4, r6
   265b8:	lsl	r1, r3, lr
   265bc:	lsl	r0, r3, ip
   265c0:	orr	r1, r1, r3, lsr r8
   265c4:	sbc	r5, r5, r7
   265c8:	cmp	ip, #0
   265cc:	beq	26654 <dcngettext@plt+0x15664>
   265d0:	lsrs	r3, r7, #1
   265d4:	rrx	r2, r6
   265d8:	mov	r6, ip
   265dc:	b	26600 <dcngettext@plt+0x15610>
   265e0:	subs	r4, r4, r2
   265e4:	sbc	r5, r5, r3
   265e8:	adds	r4, r4, r4
   265ec:	adc	r5, r5, r5
   265f0:	adds	r4, r4, #1
   265f4:	adc	r5, r5, #0
   265f8:	subs	r6, r6, #1
   265fc:	beq	2661c <dcngettext@plt+0x1562c>
   26600:	cmp	r5, r3
   26604:	cmpeq	r4, r2
   26608:	bcs	265e0 <dcngettext@plt+0x155f0>
   2660c:	adds	r4, r4, r4
   26610:	adc	r5, r5, r5
   26614:	subs	r6, r6, #1
   26618:	bne	26600 <dcngettext@plt+0x15610>
   2661c:	lsr	r6, r4, ip
   26620:	lsr	r7, r5, ip
   26624:	orr	r6, r6, r5, lsl r8
   26628:	adds	r2, r0, r4
   2662c:	orr	r6, r6, r5, lsr lr
   26630:	adc	r3, r1, r5
   26634:	lsl	r1, r7, ip
   26638:	orr	r1, r1, r6, lsl lr
   2663c:	lsl	r0, r6, ip
   26640:	orr	r1, r1, r6, lsr r8
   26644:	subs	r0, r2, r0
   26648:	mov	r4, r6
   2664c:	mov	r5, r7
   26650:	sbc	r1, r3, r1
   26654:	cmp	r9, #0
   26658:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   2665c:	strd	r4, [r9]
   26660:	pop	{r4, r5, r6, r7, r8, r9, pc}
   26664:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26668:	mov	r7, r0
   2666c:	ldr	r6, [pc, #72]	; 266bc <dcngettext@plt+0x156cc>
   26670:	ldr	r5, [pc, #72]	; 266c0 <dcngettext@plt+0x156d0>
   26674:	add	r6, pc, r6
   26678:	add	r5, pc, r5
   2667c:	sub	r6, r6, r5
   26680:	mov	r8, r1
   26684:	mov	r9, r2
   26688:	bl	10d30 <fdopen@plt-0x20>
   2668c:	asrs	r6, r6, #2
   26690:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   26694:	mov	r4, #0
   26698:	add	r4, r4, #1
   2669c:	ldr	r3, [r5], #4
   266a0:	mov	r2, r9
   266a4:	mov	r1, r8
   266a8:	mov	r0, r7
   266ac:	blx	r3
   266b0:	cmp	r6, r4
   266b4:	bne	26698 <dcngettext@plt+0x156a8>
   266b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   266bc:	muleq	r1, r4, r8
   266c0:	andeq	r1, r1, ip, lsl #17
   266c4:	bx	lr
   266c8:	ldr	r3, [pc, #12]	; 266dc <dcngettext@plt+0x156ec>
   266cc:	mov	r1, #0
   266d0:	add	r3, pc, r3
   266d4:	ldr	r2, [r3]
   266d8:	b	10f00 <__cxa_atexit@plt>
   266dc:	andeq	r1, r1, r0, lsr #20

Disassembly of section .fini:

000266e0 <.fini>:
   266e0:	push	{r3, lr}
   266e4:	pop	{r3, pc}
