# gem_ext_fifo
Xilinx MPSoC External FIFO interface 

For more information see:
* [GEM External FIFO Interface](https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/Rx-and-Tx-FIFO-Interfaces-to-PL)
* [GEM External FIFO Timing](https://support.xilinx.com/s/article/69490?language=en_US)
* [Xilinx Support Article](https://support.xilinx.com/s/question/0D52E00006hpXE2SAM/zynq-mpsoc-gem-external-fifo-no-dma-system-configuration?language=en_US)
* [GEM Debugging Tips](https://support.xilinx.com/s/article/1027406?language=en_US)