# Hi there 👋, I'm Rodrigo Machado Gonçalves  

🚀 **Computer Engineering Student** @ PUC/RS | 3rd Semester  
🌱 Currently learning **C/C++,VHDL, etc...**  

## 📫 Let's Connect

- 💌 Email: rmgoncalves06@gmail.com





## 👋 About Me

I'm a **Computer Engineering student** passionate about **technology** and embedded systems. My focus areas include:

- ⚡ **Arduino**: Building IoT devices, automation systems, and robotics prototypes.  
- 💻 **Software Development in C/C++**: Experience in developing software applications using C/C++.
- 🔧 **Digital Design with SystemVerilog and VHDL**: Knowledge in developing and simulating digital circuits for FPGAs and ASICs.

## 🚀 Technologies I Use

### 🧠 Programming Languages  
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF6F00?style=for-the-badge&logo=verilog&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-9146FF?style=for-the-badge&logo=vhdl&logoColor=white)

### 📡 Embedded & IoT  
![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)

### ⚙️ Tools & Environments  
![VS Code](https://img.shields.io/badge/VS_Code-007ACC?style=for-the-badge&logo=visualstudiocode&logoColor=white)
![Arduino IDE](https://img.shields.io/badge/Arduino_IDE-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![Vivado](https://img.shields.io/badge/Xilinx_Vivado-F64B00?style=for-the-badge&logo=xilinx&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-003366?style=for-the-badge&logo=intel&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)

## 📂 Featured Projects
- 🎮 [**Bulls and Cows (FPGA)**](https://github.com/gustavgallo/Bulls-Cows-SD)  
  Game logic implemented in SystemVerilog, fully synthesizable for FPGA.  
  _Tech:_ SystemVerilog, Vivado
  
- ⏰ [**Multiple Clocks in VHDL**](https://github.com/gustavgallo/MultipleClock-T3.git)  
   Using multiple clocks implemented in SystemVerilog, using ModelSim to view the simulation waveforms .  
  _Tech:_ SystemVerilog, ModelSim
  
- 🔢 [**Floating Point Arithmetic**](https://github.com/GncRodrigo/Aritimtica_de_Pontos_Flutuantes)
    Custom IEEE 754 floating-point unit (FPU) implemented in SystemVerilog to perform addition and subtraction.
  _Tech_: SystemVerilog, ModelSim

