Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 00:23:00 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------+-----------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                  Instance                  |                        Module                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------+-----------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top_level                                  |                                               (top) |       1574 |       1574 |       0 |    0 | 1514 |     67 |      1 |         17 |
|   (top_level)                              |                                               (top) |          7 |          7 |       0 |    0 |    9 |      0 |      0 |          0 |
|   blue_ser                                 |                                     tmds_serializer |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   calculating_ray                          |                                    ray_calculations |        244 |        244 |       0 |    0 |  153 |      0 |      0 |          4 |
|     (calculating_ray)                      |                                    ray_calculations |         62 |         62 |       0 |    0 |   41 |      0 |      0 |          4 |
|     rayDirX_recip                          |                                             divider |         89 |         89 |       0 |    0 |   56 |      0 |      0 |          0 |
|     rayDirY_recip                          |                                          divider_23 |         93 |         93 |       0 |    0 |   56 |      0 |      0 |          0 |
|   controller_in                            |                                          controller |        130 |        130 |       0 |    0 |   56 |      0 |      0 |          8 |
|   dda_fifo_in                              |                                       dda_fifo_wrap |        163 |        163 |       0 |    0 |  261 |      2 |      0 |          0 |
|     (dda_fifo_in)                          |                                       dda_fifo_wrap |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                                       xpm_fifo_axis |        162 |        162 |       0 |    0 |  261 |      2 |      0 |          0 |
|       (xpm_fifo_axis_inst)                 |                                       xpm_fifo_axis |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                                 xpm_cdc_sync_rst__2 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                                       xpm_fifo_base |        160 |        160 |       0 |    0 |  258 |      2 |      0 |          0 |
|         (xpm_fifo_base_inst)               |                                       xpm_fifo_base |          7 |          7 |       0 |    0 |   24 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                     xpm_cdc_gray__parameterized1__1 |         12 |         12 |       0 |    0 |   36 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                     xpm_cdc_gray__2 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                                 xpm_fifo_reg_vec_13 |          1 |          1 |       0 |    0 |    8 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                                 xpm_fifo_reg_vec_14 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                     xpm_cdc_gray__parameterized0__1 |         12 |         12 |       0 |    0 |   54 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                     xpm_cdc_gray__1 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                                 xpm_counter_updn_15 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                                     xpm_memory_base |          0 |          0 |       0 |    0 |    0 |      2 |      0 |          0 |
|         rdp_inst                           |                 xpm_counter_updn__parameterized0_16 |         19 |         19 |       0 |    0 |    9 |      0 |      0 |          0 |
|         rdpp1_inst                         |                 xpm_counter_updn__parameterized1_17 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rst_d1_inst                        |                                 xpm_fifo_reg_bit_18 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |                 xpm_counter_updn__parameterized0_19 |          9 |          9 |       0 |    0 |    9 |      0 |      0 |          0 |
|         wrpp1_inst                         |                 xpm_counter_updn__parameterized1_20 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp2_inst                         |                 xpm_counter_updn__parameterized2_21 |         12 |         12 |       0 |    0 |    8 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                                     xpm_fifo_rst_22 |         20 |         20 |       0 |    0 |   19 |      0 |      0 |          0 |
|   dda_fifo_out                             |                       dda_fifo_wrap__parameterized0 |        163 |        163 |       0 |    0 |  261 |      1 |      0 |          0 |
|     (dda_fifo_out)                         |                       dda_fifo_wrap__parameterized0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                       xpm_fifo_axis__parameterized0 |        162 |        162 |       0 |    0 |  261 |      1 |      0 |          0 |
|       (xpm_fifo_axis_inst)                 |                       xpm_fifo_axis__parameterized0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                                    xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                       xpm_fifo_base__parameterized0 |        160 |        160 |       0 |    0 |  258 |      1 |      0 |          0 |
|         (xpm_fifo_base_inst)               |                       xpm_fifo_base__parameterized0 |          7 |          7 |       0 |    0 |   24 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                        xpm_cdc_gray__parameterized1 |         12 |         12 |       0 |    0 |   36 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                        xpm_cdc_gray |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                                    xpm_fifo_reg_vec |          1 |          1 |       0 |    0 |    8 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                                 xpm_fifo_reg_vec_10 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                        xpm_cdc_gray__parameterized0 |         12 |         12 |       0 |    0 |   54 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                     xpm_cdc_gray__3 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                                    xpm_counter_updn |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                     xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         rdp_inst                           |                    xpm_counter_updn__parameterized0 |         19 |         19 |       0 |    0 |    9 |      0 |      0 |          0 |
|         rdpp1_inst                         |                    xpm_counter_updn__parameterized1 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rst_d1_inst                        |                                    xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |                 xpm_counter_updn__parameterized0_11 |          9 |          9 |       0 |    0 |    9 |      0 |      0 |          0 |
|         wrpp1_inst                         |                 xpm_counter_updn__parameterized1_12 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp2_inst                         |                    xpm_counter_updn__parameterized2 |         12 |         12 |       0 |    0 |    8 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                                        xpm_fifo_rst |         20 |         20 |       0 |    0 |   19 |      0 |      0 |          0 |
|   dda_module                               |                                                 dda |        446 |        446 |       0 |    0 |  560 |      0 |      1 |          4 |
|     (dda_module)                           |                                                 dda |          2 |          2 |       0 |    0 |  231 |      0 |      0 |          0 |
|     dda_fsm0                               |                                             dda_fsm |        216 |        216 |       0 |    0 |  160 |      0 |      0 |          2 |
|       (dda_fsm0)                           |                                             dda_fsm |        159 |        159 |       0 |    0 |   88 |      0 |      0 |          2 |
|       divu_inst                            |                                              divu_9 |         57 |         57 |       0 |    0 |   72 |      0 |      0 |          0 |
|     dda_fsm1                               |                                           dda_fsm_8 |        216 |        216 |       0 |    0 |  160 |      0 |      0 |          2 |
|       (dda_fsm1)                           |                                           dda_fsm_8 |        159 |        159 |       0 |    0 |   88 |      0 |      0 |          2 |
|       divu_inst                            |                                                divu |         57 |         57 |       0 |    0 |   72 |      0 |      0 |          0 |
|     ray_counter                            |                                         evt_counter |          7 |          7 |       0 |    0 |    9 |      0 |      0 |          0 |
|     worldMap                               |                   xilinx_single_port_ram_read_first |          6 |          6 |       0 |    0 |    0 |      0 |      1 |          0 |
|   deb_bwd_btn                              |                                           debouncer |         25 |         25 |       0 |    0 |   21 |      0 |      0 |          0 |
|   deb_fwd_btn                              |                                         debouncer_0 |         27 |         27 |       0 |    0 |   21 |      0 |      0 |          0 |
|   deb_leftRot_btn                          |                                         debouncer_1 |         25 |         25 |       0 |    0 |   21 |      0 |      0 |          0 |
|   deb_rightRot_btn                         |                                         debouncer_2 |         25 |         25 |       0 |    0 |   21 |      0 |      0 |          0 |
|   flattening_module                        |                                      transformation |         66 |         66 |       0 |    0 |   40 |      0 |      0 |          1 |
|   frame_buffer_module                      |                                        frame_buffer |        122 |        122 |       0 |    0 |    3 |     64 |      0 |          0 |
|     (frame_buffer_module)                  |                                        frame_buffer |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|     framebuffer_1                          |   xilinx_single_port_ram_read_first__parameterized0 |         32 |         32 |       0 |    0 |    0 |     32 |      0 |          0 |
|     framebuffer_2                          | xilinx_single_port_ram_read_first__parameterized0_7 |         88 |         88 |       0 |    0 |    0 |     32 |      0 |          0 |
|   green_ser                                |                                   tmds_serializer_3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   mhdmicw                                  |                                   hdmi_clk_wiz_720p |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   mvg                                      |                                       video_sig_gen |         86 |         86 |       0 |    0 |   22 |      0 |      0 |          0 |
|   red_ser                                  |                                   tmds_serializer_4 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|   tmds_blue                                |                                        tmds_encoder |         14 |         14 |       0 |    0 |   21 |      0 |      0 |          0 |
|   tmds_green                               |                                      tmds_encoder_5 |         12 |         12 |       0 |    0 |   21 |      0 |      0 |          0 |
|   tmds_red                                 |                                      tmds_encoder_6 |         18 |         18 |       0 |    0 |   22 |      0 |      0 |          0 |
+--------------------------------------------+-----------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


