--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1495 paths analyzed, 309 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.104ns.
--------------------------------------------------------------------------------

Paths for end point uart/dbOutLatch_1 (SLICE_X64Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/stRcvCur_1 (FF)
  Destination:          uart/dbOutLatch_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.017 - 0.077)
  Source Clock:         clk_IBUFG falling at 10.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart/stRcvCur_1 to uart/dbOutLatch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y51.YQ      Tcko                  0.652   uart/stRcvCur<1>
                                                       uart/stRcvCur_1
    SLICE_X72Y50.F3      net (fanout=4)        0.756   uart/stRcvCur<1>
    SLICE_X72Y50.X       Tilo                  0.759   uart/stRcvNext<0>
                                                       uart/dbOutLatch_not00011
    SLICE_X64Y38.CE      net (fanout=7)        1.770   uart/dbOutLatch_not0001
    SLICE_X64Y38.CLK     Tceck                 0.555   uart/dbOutLatch<1>
                                                       uart/dbOutLatch_1
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (1.966ns logic, 2.526ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point uart/dbOutLatch_0 (SLICE_X64Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/stRcvCur_1 (FF)
  Destination:          uart/dbOutLatch_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.017 - 0.077)
  Source Clock:         clk_IBUFG falling at 10.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart/stRcvCur_1 to uart/dbOutLatch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y51.YQ      Tcko                  0.652   uart/stRcvCur<1>
                                                       uart/stRcvCur_1
    SLICE_X72Y50.F3      net (fanout=4)        0.756   uart/stRcvCur<1>
    SLICE_X72Y50.X       Tilo                  0.759   uart/stRcvNext<0>
                                                       uart/dbOutLatch_not00011
    SLICE_X64Y38.CE      net (fanout=7)        1.770   uart/dbOutLatch_not0001
    SLICE_X64Y38.CLK     Tceck                 0.555   uart/dbOutLatch<1>
                                                       uart/dbOutLatch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (1.966ns logic, 2.526ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point uart/FlagPatityError (SLICE_X66Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/stRcvCur_1 (FF)
  Destination:          uart/FlagPatityError (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.028 - 0.077)
  Source Clock:         clk_IBUFG falling at 10.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart/stRcvCur_1 to uart/FlagPatityError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y51.YQ      Tcko                  0.652   uart/stRcvCur<1>
                                                       uart/stRcvCur_1
    SLICE_X72Y50.F3      net (fanout=4)        0.756   uart/stRcvCur<1>
    SLICE_X72Y50.X       Tilo                  0.759   uart/stRcvNext<0>
                                                       uart/dbOutLatch_not00011
    SLICE_X66Y38.CE      net (fanout=7)        1.490   uart/dbOutLatch_not0001
    SLICE_X66Y38.CLK     Tceck                 0.555   uart/FlagPatityError
                                                       uart/FlagPatityError
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.966ns logic, 2.246ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X65Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y117.YQ     Tcko                  0.470   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X65Y117.BX     net (fanout=1)        0.364   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X65Y117.CLK    Tckdi       (-Th)    -0.093   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X62Y117.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.153 - 0.157)
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y117.XQ     Tcko                  0.473   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X62Y117.BY     net (fanout=1)        0.379   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X62Y117.CLK    Tckdi       (-Th)    -0.152   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.625ns logic, 0.379ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point Lcd_Controller/stCur_4 (SLICE_X77Y68.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Lcd_Controller/stNext_4 (FF)
  Destination:          Lcd_Controller/stCur_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.015ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Lcd_Controller/stNext_4 to Lcd_Controller/stCur_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.XQ      Tcko                  0.474   Lcd_Controller/stNext<4>
                                                       Lcd_Controller/stNext_4
    SLICE_X77Y68.BY      net (fanout=2)        0.406   Lcd_Controller/stNext<4>
    SLICE_X77Y68.CLK     Tckdi       (-Th)    -0.135   Lcd_Controller/stCur<5>
                                                       Lcd_Controller/stCur_4
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.609ns logic, 0.406ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = 
PERIOD TIMEGRP         
"blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 181640 paths analyzed, 6894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.311ns.
--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F (SLICE_X14Y12.BY), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0 (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.311ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0 to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0
    SLICE_X3Y23.G1       net (fanout=32)       6.043   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend<0>
    SLICE_X3Y23.X        Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_LUT
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_Logic_Mux
    SLICE_X12Y30.G2      net (fanout=1)        0.954   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<24>
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X14Y12.BY      net (fanout=6)        4.595   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X14Y12.CLK     Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_Low
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     17.311ns (4.620ns logic, 12.691ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.164ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X1Y40.G2       net (fanout=68)       3.664   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X1Y40.Y        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/swap_instr_i_0_and00001
    SLICE_X1Y40.F1       net (fanout=2)        0.500   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/swap_instr_i
    SLICE_X1Y40.X        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux000042
    SLICE_X12Y30.G3      net (fanout=8)        1.302   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X14Y12.BY      net (fanout=6)        4.595   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X14Y12.CLK     Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_Low
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     16.164ns (5.004ns logic, 11.160ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.022ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X0Y39.G3       net (fanout=68)       3.603   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X0Y39.Y        Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X1Y40.F4       net (fanout=6)        0.364   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X1Y40.X        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux000042
    SLICE_X12Y30.G3      net (fanout=8)        1.302   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X14Y12.BY      net (fanout=6)        4.595   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X14Y12.CLK     Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_Low
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     16.022ns (5.059ns logic, 10.963ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G (SLICE_X14Y12.BY), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0 (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.292ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0 to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0
    SLICE_X3Y23.G1       net (fanout=32)       6.043   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend<0>
    SLICE_X3Y23.X        Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_LUT
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_Logic_Mux
    SLICE_X12Y30.G2      net (fanout=1)        0.954   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<24>
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X14Y12.BY      net (fanout=6)        4.595   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X14Y12.CLK     Tds                   0.442   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_Low
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     17.292ns (4.601ns logic, 12.691ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.145ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X1Y40.G2       net (fanout=68)       3.664   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X1Y40.Y        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/swap_instr_i_0_and00001
    SLICE_X1Y40.F1       net (fanout=2)        0.500   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/swap_instr_i
    SLICE_X1Y40.X        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux000042
    SLICE_X12Y30.G3      net (fanout=8)        1.302   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X14Y12.BY      net (fanout=6)        4.595   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X14Y12.CLK     Tds                   0.442   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_Low
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     16.145ns (4.985ns logic, 11.160ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.003ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X0Y39.G3       net (fanout=68)       3.603   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X0Y39.Y        Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X1Y40.F4       net (fanout=6)        0.364   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X1Y40.X        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux000042
    SLICE_X12Y30.G3      net (fanout=8)        1.302   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X14Y12.BY      net (fanout=6)        4.595   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X14Y12.CLK     Tds                   0.442   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_Low
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     16.003ns (5.040ns logic, 10.963ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F (SLICE_X2Y12.BY), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0 (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.674ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0 to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_0
    SLICE_X3Y23.G1       net (fanout=32)       6.043   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend<0>
    SLICE_X3Y23.X        Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_LUT
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_Logic_Mux
    SLICE_X12Y30.G2      net (fanout=1)        0.954   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<24>
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X2Y12.BY       net (fanout=6)        3.958   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X2Y12.CLK      Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     16.674ns (4.620ns logic, 12.054ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.527ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X1Y40.G2       net (fanout=68)       3.664   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X1Y40.Y        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/swap_instr_i_0_and00001
    SLICE_X1Y40.F1       net (fanout=2)        0.500   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/swap_instr_i
    SLICE_X1Y40.X        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux000042
    SLICE_X12Y30.G3      net (fanout=8)        1.302   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X2Y12.BY       net (fanout=6)        3.958   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X2Y12.CLK      Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     15.527ns (5.004ns logic, 10.523ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.385ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X0Y39.G3       net (fanout=68)       3.603   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X0Y39.Y        Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X1Y40.F4       net (fanout=6)        0.364   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X1Y40.X        Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux000042
    SLICE_X12Y30.G3      net (fanout=8)        1.302   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N14
    SLICE_X12Y30.Y       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0
    SLICE_X12Y30.F1      net (fanout=1)        0.439   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000_SW0/O
    SLICE_X12Y30.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_24_mux0000
    SLICE_X13Y46.F4      net (fanout=1)        0.660   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<24>
    SLICE_X13Y46.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<24>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X2Y12.BY       net (fanout=6)        3.958   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
    SLICE_X2Y12.CLK      Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/reg2_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     15.385ns (5.059ns logic, 10.326ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X24Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.038 - 0.027)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.YQ      Tcko                  0.470   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/pc_I
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF
    SLICE_X24Y55.BX      net (fanout=2)        0.406   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/pc_I
    SLICE_X24Y55.CLK     Tdh         (-Th)     0.149   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<31>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.321ns logic, 0.406ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0 (SLICE_X52Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7 (FF)
  Destination:          blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.009 - 0.005)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7 to blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.YQ      Tcko                  0.470   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<8>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7
    SLICE_X52Y71.BX      net (fanout=2)        0.404   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<7>
    SLICE_X52Y71.CLK     Tdh         (-Th)     0.149   blaze/RS232/RS232/UARTLITE_CORE_I/rx_Data<6>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.321ns logic, 0.404ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X24Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.YQ      Tcko                  0.470   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X24Y48.BX      net (fanout=2)        0.405   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/pc_I
    SLICE_X24Y48.CLK     Tdh         (-Th)     0.149   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<17>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.321ns logic, 0.405ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Location pin: MULT18X18_X0Y6.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Location pin: MULT18X18_X0Y7.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      9.104ns|     17.311ns|            0|            0|         1495|       181640|
| TS_blaze_clock_generator_0_clo|     20.000ns|     17.311ns|          N/A|            0|            0|       181640|            0|
| ck_generator_0_SIG_DCM0_CLK0  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.311|    4.552|    2.688|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 183135 paths, 0 nets, and 12029 connections

Design statistics:
   Minimum period:  17.311ns{1}   (Maximum frequency:  57.767MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 30 15:00:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



