

================================================================
== Vivado HLS Report for 'roundf'
================================================================
* Date:           Sun Jun  6 15:12:08 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.151|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     181|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        0|      -|       47|      24|    -|
|Multiplexer      |        -|      -|        -|       -|    -|
|Register         |        -|      -|       68|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      115|     205|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mask_table1_U      |roundf_mask_table1      |        0|  23|  12|    0|    32|   23|     1|          736|
    |one_half_table2_U  |roundf_one_half_table2  |        0|  24|  12|    0|    32|   24|     1|          768|
    +-------------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                        |        0|  47|  24|    0|    64|   47|     2|         1504|
    +-------------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_s_fu_133_p2           |     +    |      0|  0|  39|          32|          32|
    |and_ln849_fu_188_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |xs_sig_V_fu_148_p2           |    and   |      0|  0|  23|          23|          23|
    |icmp_ln849_1_fu_92_p2        |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln849_fu_86_p2          |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_return                    |  select  |      0|  0|  32|           1|          32|
    |select_ln849_fu_172_p3       |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1309_fu_142_p2         |    xor   |      0|  0|  23|          23|           2|
    |xor_ln849_fu_183_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 181|         101|         143|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln849_1_reg_217     |   1|   0|    1|          0|
    |icmp_ln849_reg_211       |   1|   0|    1|          0|
    |t_V_1_reg_205            |  32|   0|   32|          0|
    |x_read_reg_200           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  68|   0|   68|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    roundf    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    roundf    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    roundf    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    roundf    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    roundf    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    roundf    | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |    roundf    | return value |
|ap_return  | out |   32| ap_ctrl_hs |    roundf    | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t_V_1 = bitcast float %x_read to i32" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:194->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 4 'bitcast' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_1, i32 23, i32 30) nounwind" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:194->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 5 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.84ns)   --->   "%icmp_ln849 = icmp ult i8 %tmp_V, 126" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 6 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%icmp_ln849_1 = icmp ugt i8 %tmp_V, -106" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 7 'icmp' 'icmp_ln849_1' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_1, i32 23, i32 27) nounwind" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:207->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 8 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i5 %index_V to i64" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 9 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 10 'getelementptr' 'mask_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.23ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 11 'load' 'mask' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 12 'getelementptr' 'one_half_table2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.23ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 13 'load' 'one_half' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_1, i32 31)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:194->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 14 'bitselect' 'p_Result_s' <Predicate = (icmp_ln849)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 15 'bitconcatenate' 'p_Result_11' <Predicate = (icmp_ln849)> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (1.23ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 16 'load' 'mask' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_2 : Operation 17 [1/2] (1.23ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 17 'load' 'one_half' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i24 %one_half to i32" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 18 'zext' 'zext_ln209' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.01ns)   --->   "%p_Val2_s = add i32 %zext_ln209, %t_V_1" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 19 'add' 'p_Val2_s' <Predicate = (!icmp_ln849)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:323->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:324->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 20 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%xor_ln1309 = xor i23 %mask, -1" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 21 'xor' 'xor_ln1309' <Predicate = (!icmp_ln849)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%xs_sig_V = and i23 %tmp_V_1, %xor_ln1309" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 22 'and' 'xs_sig_V' <Predicate = (!icmp_ln849)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 31)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 23 'partselect' 'tmp' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp, i23 %xs_sig_V)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 24 'bitconcatenate' 'p_Result_12' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%select_ln849 = select i1 %icmp_ln849, i32 %p_Result_11, i32 %p_Result_12" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 25 'select' 'select_ln849' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.44ns) (out node of the LUT)   --->   "%bitcast_ln849 = bitcast i32 %select_ln849 to float" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 26 'bitcast' 'bitcast_ln849' <Predicate = true> <Delay = 0.44>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln849_1)   --->   "%xor_ln849 = xor i1 %icmp_ln849, true" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 27 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln849_1)   --->   "%and_ln849 = and i1 %icmp_ln849_1, %xor_ln849" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 28 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln849_1 = select i1 %and_ln849, float %x_read, float %bitcast_ln849" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 29 'select' 'select_ln849_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret float %select_ln849_1" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 011]
t_V_1                (bitcast       ) [ 011]
tmp_V                (partselect    ) [ 000]
icmp_ln849           (icmp          ) [ 011]
icmp_ln849_1         (icmp          ) [ 011]
index_V              (partselect    ) [ 000]
zext_ln498           (zext          ) [ 000]
mask_table1_addr     (getelementptr ) [ 011]
one_half_table2_addr (getelementptr ) [ 011]
p_Result_s           (bitselect     ) [ 000]
p_Result_11          (bitconcatenate) [ 000]
mask                 (load          ) [ 000]
one_half             (load          ) [ 000]
zext_ln209           (zext          ) [ 000]
p_Val2_s             (add           ) [ 000]
tmp_V_1              (trunc         ) [ 000]
xor_ln1309           (xor           ) [ 000]
xs_sig_V             (and           ) [ 000]
tmp                  (partselect    ) [ 000]
p_Result_12          (bitconcatenate) [ 000]
select_ln849         (select        ) [ 000]
bitcast_ln849        (bitcast       ) [ 000]
xor_ln849            (xor           ) [ 000]
and_ln849            (and           ) [ 000]
select_ln849_1       (select        ) [ 000]
ret_ln7              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="one_half_table2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mask_table1_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="23" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="one_half_table2_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="24" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_half_table2_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_half/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="t_V_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="0" index="3" bw="6" slack="0"/>
<pin id="81" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln849_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln849_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="index_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln498_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Result_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Result_11_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln209_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Val2_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln1309_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="23" slack="0"/>
<pin id="144" dir="0" index="1" bw="23" slack="0"/>
<pin id="145" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1309/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xs_sig_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="23" slack="0"/>
<pin id="150" dir="0" index="1" bw="23" slack="0"/>
<pin id="151" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="6" slack="0"/>
<pin id="159" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Result_12_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="0" index="2" bw="23" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln849_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln849/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bitcast_ln849_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln849/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln849_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln849_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln849/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln849_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln849_1/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="x_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="t_V_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln849_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln849 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln849_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln849_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="mask_table1_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="one_half_table2_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="1"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="one_half_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="76" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="76" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="72" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="98" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="66" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="53" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="138" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="133" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="154" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="148" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="121" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="164" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="179" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="40" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="208"><net_src comp="72" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="214"><net_src comp="86" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="220"><net_src comp="92" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="225"><net_src comp="46" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="230"><net_src comp="59" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: mask_table1 | {}
	Port: one_half_table2 | {}
 - Input state : 
	Port: roundf : x | {1 }
	Port: roundf : mask_table1 | {1 2 }
	Port: roundf : one_half_table2 | {1 2 }
  - Chain level:
	State 1
		tmp_V : 1
		icmp_ln849 : 2
		icmp_ln849_1 : 2
		index_V : 1
		zext_ln498 : 2
		mask_table1_addr : 3
		mask : 4
		one_half_table2_addr : 3
		one_half : 4
	State 2
		p_Result_11 : 1
		zext_ln209 : 1
		p_Val2_s : 2
		tmp_V_1 : 3
		xor_ln1309 : 1
		xs_sig_V : 4
		tmp : 3
		p_Result_12 : 4
		select_ln849 : 5
		bitcast_ln849 : 6
		select_ln849_1 : 7
		ret_ln7 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln849_fu_172  |    0    |    32   |
|          | select_ln849_1_fu_193 |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |    p_Val2_s_fu_133    |    0    |    39   |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln1309_fu_142   |    0    |    23   |
|          |    xor_ln849_fu_183   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    xs_sig_V_fu_148    |    0    |    23   |
|          |    and_ln849_fu_188   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln849_fu_86   |    0    |    11   |
|          |   icmp_ln849_1_fu_92  |    0    |    11   |
|----------|-----------------------|---------|---------|
|   read   |   x_read_read_fu_40   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_V_fu_76      |    0    |    0    |
|partselect|     index_V_fu_98     |    0    |    0    |
|          |       tmp_fu_154      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln498_fu_108   |    0    |    0    |
|          |   zext_ln209_fu_129   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|   p_Result_s_fu_114   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_11_fu_121  |    0    |    0    |
|          |   p_Result_12_fu_164  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     tmp_V_1_fu_138    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   175   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    icmp_ln849_1_reg_217    |    1   |
|     icmp_ln849_reg_211     |    1   |
|  mask_table1_addr_reg_222  |    5   |
|one_half_table2_addr_reg_227|    5   |
|        t_V_1_reg_205       |   32   |
|       x_read_reg_200       |   32   |
+----------------------------+--------+
|            Total           |   76   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   175  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   76   |   193  |
+-----------+--------+--------+--------+
