=============================================================================
Filelist generated by IPexpress/Clarity    09/03/2024    10:21:32        
Filename  : rx_dphy_filelist.log                                   
IP package: CSI-2/DSI D-PHY Receiver 1.6                              
Copyright(c) 2015 Lattice Semiconductor Corporation. All rights reserved.    
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy 
-----------------------------------------------------------------------------
  rx_dphy.lpc                      : IP ispLEVER LPC File
  rx_dphy.v                        : IP Verilog Top Module
  rx_dphy_dphy_rx.v                : IP Verilog Submodule
  rx_dphy_capture_ctrl_bb.v        : IP Verilog Black-box for Synthesis
  rx_dphy_dphy_rx_wrap_bb.v        : IP Verilog Black-box for Synthesis
  rx_dphy_soft_dphy_rx_bb.v        : IP Verilog Black-box for Synthesis
  rx_dphy_rx_global_ctrl_bb.v      : IP Verilog Black-box for Synthesis
  rx_dphy_capture_ctrl.v           : IP Verilog Submodule for Simulation
  rx_dphy_soft_dphy_rx.v           : IP Verilog Submodule for Simulation
  rx_dphy_dphy_wrapper.v           : IP Verilog Submodule for Simulation
  rx_dphy_dphy_rx_wrap.v           : IP Verilog Submodule for Simulation
  rx_dphy_rx_global_ctrl.v         : IP Verilog Submodule for Simulation
  rx_dphy_params.v                 : IP Verilog Defines File
  rx_dphy_gen.log                  : IP Status Log
  rx_dphy_generate.log             : IP Generate Log
ngo files:
  pmi_fifoLLr130448pceef079.ngo
  pmi_fifoLLr130448pceef079_0.ngo
  pmi_fifoLLr130448pceef079_1.ngo
  pmi_fifoLLr130448pceef079_2.ngo
  pmi_fifo_dcLLar11501616163232p11a7bfdb.ngo
  rx_dphy_capture_ctrl.ngo
  rx_dphy_dphy_rx_wrap.ngo
  rx_dphy_rx_global_ctrl.ngo
  rx_dphy_soft_dphy_rx.ngo

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all CSI-2/DSI D-PHY Receiver configurations
    ../C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/dphy_rx_eval/testbench 
 
Models common to all CSI-2/DSI D-PHY Receiver configurations
    ../C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/dphy_rx_eval/models/lifmd 
 
Simulation files specific to rx_dphy configuration
    ../C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/dphy_rx_eval/rx_dphy/sim/modelsim 
    ../C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/dphy_rx_eval/rx_dphy/sim/aldec 
 
Implementation files specific to rx_dphy configuration
    ../C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/dphy_rx_eval/rx_dphy/impl 

