// Seed: 736842033
module module_0 (
    input tri id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    output tri0 id_9,
    id_12,
    input tri id_10
);
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wire id_4,
    input uwire id_5,
    output uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply0 id_12,
    input wand id_13,
    input tri1 id_14,
    output supply0 id_15,
    output tri0 id_16,
    output tri id_17,
    input tri id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri0 void id_21,
    input tri0 id_22,
    output supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    input tri0 id_26,
    output wire id_27,
    input wire id_28,
    output wor id_29
);
  assign id_3 = id_0 & id_28;
  module_0 modCall_1 (
      id_8,
      id_21,
      id_2,
      id_22,
      id_22,
      id_7,
      id_25,
      id_19,
      id_17,
      id_24,
      id_14
  );
  assign modCall_1.type_0 = 0;
  assign id_27 = id_8 <= id_18.id_8;
  wire id_31;
endmodule
