
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -109.88

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -23.38

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -23.38

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  25.74 source latency counter_0/n20_q[2]$_DFFE_PP0P_/CLK ^
 -24.53 target latency counter_0/n20_q[0]$_DFFE_PP0P_/CLK ^
  -0.44 CRPR
--------------
   0.78 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.79    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.15    0.05   25.05 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.22   10.07   12.44   37.48 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 10.12    0.41   37.89 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.14    4.86    4.55   42.44 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  4.87    0.07   42.51 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.07   13.96    8.22   50.73 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 13.97    0.29   51.02 ^ counter_0/n20_q[3]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 51.02   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.56    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.67    8.24   11.74   11.86 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  8.25    0.13   11.99 ^ clkbuf_1_1__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.33    7.25   13.63   25.62 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock_i (net)
                  7.25    0.12   25.74 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   25.74   clock reconvergence pessimism
                         17.53   43.27   library removal time
                                 43.27   data required time
-----------------------------------------------------------------------------
                                 43.27   data required time
                                -51.02   data arrival time
-----------------------------------------------------------------------------
                                  7.75   slack (MET)


Startpoint: enable_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 v input external delay
     1    0.77    0.00    0.00   25.00 v enable_i (in)
                                         enable_i (net)
                  0.14    0.04   25.04 v input1/A (BUFx2_ASAP7_75t_R)
     5    3.82   13.35   15.04   40.08 v input1/Y (BUFx2_ASAP7_75t_R)
                                         net1 (net)
                 13.38    0.36   40.44 v counter_0/_30_/A2 (OA21x2_ASAP7_75t_R)
     1    0.85    4.91   18.27   58.71 v counter_0/_30_/Y (OA21x2_ASAP7_75t_R)
                                         counter_0/_08_ (net)
                  4.93    0.11   58.83 v counter_0/n20_q[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 58.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.56    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.67    8.24   11.74   11.86 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  8.25    0.12   11.98 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.28    7.07   13.54   25.52 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  7.08    0.11   25.63 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   25.63   clock reconvergence pessimism
                         11.19   36.83   library hold time
                                 36.83   data required time
-----------------------------------------------------------------------------
                                 36.83   data required time
                                -58.83   data arrival time
-----------------------------------------------------------------------------
                                 22.00   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.92    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.18    0.06   25.06 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.72   11.54   13.18   38.24 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 11.61    0.52   38.76 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.48    5.67    5.09   43.84 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  5.68    0.09   43.93 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    5.08   17.21    9.80   53.73 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 17.23    0.39   54.12 ^ counter_0/n20_q[0]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 54.12   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.44    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.45   11.32  136.42 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.46    0.10  136.53 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.04    6.36   12.92  149.45 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  6.36    0.08  149.53 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  149.53   clock reconvergence pessimism
                          4.88  154.41   library recovery time
                                154.41   data required time
-----------------------------------------------------------------------------
                                154.41   data required time
                                -54.12   data arrival time
-----------------------------------------------------------------------------
                                100.29   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.56    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.67    8.24   11.74   11.86 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  8.25    0.12   11.98 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.28    7.07   13.54   25.52 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  7.08    0.10   25.62 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.59   31.38   49.57   75.20 v counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 31.41    0.50   75.70 v counter_0/_23_/A (INVx2_ASAP7_75t_R)
     3    2.71   15.72   12.88   88.58 ^ counter_0/_23_/Y (INVx2_ASAP7_75t_R)
                                         net3 (net)
                 15.72    0.13   88.71 ^ counter_0/_37_/A (HAxp5_ASAP7_75t_R)
     3    2.29   32.66   19.76  108.47 v counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 32.66    0.08  108.55 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     1    1.61    7.08   19.93  128.48 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net12 (net)
                  7.09    0.17  128.65 v counter_0/_34_/B (OAI21x1_ASAP7_75t_R)
     1    0.79   10.77    5.14  133.79 ^ counter_0/_34_/Y (OAI21x1_ASAP7_75t_R)
                                         counter_0/_17_ (net)
                 10.77    0.04  133.83 ^ counter_0/_35_/A (AND4x1_ASAP7_75t_R)
     1    1.38   16.56   26.62  160.45 ^ counter_0/_35_/Y (AND4x1_ASAP7_75t_R)
                                         counter_0/_18_ (net)
                 16.57    0.12  160.57 ^ counter_0/_36_/B (AOI21x1_ASAP7_75t_R)
     1    0.79   12.59    7.78  168.35 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
                                         counter_0/_10_ (net)
                 12.59    0.09  168.45 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                168.45   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.44    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.45   11.32  136.42 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.46    0.11  136.53 ^ clkbuf_1_1__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.09    6.52   13.01  149.54 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock_i (net)
                  6.53    0.10  149.64 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.44  150.07   clock reconvergence pessimism
                         -5.01  145.06   library setup time
                                145.06   data required time
-----------------------------------------------------------------------------
                                145.06   data required time
                               -168.45   data arrival time
-----------------------------------------------------------------------------
                                -23.38   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.92    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.18    0.06   25.06 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.72   11.54   13.18   38.24 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 11.61    0.52   38.76 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.48    5.67    5.09   43.84 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  5.68    0.09   43.93 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    5.08   17.21    9.80   53.73 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 17.23    0.39   54.12 ^ counter_0/n20_q[0]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 54.12   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.44    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.45   11.32  136.42 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.46    0.10  136.53 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.04    6.36   12.92  149.45 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  6.36    0.08  149.53 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  149.53   clock reconvergence pessimism
                          4.88  154.41   library recovery time
                                154.41   data required time
-----------------------------------------------------------------------------
                                154.41   data required time
                                -54.12   data arrival time
-----------------------------------------------------------------------------
                                100.29   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.56    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.67    8.24   11.74   11.86 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  8.25    0.12   11.98 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.28    7.07   13.54   25.52 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  7.08    0.10   25.62 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.59   31.38   49.57   75.20 v counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 31.41    0.50   75.70 v counter_0/_23_/A (INVx2_ASAP7_75t_R)
     3    2.71   15.72   12.88   88.58 ^ counter_0/_23_/Y (INVx2_ASAP7_75t_R)
                                         net3 (net)
                 15.72    0.13   88.71 ^ counter_0/_37_/A (HAxp5_ASAP7_75t_R)
     3    2.29   32.66   19.76  108.47 v counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 32.66    0.08  108.55 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     1    1.61    7.08   19.93  128.48 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net12 (net)
                  7.09    0.17  128.65 v counter_0/_34_/B (OAI21x1_ASAP7_75t_R)
     1    0.79   10.77    5.14  133.79 ^ counter_0/_34_/Y (OAI21x1_ASAP7_75t_R)
                                         counter_0/_17_ (net)
                 10.77    0.04  133.83 ^ counter_0/_35_/A (AND4x1_ASAP7_75t_R)
     1    1.38   16.56   26.62  160.45 ^ counter_0/_35_/Y (AND4x1_ASAP7_75t_R)
                                         counter_0/_18_ (net)
                 16.57    0.12  160.57 ^ counter_0/_36_/B (AOI21x1_ASAP7_75t_R)
     1    0.79   12.59    7.78  168.35 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
                                         counter_0/_10_ (net)
                 12.59    0.09  168.45 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                168.45   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.44    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.45   11.32  136.42 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.46    0.11  136.53 ^ clkbuf_1_1__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.09    6.52   13.01  149.54 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock_i (net)
                  6.53    0.10  149.64 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.44  150.07   clock reconvergence pessimism
                         -5.01  145.06   library setup time
                                145.06   data required time
-----------------------------------------------------------------------------
                                145.06   data required time
                               -168.45   data arrival time
-----------------------------------------------------------------------------
                                -23.38   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
286.4434814453125

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8951

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
20.750370025634766

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9006

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 7

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
  11.86   11.86 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  13.66   25.52 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.10   25.62 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  49.57   75.20 v counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  13.38   88.58 ^ counter_0/_23_/Y (INVx2_ASAP7_75t_R)
  19.89  108.47 v counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
  20.01  128.48 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
   5.31  133.79 ^ counter_0/_34_/Y (OAI21x1_ASAP7_75t_R)
  26.66  160.45 ^ counter_0/_35_/Y (AND4x1_ASAP7_75t_R)
   7.90  168.35 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
   0.09  168.45 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         168.45   data arrival time

 125.00  125.00   clock core_clock (rise edge)
   0.00  125.00   clock source latency
   0.00  125.00 ^ clock_i (in)
  11.42  136.42 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  13.12  149.54 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.10  149.64 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   0.44  150.07   clock reconvergence pessimism
  -5.01  145.06   library setup time
         145.06   data required time
---------------------------------------------------------
         145.06   data required time
        -168.45   data arrival time
---------------------------------------------------------
         -23.38   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20_q[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
  11.42   11.42 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  13.12   24.54 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.10   24.64 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  44.02   68.66 ^ counter_0/n20_q[3]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  10.07   78.73 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
   0.08   78.81 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
          78.81   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
  11.86   11.86 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  13.76   25.62 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.12   25.74 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.08   24.66   clock reconvergence pessimism
  11.01   35.67   library hold time
          35.67   data required time
---------------------------------------------------------
          35.67   data required time
         -78.81   data arrival time
---------------------------------------------------------
          43.14   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
24.5280

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
25.7370

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
168.4469

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-23.3831

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-13.881585

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.12e-05   2.85e-05   3.96e-10   1.10e-04  28.8%
Combinational          1.36e-04   8.35e-05   2.39e-09   2.20e-04  57.6%
Clock                  3.16e-05   2.03e-05   1.30e-10   5.19e-05  13.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.49e-04   1.32e-04   2.91e-09   3.81e-04 100.0%
                          65.3%      34.7%       0.0%
