

================================================================
== Vivado HLS Report for 'subconv_1x1_8p_p'
================================================================
* Date:           Sun Dec 16 04:34:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  467096|  467096|  467096|  467096|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    6145|    6145|         3|          1|          1|  6144|    yes   |
        |- Loop 2             |  454800|  454800|     56850|          -|          -|     8|    no    |
        | + Loop 2.1          |   56848|   56848|      7106|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1      |    7104|    7104|        74|          -|          -|    96|    no    |
        |   +++ Loop 2.1.1.1  |      72|      72|         6|          -|          -|    12|    no    |
        |- Loop 3             |    6146|    6146|         4|          1|          1|  6144|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 4, States = { 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
	15  / (exitcond1)
7 --> 
	8  / (!exitcond4)
	6  / (exitcond4)
8 --> 
	9  / (!exitcond7)
	7  / (exitcond7)
9 --> 
	10  / (!exitcond8)
	8  / (exitcond8)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	9  / true
15 --> 
	19  / (exitcond_flatten3)
	16  / (!exitcond_flatten3)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_20 (19)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:684
:0  br label %.preheader55


 <State 2>: 7.24ns
ST_2: indvar_flatten1 (21)  [1/1] 0.00ns
.preheader55:0  %indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

ST_2: co (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader55:1  %co = phi i7 [ 0, %0 ], [ %tmp_mid2_v, %1 ]

ST_2: indvar_flatten (23)  [1/1] 0.00ns
.preheader55:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

ST_2: h (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader55:3  %h = phi i4 [ 1, %0 ], [ %tmp_133_mid2, %1 ]

ST_2: w (25)  [1/1] 0.00ns
.preheader55:4  %w = phi i4 [ 1, %0 ], [ %w_7, %1 ]

ST_2: exitcond_flatten1 (26)  [1/1] 2.97ns
.preheader55:5  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -2048

ST_2: indvar_flatten_next1 (27)  [1/1] 2.34ns
.preheader55:6  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

ST_2: StgValue_28 (28)  [1/1] 0.00ns
.preheader55:7  br i1 %exitcond_flatten1, label %.preheader54.preheader, label %.preheader56.preheader

ST_2: exitcond_flatten (32)  [1/1] 2.91ns
.preheader56.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

ST_2: not_exitcond_flatten (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:686 (grouped into LUT with out node exitcond5_mid)
.preheader56.preheader:13  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond (44)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:686
.preheader56.preheader:14  %exitcond = icmp eq i4 %w, -7

ST_2: exitcond5_mid (45)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:686 (out node of the LUT)
.preheader56.preheader:15  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: tmp_180 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:686 (grouped into LUT with out node w_mid2)
.preheader56.preheader:17  %tmp_180 = or i1 %exitcond5_mid, %exitcond_flatten

ST_2: w_mid2 (48)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:686 (out node of the LUT)
.preheader56.preheader:18  %w_mid2 = select i1 %tmp_180, i4 1, i4 %w

ST_2: indvar_flatten_op (100)  [1/1] 2.32ns
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

ST_2: indvar_flatten_next (101)  [1/1] 2.07ns
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op


 <State 3>: 8.32ns
ST_3: co_7 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:684
.preheader56.preheader:0  %co_7 = add i7 1, %co

ST_3: h_mid (33)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:3  %h_mid = select i1 %exitcond_flatten, i4 1, i4 %h

ST_3: tmp_mid2_v (34)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:4  %tmp_mid2_v = select i1 %exitcond_flatten, i7 %co_7, i7 %co

ST_3: tmp_mid2 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:5  %tmp_mid2 = zext i7 %tmp_mid2_v to i64

ST_3: tmp_184 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:6  %tmp_184 = trunc i7 %tmp_mid2_v to i3

ST_3: newIndex1_mid2_v (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:7  %newIndex1_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %tmp_mid2_v, i32 3, i32 6)

ST_3: tmp (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:8  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex1_mid2_v, i3 0)

ST_3: p_shl2_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:9  %p_shl2_cast = zext i7 %tmp to i8

ST_3: tmp_s (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:10  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex1_mid2_v, i1 false)

ST_3: p_shl3_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:11  %p_shl3_cast = zext i5 %tmp_s to i8

ST_3: tmp_179 (42)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:12  %tmp_179 = add i8 %p_shl3_cast, %p_shl2_cast

ST_3: h_8 (46)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:685
.preheader56.preheader:16  %h_8 = add i4 1, %h_mid

ST_3: tmp_133_mid2 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:19  %tmp_133_mid2 = select i1 %exitcond5_mid, i4 %h_8, i4 %h_mid

ST_3: tmp_133_mid2_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:20  %tmp_133_mid2_cast = zext i4 %tmp_133_mid2 to i8

ST_3: tmp_181 (51)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:21  %tmp_181 = add i8 %tmp_179, %tmp_133_mid2_cast

ST_3: tmp_21 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:686
.preheader56.preheader:27  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

ST_3: bias_V_addr (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:40  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp_mid2

ST_3: bias_V_load (71)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:41  %bias_V_load = load i8* %bias_V_addr, align 1

ST_3: StgValue_55 (72)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:42  switch i3 %tmp_184, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

ST_3: empty (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:689
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_21)

ST_3: w_7 (99)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:686
:1  %w_7 = add i4 %w_mid2, 1

ST_3: StgValue_58 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:686
:4  br label %.preheader55


 <State 4>: 7.04ns
ST_4: empty_62 (31)  [1/1] 0.00ns
.preheader56.preheader:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

ST_4: tmp_185 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:22  %tmp_185 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_181, i3 0)

ST_4: p_shl_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:23  %p_shl_cast = zext i11 %tmp_185 to i12

ST_4: tmp_186 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:24  %tmp_186 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_181, i1 false)

ST_4: p_shl1_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:25  %p_shl1_cast = zext i9 %tmp_186 to i12

ST_4: tmp_182 (56)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:26  %tmp_182 = add i12 %p_shl1_cast, %p_shl_cast

ST_4: StgValue_65 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:687
.preheader56.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_116_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:29  %tmp_116_cast = zext i4 %w_mid2 to i12

ST_4: tmp_183 (60)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:30  %tmp_183 = add i12 %tmp_182, %tmp_116_cast

ST_4: tmp_203_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:31  %tmp_203_cast = zext i12 %tmp_183 to i64

ST_4: ShuffleConvs_2_Downs (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:32  %ShuffleConvs_2_Downs = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_3, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_24 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:33  %ShuffleConvs_2_Downs_24 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_6, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_25 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:34  %ShuffleConvs_2_Downs_25 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_7, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_26 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:35  %ShuffleConvs_2_Downs_26 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_5, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_27 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:36  %ShuffleConvs_2_Downs_27 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_2, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_28 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:37  %ShuffleConvs_2_Downs_28 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_29 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:38  %ShuffleConvs_2_Downs_29 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_1, i64 0, i64 %tmp_203_cast

ST_4: ShuffleConvs_2_Downs_30 (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:39  %ShuffleConvs_2_Downs_30 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_4, i64 0, i64 %tmp_203_cast

ST_4: bias_V_load (71)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:688
.preheader56.preheader:41  %bias_V_load = load i8* %bias_V_addr, align 1

ST_4: StgValue_78 (74)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch14:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_29, align 1

ST_4: StgValue_79 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch14:1  br label %1

ST_4: StgValue_80 (77)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch13:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_27, align 1

ST_4: StgValue_81 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch13:1  br label %1

ST_4: StgValue_82 (80)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch12:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs, align 1

ST_4: StgValue_83 (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch12:1  br label %1

ST_4: StgValue_84 (83)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch11:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_30, align 1

ST_4: StgValue_85 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch11:1  br label %1

ST_4: StgValue_86 (86)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch10:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_26, align 1

ST_4: StgValue_87 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch10:1  br label %1

ST_4: StgValue_88 (89)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch9:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_24, align 1

ST_4: StgValue_89 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch9:1  br label %1

ST_4: StgValue_90 (92)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch8:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_25, align 1

ST_4: StgValue_91 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch8:1  br label %1

ST_4: StgValue_92 (95)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:688
branch15:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_28, align 1

ST_4: StgValue_93 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:688
branch15:1  br label %1


 <State 5>: 1.59ns
ST_5: StgValue_94 (104)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:694
.preheader54.preheader:0  br label %.preheader54


 <State 6>: 3.10ns
ST_6: h1 (106)  [1/1] 0.00ns
.preheader54:0  %h1 = phi i4 [ %h_7, %3 ], [ 1, %.preheader54.preheader ]

ST_6: exitcond1 (107)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:694
.preheader54:1  %exitcond1 = icmp eq i4 %h1, -7

ST_6: empty_63 (108)  [1/1] 0.00ns
.preheader54:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: StgValue_98 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:694
.preheader54:3  br i1 %exitcond1, label %.preheader.preheader, label %.preheader53.preheader

ST_6: tmp_cast1 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
.preheader53.preheader:0  %tmp_cast1 = zext i4 %h1 to i8

ST_6: tmp_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
.preheader53.preheader:1  %tmp_cast = zext i4 %h1 to i11

ST_6: StgValue_101 (113)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:695
.preheader53.preheader:2  br label %.preheader53

ST_6: StgValue_102 (522)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:706
.preheader.preheader:0  br label %.preheader


 <State 7>: 3.10ns
ST_7: w2 (115)  [1/1] 0.00ns
.preheader53:0  %w2 = phi i4 [ %w_8, %2 ], [ 1, %.preheader53.preheader ]

ST_7: exitcond4 (116)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:695
.preheader53:1  %exitcond4 = icmp eq i4 %w2, -7

ST_7: empty_64 (117)  [1/1] 0.00ns
.preheader53:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: StgValue_106 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
.preheader53:3  br i1 %exitcond4, label %3, label %.preheader52.preheader

ST_7: tmp_121_cast1 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader52.preheader:0  %tmp_121_cast1 = zext i4 %w2 to i12

ST_7: tmp_121_cast (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader52.preheader:1  %tmp_121_cast = zext i4 %w2 to i15

ST_7: StgValue_109 (122)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader52.preheader:2  br label %.preheader52

ST_7: h_7 (519)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:694
:0  %h_7 = add i4 %h1, 1

ST_7: StgValue_111 (520)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:694
:1  br label %.preheader54


 <State 8>: 7.63ns
ST_8: ci (124)  [1/1] 0.00ns
.preheader52:0  %ci = phi i7 [ 0, %.preheader52.preheader ], [ %ci_1, %.preheader52.loopexit ]

ST_8: exitcond7 (125)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader52:1  %exitcond7 = icmp eq i7 %ci, -32

ST_8: empty_65 (126)  [1/1] 0.00ns
.preheader52:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_8: ci_1 (127)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader52:3  %ci_1 = add i7 %ci, 1

ST_8: StgValue_116 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader52:4  br i1 %exitcond7, label %2, label %.preheader51.preheader

ST_8: tmp_122_cast (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader51.preheader:0  %tmp_122_cast = zext i7 %ci to i12

ST_8: tmp_198 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader51.preheader:1  %tmp_198 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

ST_8: p_shl6_cast (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader51.preheader:2  %p_shl6_cast = zext i10 %tmp_198 to i11

ST_8: tmp_199 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
.preheader51.preheader:3  %tmp_199 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

ST_8: p_shl7_cast (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:4  %p_shl7_cast = zext i8 %tmp_199 to i11

ST_8: tmp_200 (135)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:5  %tmp_200 = add i11 %p_shl6_cast, %p_shl7_cast

ST_8: tmp_201 (136)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:6  %tmp_201 = add i11 %tmp_cast, %tmp_200

ST_8: tmp_202 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:7  %tmp_202 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_201, i3 0)

ST_8: p_shl4_cast (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:8  %p_shl4_cast = zext i14 %tmp_202 to i15

ST_8: tmp_203 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:9  %tmp_203 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_201, i1 false)

ST_8: p_shl5_cast (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:10  %p_shl5_cast = zext i12 %tmp_203 to i15

ST_8: tmp_204 (141)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:11  %tmp_204 = add i15 %p_shl4_cast, %p_shl5_cast

ST_8: tmp_205 (142)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:12  %tmp_205 = add i15 %tmp_121_cast, %tmp_204

ST_8: tmp_220_cast (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:13  %tmp_220_cast = zext i15 %tmp_205 to i64

ST_8: input_V_addr (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
.preheader51.preheader:14  %input_V_addr = getelementptr [9600 x i8]* %input_V, i64 0, i64 %tmp_220_cast

ST_8: StgValue_132 (145)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:697
.preheader51.preheader:15  br label %.preheader51.0

ST_8: w_8 (516)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:695
:0  %w_8 = add i4 %w2, 1

ST_8: StgValue_134 (517)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
:1  br label %.preheader53


 <State 9>: 7.46ns
ST_9: co3 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
.preheader51.0:0  %co3 = phi i7 [ %co_9_7, %_ifconv ], [ 0, %.preheader51.preheader ]

ST_9: empty_66 (148)  [1/1] 0.00ns
.preheader51.0:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

ST_9: exitcond8 (149)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:697
.preheader51.0:2  %exitcond8 = icmp eq i7 %co3, -32

ST_9: StgValue_138 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
.preheader51.0:3  br i1 %exitcond8, label %.preheader52.loopexit, label %_ifconv

ST_9: newIndex4 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:0  %newIndex4 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %co3, i32 3, i32 6)

ST_9: tmp_206 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:1  %tmp_206 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %newIndex4, i7 0)

ST_9: p_shl12_cast (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:2  %p_shl12_cast = zext i11 %tmp_206 to i12

ST_9: tmp_207 (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:3  %tmp_207 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %newIndex4, i5 0)

ST_9: p_shl13_cast (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:4  %p_shl13_cast = zext i9 %tmp_207 to i12

ST_9: tmp_208 (157)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:5  %tmp_208 = sub i12 %p_shl12_cast, %p_shl13_cast

ST_9: tmp_209 (158)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:6  %tmp_209 = add i12 %tmp_122_cast, %tmp_208

ST_9: tmp_224_cast (159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:7  %tmp_224_cast = sext i12 %tmp_209 to i64

ST_9: weight_0_V_addr (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:8  %weight_0_V_addr = getelementptr [1152 x i8]* %weight_0_V, i64 0, i64 %tmp_224_cast

ST_9: weight_1_V_addr (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:9  %weight_1_V_addr = getelementptr [1152 x i8]* %weight_1_V, i64 0, i64 %tmp_224_cast

ST_9: weight_2_V_addr (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:10  %weight_2_V_addr = getelementptr [1152 x i8]* %weight_2_V, i64 0, i64 %tmp_224_cast

ST_9: weight_3_V_addr (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:11  %weight_3_V_addr = getelementptr [1152 x i8]* %weight_3_V, i64 0, i64 %tmp_224_cast

ST_9: weight_4_V_addr (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:12  %weight_4_V_addr = getelementptr [1152 x i8]* %weight_4_V, i64 0, i64 %tmp_224_cast

ST_9: weight_5_V_addr (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:13  %weight_5_V_addr = getelementptr [1152 x i8]* %weight_5_V, i64 0, i64 %tmp_224_cast

ST_9: weight_6_V_addr (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:14  %weight_6_V_addr = getelementptr [1152 x i8]* %weight_6_V, i64 0, i64 %tmp_224_cast

ST_9: weight_7_V_addr (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:15  %weight_7_V_addr = getelementptr [1152 x i8]* %weight_7_V, i64 0, i64 %tmp_224_cast

ST_9: tmp_210 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:16  %tmp_210 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex4, i3 0)

ST_9: p_shl10_cast (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:17  %p_shl10_cast = zext i7 %tmp_210 to i8

ST_9: tmp_211 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:18  %tmp_211 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex4, i1 false)

ST_9: p_shl11_cast (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:19  %p_shl11_cast = zext i5 %tmp_211 to i8

ST_9: tmp_212 (172)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:20  %tmp_212 = add i8 %p_shl10_cast, %p_shl11_cast

ST_9: tmp_213 (173)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:695
_ifconv:21  %tmp_213 = add i8 %tmp_cast1, %tmp_212

ST_9: tmp_214 (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
_ifconv:22  %tmp_214 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_213, i3 0)

ST_9: p_shl8_cast (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
_ifconv:23  %p_shl8_cast = zext i11 %tmp_214 to i12

ST_9: tmp_215 (176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
_ifconv:24  %tmp_215 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_213, i1 false)

ST_9: p_shl9_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:695
_ifconv:25  %p_shl9_cast = zext i9 %tmp_215 to i12

ST_9: tmp_216 (178)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:695
_ifconv:26  %tmp_216 = add i12 %p_shl8_cast, %p_shl9_cast

ST_9: tmp_217 (179)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:27  %tmp_217 = add i12 %tmp_121_cast1, %tmp_216

ST_9: weight_0_V_load (189)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:37  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_9: input_V_load (191)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:39  %input_V_load = load i8* %input_V_addr, align 1

ST_9: weight_1_V_load (231)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:79  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_9: weight_2_V_load (271)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:119  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_9: weight_3_V_load (311)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:159  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_9: weight_4_V_load (351)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:199  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_9: weight_5_V_load (391)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:239  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_9: weight_6_V_load (431)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:279  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_9: weight_7_V_load (471)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:319  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_9: co_9_7 (511)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:359  %co_9_7 = add i7 %co3, 8

ST_9: StgValue_177 (514)  [1/1] 0.00ns
.preheader52.loopexit:0  br label %.preheader52


 <State 10>: 3.25ns
ST_10: tmp_232_cast (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:28  %tmp_232_cast = zext i12 %tmp_217 to i64

ST_10: ShuffleConvs_2_Downs_31 (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:29  %ShuffleConvs_2_Downs_31 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_3, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_32 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:30  %ShuffleConvs_2_Downs_32 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_6, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_33 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:31  %ShuffleConvs_2_Downs_33 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_7, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_34 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:32  %ShuffleConvs_2_Downs_34 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_5, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_35 (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:33  %ShuffleConvs_2_Downs_35 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_2, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_36 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:34  %ShuffleConvs_2_Downs_36 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_37 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:35  %ShuffleConvs_2_Downs_37 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_1, i64 0, i64 %tmp_232_cast

ST_10: ShuffleConvs_2_Downs_38 (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:696
_ifconv:36  %ShuffleConvs_2_Downs_38 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_4, i64 0, i64 %tmp_232_cast

ST_10: weight_0_V_load (189)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:37  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_10: input_V_load (191)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:39  %input_V_load = load i8* %input_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_39 (194)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:42  %ShuffleConvs_2_Downs_39 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_10: weight_1_V_load (231)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:79  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_40 (234)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:82  %ShuffleConvs_2_Downs_40 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_10: weight_2_V_load (271)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:119  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_41 (274)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:122  %ShuffleConvs_2_Downs_41 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_10: weight_3_V_load (311)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:159  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_42 (314)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:162  %ShuffleConvs_2_Downs_42 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_10: weight_4_V_load (351)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:199  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_43 (354)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:202  %ShuffleConvs_2_Downs_43 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_10: weight_5_V_load (391)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:239  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_44 (394)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:242  %ShuffleConvs_2_Downs_44 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_10: weight_6_V_load (431)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:279  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_45 (434)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:282  %ShuffleConvs_2_Downs_45 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_10: weight_7_V_load (471)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:319  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_10: ShuffleConvs_2_Downs_46 (474)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:322  %ShuffleConvs_2_Downs_46 = load i8* %ShuffleConvs_2_Downs_36, align 1


 <State 11>: 6.43ns
ST_11: OP1_V (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:38  %OP1_V = sext i8 %weight_0_V_load to i16

ST_11: OP2_V (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:40  %OP2_V = sext i8 %input_V_load to i16

ST_11: p_Val2_s (193)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:41  %p_Val2_s = mul i16 %OP1_V, %OP2_V

ST_11: ShuffleConvs_2_Downs_39 (194)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:42  %ShuffleConvs_2_Downs_39 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_11: tmp_219 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:48  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

ST_11: OP1_V_1 (232)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:80  %OP1_V_1 = sext i8 %weight_1_V_load to i16

ST_11: p_Val2_49_1 (233)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:81  %p_Val2_49_1 = mul i16 %OP1_V_1, %OP2_V

ST_11: ShuffleConvs_2_Downs_40 (234)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:82  %ShuffleConvs_2_Downs_40 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_11: tmp_224 (240)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:88  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_1, i32 5)

ST_11: OP1_V_2 (272)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:120  %OP1_V_2 = sext i8 %weight_2_V_load to i16

ST_11: p_Val2_49_2 (273)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:121  %p_Val2_49_2 = mul i16 %OP1_V_2, %OP2_V

ST_11: ShuffleConvs_2_Downs_41 (274)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:122  %ShuffleConvs_2_Downs_41 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_11: tmp_229 (280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:128  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_2, i32 5)

ST_11: OP1_V_3 (312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:160  %OP1_V_3 = sext i8 %weight_3_V_load to i16

ST_11: p_Val2_49_3 (313)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:161  %p_Val2_49_3 = mul i16 %OP1_V_3, %OP2_V

ST_11: ShuffleConvs_2_Downs_42 (314)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:162  %ShuffleConvs_2_Downs_42 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_11: tmp_234 (320)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:168  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_3, i32 5)

ST_11: OP1_V_4 (352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:200  %OP1_V_4 = sext i8 %weight_4_V_load to i16

ST_11: p_Val2_49_4 (353)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:201  %p_Val2_49_4 = mul i16 %OP1_V_4, %OP2_V

ST_11: ShuffleConvs_2_Downs_43 (354)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:202  %ShuffleConvs_2_Downs_43 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_11: tmp_239 (360)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:208  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_4, i32 5)

ST_11: OP1_V_5 (392)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:240  %OP1_V_5 = sext i8 %weight_5_V_load to i16

ST_11: p_Val2_49_5 (393)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:241  %p_Val2_49_5 = mul i16 %OP1_V_5, %OP2_V

ST_11: ShuffleConvs_2_Downs_44 (394)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:242  %ShuffleConvs_2_Downs_44 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_11: tmp_244 (400)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:248  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_5, i32 5)

ST_11: OP1_V_6 (432)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:280  %OP1_V_6 = sext i8 %weight_6_V_load to i16

ST_11: p_Val2_49_6 (433)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:281  %p_Val2_49_6 = mul i16 %OP1_V_6, %OP2_V

ST_11: ShuffleConvs_2_Downs_45 (434)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:282  %ShuffleConvs_2_Downs_45 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_11: tmp_249 (440)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:288  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_6, i32 5)

ST_11: OP1_V_7 (472)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:320  %OP1_V_7 = sext i8 %weight_7_V_load to i16

ST_11: p_Val2_49_7 (473)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:321  %p_Val2_49_7 = mul i16 %OP1_V_7, %OP2_V

ST_11: ShuffleConvs_2_Downs_46 (474)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:322  %ShuffleConvs_2_Downs_46 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_11: tmp_254 (480)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:328  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49_7, i32 5)


 <State 12>: 6.78ns
ST_12: tmp_123 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:43  %tmp_123 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_39, i6 0)

ST_12: tmp_176_cast (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:44  %tmp_176_cast = sext i14 %tmp_123 to i16

ST_12: p_Val2_1 (197)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:45  %p_Val2_1 = add i16 %tmp_176_cast, %p_Val2_s

ST_12: tmp_218 (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:46  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)

ST_12: p_Val2_2 (199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:47  %p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 6, i32 13)

ST_12: tmp_124 (201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:49  %tmp_124 = zext i1 %tmp_219 to i8

ST_12: tmp_220 (202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7)
_ifconv:50  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 13)

ST_12: p_Val2_3 (203)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:51  %p_Val2_3 = add i8 %p_Val2_2, %tmp_124

ST_12: tmp_221 (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:52  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)

ST_12: tmp_125 (205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7)
_ifconv:53  %tmp_125 = xor i1 %tmp_221, true

ST_12: carry_7 (206)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:54  %carry_7 = and i1 %tmp_220, %tmp_125

ST_12: tmp_126 (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:56  %tmp_126 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_1, i32 14, i32 15)

ST_12: tmp_197_1 (235)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:83  %tmp_197_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_40, i6 0)

ST_12: tmp_197_1_cast (236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:84  %tmp_197_1_cast = sext i14 %tmp_197_1 to i16

ST_12: p_Val2_50_1 (237)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:85  %p_Val2_50_1 = add i16 %tmp_197_1_cast, %p_Val2_49_1

ST_12: tmp_223 (238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:86  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_1, i32 15)

ST_12: p_Val2_51_1 (239)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:87  %p_Val2_51_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_1, i32 6, i32 13)

ST_12: tmp_201_1 (241)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:89  %tmp_201_1 = zext i1 %tmp_224 to i8

ST_12: tmp_225 (242)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_1)
_ifconv:90  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_1, i32 13)

ST_12: p_Val2_52_1 (243)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:91  %p_Val2_52_1 = add i8 %p_Val2_51_1, %tmp_201_1

ST_12: tmp_226 (244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:92  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_1, i32 7)

ST_12: tmp_205_1 (245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_1)
_ifconv:93  %tmp_205_1 = xor i1 %tmp_226, true

ST_12: carry_7_1 (246)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:94  %carry_7_1 = and i1 %tmp_225, %tmp_205_1

ST_12: tmp_129 (248)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:96  %tmp_129 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_1, i32 14, i32 15)

ST_12: tmp_197_2 (275)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:123  %tmp_197_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_41, i6 0)

ST_12: tmp_197_2_cast (276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:124  %tmp_197_2_cast = sext i14 %tmp_197_2 to i16

ST_12: p_Val2_50_2 (277)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:125  %p_Val2_50_2 = add i16 %tmp_197_2_cast, %p_Val2_49_2

ST_12: tmp_228 (278)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:126  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_2, i32 15)

ST_12: p_Val2_51_2 (279)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:127  %p_Val2_51_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_2, i32 6, i32 13)

ST_12: tmp_201_2 (281)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:129  %tmp_201_2 = zext i1 %tmp_229 to i8

ST_12: tmp_230 (282)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_2)
_ifconv:130  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_2, i32 13)

ST_12: p_Val2_52_2 (283)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:131  %p_Val2_52_2 = add i8 %p_Val2_51_2, %tmp_201_2

ST_12: tmp_231 (284)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:132  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_2, i32 7)

ST_12: tmp_205_2 (285)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_2)
_ifconv:133  %tmp_205_2 = xor i1 %tmp_231, true

ST_12: carry_7_2 (286)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:134  %carry_7_2 = and i1 %tmp_230, %tmp_205_2

ST_12: tmp_130 (288)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:136  %tmp_130 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_2, i32 14, i32 15)

ST_12: tmp_197_3 (315)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:163  %tmp_197_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_42, i6 0)

ST_12: tmp_197_3_cast (316)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:164  %tmp_197_3_cast = sext i14 %tmp_197_3 to i16

ST_12: p_Val2_50_3 (317)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:165  %p_Val2_50_3 = add i16 %tmp_197_3_cast, %p_Val2_49_3

ST_12: tmp_233 (318)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:166  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_3, i32 15)

ST_12: p_Val2_51_3 (319)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:167  %p_Val2_51_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_3, i32 6, i32 13)

ST_12: tmp_201_3 (321)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:169  %tmp_201_3 = zext i1 %tmp_234 to i8

ST_12: tmp_235 (322)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_3)
_ifconv:170  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_3, i32 13)

ST_12: p_Val2_52_3 (323)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:171  %p_Val2_52_3 = add i8 %p_Val2_51_3, %tmp_201_3

ST_12: tmp_236 (324)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:172  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_3, i32 7)

ST_12: tmp_205_3 (325)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_3)
_ifconv:173  %tmp_205_3 = xor i1 %tmp_236, true

ST_12: carry_7_3 (326)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:174  %carry_7_3 = and i1 %tmp_235, %tmp_205_3

ST_12: tmp_131 (328)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:176  %tmp_131 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_3, i32 14, i32 15)

ST_12: tmp_197_4 (355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:203  %tmp_197_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_43, i6 0)

ST_12: tmp_197_4_cast (356)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:204  %tmp_197_4_cast = sext i14 %tmp_197_4 to i16

ST_12: p_Val2_50_4 (357)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:205  %p_Val2_50_4 = add i16 %tmp_197_4_cast, %p_Val2_49_4

ST_12: tmp_238 (358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:206  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_4, i32 15)

ST_12: p_Val2_51_4 (359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:207  %p_Val2_51_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_4, i32 6, i32 13)

ST_12: tmp_201_4 (361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:209  %tmp_201_4 = zext i1 %tmp_239 to i8

ST_12: tmp_240 (362)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_4)
_ifconv:210  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_4, i32 13)

ST_12: p_Val2_52_4 (363)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:211  %p_Val2_52_4 = add i8 %p_Val2_51_4, %tmp_201_4

ST_12: tmp_241 (364)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:212  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_4, i32 7)

ST_12: tmp_205_4 (365)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_4)
_ifconv:213  %tmp_205_4 = xor i1 %tmp_241, true

ST_12: carry_7_4 (366)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:214  %carry_7_4 = and i1 %tmp_240, %tmp_205_4

ST_12: tmp_132 (368)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:216  %tmp_132 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_4, i32 14, i32 15)

ST_12: tmp_197_5 (395)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:243  %tmp_197_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_44, i6 0)

ST_12: tmp_197_5_cast (396)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:244  %tmp_197_5_cast = sext i14 %tmp_197_5 to i16

ST_12: p_Val2_50_5 (397)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:245  %p_Val2_50_5 = add i16 %tmp_197_5_cast, %p_Val2_49_5

ST_12: tmp_243 (398)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:246  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_5, i32 15)

ST_12: p_Val2_51_5 (399)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:247  %p_Val2_51_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_5, i32 6, i32 13)

ST_12: tmp_201_5 (401)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:249  %tmp_201_5 = zext i1 %tmp_244 to i8

ST_12: tmp_245 (402)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_5)
_ifconv:250  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_5, i32 13)

ST_12: p_Val2_52_5 (403)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:251  %p_Val2_52_5 = add i8 %p_Val2_51_5, %tmp_201_5

ST_12: tmp_246 (404)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:252  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_5, i32 7)

ST_12: tmp_205_5 (405)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_5)
_ifconv:253  %tmp_205_5 = xor i1 %tmp_246, true

ST_12: carry_7_5 (406)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:254  %carry_7_5 = and i1 %tmp_245, %tmp_205_5

ST_12: tmp_133 (408)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:256  %tmp_133 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_5, i32 14, i32 15)

ST_12: tmp_197_6 (435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:283  %tmp_197_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_45, i6 0)

ST_12: tmp_197_6_cast (436)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:284  %tmp_197_6_cast = sext i14 %tmp_197_6 to i16

ST_12: p_Val2_50_6 (437)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:285  %p_Val2_50_6 = add i16 %tmp_197_6_cast, %p_Val2_49_6

ST_12: tmp_248 (438)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:286  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_6, i32 15)

ST_12: p_Val2_51_6 (439)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:287  %p_Val2_51_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_6, i32 6, i32 13)

ST_12: tmp_201_6 (441)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:289  %tmp_201_6 = zext i1 %tmp_249 to i8

ST_12: tmp_250 (442)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_6)
_ifconv:290  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_6, i32 13)

ST_12: p_Val2_52_6 (443)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:291  %p_Val2_52_6 = add i8 %p_Val2_51_6, %tmp_201_6

ST_12: tmp_251 (444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:292  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_6, i32 7)

ST_12: tmp_205_6 (445)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_6)
_ifconv:293  %tmp_205_6 = xor i1 %tmp_251, true

ST_12: carry_7_6 (446)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:294  %carry_7_6 = and i1 %tmp_250, %tmp_205_6

ST_12: tmp_134 (448)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:296  %tmp_134 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_6, i32 14, i32 15)

ST_12: tmp_197_7 (475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:323  %tmp_197_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_46, i6 0)

ST_12: tmp_197_7_cast (476)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:324  %tmp_197_7_cast = sext i14 %tmp_197_7 to i16

ST_12: p_Val2_50_7 (477)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:325  %p_Val2_50_7 = add i16 %tmp_197_7_cast, %p_Val2_49_7

ST_12: tmp_253 (478)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:326  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_7, i32 15)

ST_12: p_Val2_51_7 (479)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:327  %p_Val2_51_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50_7, i32 6, i32 13)

ST_12: tmp_201_7 (481)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:329  %tmp_201_7 = zext i1 %tmp_254 to i8

ST_12: tmp_255 (482)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_7)
_ifconv:330  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_7, i32 13)

ST_12: p_Val2_52_7 (483)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:331  %p_Val2_52_7 = add i8 %p_Val2_51_7, %tmp_201_7

ST_12: tmp_256 (484)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:332  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_7, i32 7)

ST_12: tmp_205_7 (485)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node carry_7_7)
_ifconv:333  %tmp_205_7 = xor i1 %tmp_256, true

ST_12: carry_7_7 (486)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:334  %carry_7_7 = and i1 %tmp_255, %tmp_205_7

ST_12: tmp_135 (488)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:336  %tmp_135 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50_7, i32 14, i32 15)


 <State 13>: 8.28ns
ST_13: tmp_222 (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:55  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 14)

ST_13: Range1_all_ones (209)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:57  %Range1_all_ones = icmp eq i2 %tmp_126, -1

ST_13: Range1_all_zeros (210)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:58  %Range1_all_zeros = icmp eq i2 %tmp_126, 0

ST_13: deleted_zeros (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:59  %deleted_zeros = select i1 %carry_7, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_13: tmp_127 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:60  %tmp_127 = xor i1 %tmp_222, true

ST_13: p_41_i_i (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:61  %p_41_i_i = and i1 %tmp_218, %tmp_127

ST_13: deleted_ones (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:62  %deleted_ones = select i1 %carry_7, i1 %p_41_i_i, i1 %Range1_all_ones

ST_13: p_38_i_i (215)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:63  %p_38_i_i = and i1 %carry_7, %Range1_all_ones

ST_13: p_not_i_i (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:64  %p_not_i_i = xor i1 %deleted_zeros, true

ST_13: brmerge_i_i (217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:65  %brmerge_i_i = or i1 %tmp_221, %p_not_i_i

ST_13: tmp_128 (218)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:66  %tmp_128 = xor i1 %tmp_218, true

ST_13: overflow (219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:67  %overflow = and i1 %brmerge_i_i, %tmp_128

ST_13: brmerge40_demorgan_i (220)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:68  %brmerge40_demorgan_i = and i1 %tmp_221, %deleted_ones

ST_13: tmp1_demorgan (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow)
_ifconv:69  %tmp1_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_13: tmp1 (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow)
_ifconv:70  %tmp1 = xor i1 %tmp1_demorgan, true

ST_13: underflow (223)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:71  %underflow = and i1 %tmp_218, %tmp1

ST_13: brmerge_i_i_i (224)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:72  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_13: tmp_227 (247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:95  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_1, i32 14)

ST_13: Range1_all_ones_1 (249)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:97  %Range1_all_ones_1 = icmp eq i2 %tmp_129, -1

ST_13: Range1_all_zeros_1 (250)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:98  %Range1_all_zeros_1 = icmp eq i2 %tmp_129, 0

ST_13: deleted_zeros_1 (251)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:99  %deleted_zeros_1 = select i1 %carry_7_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_13: tmp_208_1 (252)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:100  %tmp_208_1 = xor i1 %tmp_227, true

ST_13: p_41_i_i_1 (253)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:101  %p_41_i_i_1 = and i1 %tmp_223, %tmp_208_1

ST_13: deleted_ones_1 (254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:102  %deleted_ones_1 = select i1 %carry_7_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

ST_13: p_38_i_i_1 (255)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:103  %p_38_i_i_1 = and i1 %carry_7_1, %Range1_all_ones_1

ST_13: p_not_i_i_1 (256)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:104  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

ST_13: brmerge_i_i_1 (257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:105  %brmerge_i_i_1 = or i1 %tmp_226, %p_not_i_i_1

ST_13: tmp_210_1 (258)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:106  %tmp_210_1 = xor i1 %tmp_223, true

ST_13: overflow_1 (259)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:107  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_210_1

ST_13: brmerge40_demorgan_i_1 (260)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:108  %brmerge40_demorgan_i_1 = and i1 %tmp_226, %deleted_ones_1

ST_13: tmp3_demorgan (261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_1)
_ifconv:109  %tmp3_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_1

ST_13: tmp3 (262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_1)
_ifconv:110  %tmp3 = xor i1 %tmp3_demorgan, true

ST_13: underflow_1 (263)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:111  %underflow_1 = and i1 %tmp_223, %tmp3

ST_13: brmerge_i_i_i_1 (264)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:112  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

ST_13: tmp_232 (287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_2)
_ifconv:135  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_2, i32 14)

ST_13: Range1_all_ones_2 (289)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:137  %Range1_all_ones_2 = icmp eq i2 %tmp_130, -1

ST_13: Range1_all_zeros_2 (290)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:138  %Range1_all_zeros_2 = icmp eq i2 %tmp_130, 0

ST_13: deleted_zeros_2 (291)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:139  %deleted_zeros_2 = select i1 %carry_7_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

ST_13: tmp_208_2 (292)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_2)
_ifconv:140  %tmp_208_2 = xor i1 %tmp_232, true

ST_13: p_41_i_i_2 (293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_2)
_ifconv:141  %p_41_i_i_2 = and i1 %tmp_228, %tmp_208_2

ST_13: deleted_ones_2 (294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_2)
_ifconv:142  %deleted_ones_2 = select i1 %carry_7_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

ST_13: p_38_i_i_2 (295)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:143  %p_38_i_i_2 = and i1 %carry_7_2, %Range1_all_ones_2

ST_13: p_not_i_i_2 (296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:144  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

ST_13: brmerge_i_i_2 (297)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:145  %brmerge_i_i_2 = or i1 %tmp_231, %p_not_i_i_2

ST_13: tmp_210_2 (298)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:146  %tmp_210_2 = xor i1 %tmp_228, true

ST_13: overflow_2 (299)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:147  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_210_2

ST_13: brmerge40_demorgan_i_2 (300)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:148  %brmerge40_demorgan_i_2 = and i1 %tmp_231, %deleted_ones_2

ST_13: tmp5_demorgan (301)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_2)
_ifconv:149  %tmp5_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_2

ST_13: tmp5 (302)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_2)
_ifconv:150  %tmp5 = xor i1 %tmp5_demorgan, true

ST_13: underflow_2 (303)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:151  %underflow_2 = and i1 %tmp_228, %tmp5

ST_13: brmerge_i_i_i_2 (304)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:152  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

ST_13: tmp_237 (327)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_3)
_ifconv:175  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_3, i32 14)

ST_13: Range1_all_ones_3 (329)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:177  %Range1_all_ones_3 = icmp eq i2 %tmp_131, -1

ST_13: Range1_all_zeros_3 (330)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:178  %Range1_all_zeros_3 = icmp eq i2 %tmp_131, 0

ST_13: deleted_zeros_3 (331)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:179  %deleted_zeros_3 = select i1 %carry_7_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

ST_13: tmp_208_3 (332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_3)
_ifconv:180  %tmp_208_3 = xor i1 %tmp_237, true

ST_13: p_41_i_i_3 (333)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_3)
_ifconv:181  %p_41_i_i_3 = and i1 %tmp_233, %tmp_208_3

ST_13: deleted_ones_3 (334)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_3)
_ifconv:182  %deleted_ones_3 = select i1 %carry_7_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

ST_13: p_38_i_i_3 (335)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:183  %p_38_i_i_3 = and i1 %carry_7_3, %Range1_all_ones_3

ST_13: p_not_i_i_3 (336)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:184  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

ST_13: brmerge_i_i_3 (337)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:185  %brmerge_i_i_3 = or i1 %tmp_236, %p_not_i_i_3

ST_13: tmp_210_3 (338)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:186  %tmp_210_3 = xor i1 %tmp_233, true

ST_13: overflow_3 (339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:187  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_210_3

ST_13: brmerge40_demorgan_i_3 (340)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:188  %brmerge40_demorgan_i_3 = and i1 %tmp_236, %deleted_ones_3

ST_13: tmp7_demorgan (341)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_3)
_ifconv:189  %tmp7_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_3

ST_13: tmp7 (342)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_3)
_ifconv:190  %tmp7 = xor i1 %tmp7_demorgan, true

ST_13: underflow_3 (343)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:191  %underflow_3 = and i1 %tmp_233, %tmp7

ST_13: brmerge_i_i_i_3 (344)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:192  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

ST_13: tmp_242 (367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_4)
_ifconv:215  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_4, i32 14)

ST_13: Range1_all_ones_4 (369)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:217  %Range1_all_ones_4 = icmp eq i2 %tmp_132, -1

ST_13: Range1_all_zeros_4 (370)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:218  %Range1_all_zeros_4 = icmp eq i2 %tmp_132, 0

ST_13: deleted_zeros_4 (371)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:219  %deleted_zeros_4 = select i1 %carry_7_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

ST_13: tmp_208_4 (372)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_4)
_ifconv:220  %tmp_208_4 = xor i1 %tmp_242, true

ST_13: p_41_i_i_4 (373)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_4)
_ifconv:221  %p_41_i_i_4 = and i1 %tmp_238, %tmp_208_4

ST_13: deleted_ones_4 (374)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_4)
_ifconv:222  %deleted_ones_4 = select i1 %carry_7_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

ST_13: p_38_i_i_4 (375)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:223  %p_38_i_i_4 = and i1 %carry_7_4, %Range1_all_ones_4

ST_13: p_not_i_i_4 (376)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:224  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

ST_13: brmerge_i_i_4 (377)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:225  %brmerge_i_i_4 = or i1 %tmp_241, %p_not_i_i_4

ST_13: tmp_210_4 (378)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:226  %tmp_210_4 = xor i1 %tmp_238, true

ST_13: overflow_4 (379)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:227  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_210_4

ST_13: brmerge40_demorgan_i_4 (380)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:228  %brmerge40_demorgan_i_4 = and i1 %tmp_241, %deleted_ones_4

ST_13: tmp9_demorgan (381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_4)
_ifconv:229  %tmp9_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_4

ST_13: tmp9 (382)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_4)
_ifconv:230  %tmp9 = xor i1 %tmp9_demorgan, true

ST_13: underflow_4 (383)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:231  %underflow_4 = and i1 %tmp_238, %tmp9

ST_13: brmerge_i_i_i_4 (384)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:232  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

ST_13: tmp_247 (407)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:255  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_5, i32 14)

ST_13: Range1_all_ones_5 (409)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:257  %Range1_all_ones_5 = icmp eq i2 %tmp_133, -1

ST_13: Range1_all_zeros_5 (410)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:258  %Range1_all_zeros_5 = icmp eq i2 %tmp_133, 0

ST_13: deleted_zeros_5 (411)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:259  %deleted_zeros_5 = select i1 %carry_7_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

ST_13: tmp_208_5 (412)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:260  %tmp_208_5 = xor i1 %tmp_247, true

ST_13: p_41_i_i_5 (413)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:261  %p_41_i_i_5 = and i1 %tmp_243, %tmp_208_5

ST_13: deleted_ones_5 (414)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:262  %deleted_ones_5 = select i1 %carry_7_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

ST_13: p_38_i_i_5 (415)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:263  %p_38_i_i_5 = and i1 %carry_7_5, %Range1_all_ones_5

ST_13: p_not_i_i_5 (416)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:264  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

ST_13: brmerge_i_i_5 (417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:265  %brmerge_i_i_5 = or i1 %tmp_246, %p_not_i_i_5

ST_13: tmp_210_5 (418)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:266  %tmp_210_5 = xor i1 %tmp_243, true

ST_13: overflow_5 (419)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:267  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_210_5

ST_13: brmerge40_demorgan_i_5 (420)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:268  %brmerge40_demorgan_i_5 = and i1 %tmp_246, %deleted_ones_5

ST_13: tmp11_demorgan (421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_5)
_ifconv:269  %tmp11_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_5

ST_13: tmp11 (422)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_5)
_ifconv:270  %tmp11 = xor i1 %tmp11_demorgan, true

ST_13: underflow_5 (423)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:271  %underflow_5 = and i1 %tmp_243, %tmp11

ST_13: brmerge_i_i_i_5 (424)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:272  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

ST_13: tmp_252 (447)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:295  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_6, i32 14)

ST_13: Range1_all_ones_6 (449)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:297  %Range1_all_ones_6 = icmp eq i2 %tmp_134, -1

ST_13: Range1_all_zeros_6 (450)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:298  %Range1_all_zeros_6 = icmp eq i2 %tmp_134, 0

ST_13: deleted_zeros_6 (451)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:299  %deleted_zeros_6 = select i1 %carry_7_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

ST_13: tmp_208_6 (452)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:300  %tmp_208_6 = xor i1 %tmp_252, true

ST_13: p_41_i_i_6 (453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:301  %p_41_i_i_6 = and i1 %tmp_248, %tmp_208_6

ST_13: deleted_ones_6 (454)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:302  %deleted_ones_6 = select i1 %carry_7_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

ST_13: p_38_i_i_6 (455)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:303  %p_38_i_i_6 = and i1 %carry_7_6, %Range1_all_ones_6

ST_13: p_not_i_i_6 (456)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:304  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

ST_13: brmerge_i_i_6 (457)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:305  %brmerge_i_i_6 = or i1 %tmp_251, %p_not_i_i_6

ST_13: tmp_210_6 (458)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:306  %tmp_210_6 = xor i1 %tmp_248, true

ST_13: overflow_6 (459)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:307  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_210_6

ST_13: brmerge40_demorgan_i_6 (460)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:308  %brmerge40_demorgan_i_6 = and i1 %tmp_251, %deleted_ones_6

ST_13: tmp13_demorgan (461)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_6)
_ifconv:309  %tmp13_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_6

ST_13: tmp13 (462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_6)
_ifconv:310  %tmp13 = xor i1 %tmp13_demorgan, true

ST_13: underflow_6 (463)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:311  %underflow_6 = and i1 %tmp_248, %tmp13

ST_13: brmerge_i_i_i_6 (464)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:312  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

ST_13: tmp_257 (487)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:335  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50_7, i32 14)

ST_13: Range1_all_ones_7 (489)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:337  %Range1_all_ones_7 = icmp eq i2 %tmp_135, -1

ST_13: Range1_all_zeros_7 (490)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:338  %Range1_all_zeros_7 = icmp eq i2 %tmp_135, 0

ST_13: deleted_zeros_7 (491)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:339  %deleted_zeros_7 = select i1 %carry_7_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

ST_13: tmp_208_7 (492)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:340  %tmp_208_7 = xor i1 %tmp_257, true

ST_13: p_41_i_i_7 (493)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:341  %p_41_i_i_7 = and i1 %tmp_253, %tmp_208_7

ST_13: deleted_ones_7 (494)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:342  %deleted_ones_7 = select i1 %carry_7_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

ST_13: p_38_i_i_7 (495)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:343  %p_38_i_i_7 = and i1 %carry_7_7, %Range1_all_ones_7

ST_13: p_not_i_i_7 (496)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:344  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

ST_13: brmerge_i_i_7 (497)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:345  %brmerge_i_i_7 = or i1 %tmp_256, %p_not_i_i_7

ST_13: tmp_210_7 (498)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:346  %tmp_210_7 = xor i1 %tmp_253, true

ST_13: overflow_7 (499)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:347  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_210_7

ST_13: brmerge40_demorgan_i_7 (500)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:348  %brmerge40_demorgan_i_7 = and i1 %tmp_256, %deleted_ones_7

ST_13: tmp15_demorgan (501)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_7)
_ifconv:349  %tmp15_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_7

ST_13: tmp15 (502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node underflow_7)
_ifconv:350  %tmp15 = xor i1 %tmp15_demorgan, true

ST_13: underflow_7 (503)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:351  %underflow_7 = and i1 %tmp_253, %tmp15

ST_13: brmerge_i_i_i_7 (504)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:352  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7


 <State 14>: 7.39ns
ST_14: tmp2 (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1)
_ifconv:73  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_128

ST_14: underflow_not (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1)
_ifconv:74  %underflow_not = or i1 %tmp2, %p_38_i_i

ST_14: p_Val2_52_mux (227)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:75  %p_Val2_52_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_3

ST_14: p_Val2_s_67 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1)
_ifconv:76  %p_Val2_s_67 = select i1 %underflow, i8 -128, i8 %p_Val2_3

ST_14: this_assign_1 (229)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:77  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_52_mux, i8 %p_Val2_s_67

ST_14: StgValue_474 (230)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:78  store i8 %this_assign_1, i8* %ShuffleConvs_2_Downs_33, align 1

ST_14: tmp4 (265)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_1)
_ifconv:113  %tmp4 = or i1 %brmerge40_demorgan_i_1, %tmp_210_1

ST_14: underflow_not_1 (266)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_1)
_ifconv:114  %underflow_not_1 = or i1 %tmp4, %p_38_i_i_1

ST_14: p_Val2_52_mux_1 (267)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:115  %p_Val2_52_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_52_1

ST_14: p_Val2_52_1_68 (268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_1)
_ifconv:116  %p_Val2_52_1_68 = select i1 %underflow_1, i8 -128, i8 %p_Val2_52_1

ST_14: this_assign_1_1 (269)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:117  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_52_mux_1, i8 %p_Val2_52_1_68

ST_14: StgValue_480 (270)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:118  store i8 %this_assign_1_1, i8* %ShuffleConvs_2_Downs_32, align 1

ST_14: tmp6 (305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_2)
_ifconv:153  %tmp6 = or i1 %brmerge40_demorgan_i_2, %tmp_210_2

ST_14: underflow_not_2 (306)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_2)
_ifconv:154  %underflow_not_2 = or i1 %tmp6, %p_38_i_i_2

ST_14: p_Val2_52_mux_2 (307)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:155  %p_Val2_52_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_52_2

ST_14: p_Val2_52_2_69 (308)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_2)
_ifconv:156  %p_Val2_52_2_69 = select i1 %underflow_2, i8 -128, i8 %p_Val2_52_2

ST_14: this_assign_1_2 (309)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:157  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_52_mux_2, i8 %p_Val2_52_2_69

ST_14: StgValue_486 (310)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:158  store i8 %this_assign_1_2, i8* %ShuffleConvs_2_Downs_34, align 1

ST_14: tmp8 (345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_3)
_ifconv:193  %tmp8 = or i1 %brmerge40_demorgan_i_3, %tmp_210_3

ST_14: underflow_not_3 (346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_3)
_ifconv:194  %underflow_not_3 = or i1 %tmp8, %p_38_i_i_3

ST_14: p_Val2_52_mux_3 (347)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:195  %p_Val2_52_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_52_3

ST_14: p_Val2_52_3_70 (348)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_3)
_ifconv:196  %p_Val2_52_3_70 = select i1 %underflow_3, i8 -128, i8 %p_Val2_52_3

ST_14: this_assign_1_3 (349)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:197  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_52_mux_3, i8 %p_Val2_52_3_70

ST_14: StgValue_492 (350)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:198  store i8 %this_assign_1_3, i8* %ShuffleConvs_2_Downs_38, align 1

ST_14: tmp10 (385)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_4)
_ifconv:233  %tmp10 = or i1 %brmerge40_demorgan_i_4, %tmp_210_4

ST_14: underflow_not_4 (386)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_4)
_ifconv:234  %underflow_not_4 = or i1 %tmp10, %p_38_i_i_4

ST_14: p_Val2_52_mux_4 (387)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:235  %p_Val2_52_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_52_4

ST_14: p_Val2_52_4_71 (388)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_4)
_ifconv:236  %p_Val2_52_4_71 = select i1 %underflow_4, i8 -128, i8 %p_Val2_52_4

ST_14: this_assign_1_4 (389)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:237  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_52_mux_4, i8 %p_Val2_52_4_71

ST_14: StgValue_498 (390)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:238  store i8 %this_assign_1_4, i8* %ShuffleConvs_2_Downs_31, align 1

ST_14: tmp12 (425)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_5)
_ifconv:273  %tmp12 = or i1 %brmerge40_demorgan_i_5, %tmp_210_5

ST_14: underflow_not_5 (426)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_5)
_ifconv:274  %underflow_not_5 = or i1 %tmp12, %p_38_i_i_5

ST_14: p_Val2_52_mux_5 (427)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:275  %p_Val2_52_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_52_5

ST_14: p_Val2_52_5_72 (428)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_5)
_ifconv:276  %p_Val2_52_5_72 = select i1 %underflow_5, i8 -128, i8 %p_Val2_52_5

ST_14: this_assign_1_5 (429)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:277  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_52_mux_5, i8 %p_Val2_52_5_72

ST_14: StgValue_504 (430)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:278  store i8 %this_assign_1_5, i8* %ShuffleConvs_2_Downs_35, align 1

ST_14: tmp14 (465)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_6)
_ifconv:313  %tmp14 = or i1 %brmerge40_demorgan_i_6, %tmp_210_6

ST_14: underflow_not_6 (466)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_6)
_ifconv:314  %underflow_not_6 = or i1 %tmp14, %p_38_i_i_6

ST_14: p_Val2_52_mux_6 (467)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:315  %p_Val2_52_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_52_6

ST_14: p_Val2_52_6_73 (468)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_6)
_ifconv:316  %p_Val2_52_6_73 = select i1 %underflow_6, i8 -128, i8 %p_Val2_52_6

ST_14: this_assign_1_6 (469)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:317  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_52_mux_6, i8 %p_Val2_52_6_73

ST_14: StgValue_510 (470)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:318  store i8 %this_assign_1_6, i8* %ShuffleConvs_2_Downs_37, align 1

ST_14: tmp16 (505)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_7)
_ifconv:353  %tmp16 = or i1 %brmerge40_demorgan_i_7, %tmp_210_7

ST_14: underflow_not_7 (506)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_7)
_ifconv:354  %underflow_not_7 = or i1 %tmp16, %p_38_i_i_7

ST_14: p_Val2_52_mux_7 (507)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:355  %p_Val2_52_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_52_7

ST_14: p_Val2_52_7_74 (508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:699 (grouped into LUT with out node this_assign_1_7)
_ifconv:356  %p_Val2_52_7_74 = select i1 %underflow_7, i8 -128, i8 %p_Val2_52_7

ST_14: this_assign_1_7 (509)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:699 (out node of the LUT)
_ifconv:357  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_52_mux_7, i8 %p_Val2_52_7_74

ST_14: StgValue_516 (510)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:699
_ifconv:358  store i8 %this_assign_1_7, i8* %ShuffleConvs_2_Downs_36, align 1

ST_14: StgValue_517 (512)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:697
_ifconv:360  br label %.preheader51.0


 <State 15>: 7.24ns
ST_15: indvar_flatten2 (524)  [1/1] 0.00ns
.preheader:0  %indvar_flatten2 = phi i13 [ %indvar_flatten_next3, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: co4 (525)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader:1  %co4 = phi i7 [ %arrayNo_mid2_v, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: indvar_flatten3 (526)  [1/1] 0.00ns
.preheader:2  %indvar_flatten3 = phi i8 [ %indvar_flatten_next2, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: h5 (527)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader:3  %h5 = phi i4 [ %tmp_136_mid2, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_15: w6 (528)  [1/1] 0.00ns
.preheader:4  %w6 = phi i4 [ %w_9, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_15: exitcond_flatten3 (529)  [1/1] 2.97ns
.preheader:5  %exitcond_flatten3 = icmp eq i13 %indvar_flatten2, -2048

ST_15: indvar_flatten_next3 (530)  [1/1] 2.34ns
.preheader:6  %indvar_flatten_next3 = add i13 %indvar_flatten2, 1

ST_15: StgValue_525 (531)  [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten3, label %4, label %.preheader50

ST_15: exitcond_flatten2 (535)  [1/1] 2.91ns
.preheader50:2  %exitcond_flatten2 = icmp eq i8 %indvar_flatten3, 64

ST_15: not_exitcond_flatten_2 (545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:707 (grouped into LUT with out node exitcond_mid)
.preheader50:12  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

ST_15: exitcond2 (546)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:707
.preheader50:13  %exitcond2 = icmp eq i4 %w6, -7

ST_15: exitcond_mid (547)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:707 (out node of the LUT)
.preheader50:14  %exitcond_mid = and i1 %exitcond2, %not_exitcond_flatten_2

ST_15: tmp_191 (549)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:707 (grouped into LUT with out node w6_mid2)
.preheader50:16  %tmp_191 = or i1 %exitcond_mid, %exitcond_flatten2

ST_15: w6_mid2 (550)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:707 (out node of the LUT)
.preheader50:17  %w6_mid2 = select i1 %tmp_191, i4 1, i4 %w6

ST_15: indvar_flatten21_op (614)  [1/1] 2.32ns
._crit_edge:2  %indvar_flatten21_op = add i8 %indvar_flatten3, 1

ST_15: indvar_flatten_next2 (615)  [1/1] 2.07ns
._crit_edge:3  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i8 1, i8 %indvar_flatten21_op


 <State 16>: 8.32ns
ST_16: co_8 (533)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:0  %co_8 = add i7 1, %co4

ST_16: h5_mid (536)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:3  %h5_mid = select i1 %exitcond_flatten2, i4 1, i4 %h5

ST_16: arrayNo_mid2_v (537)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:4  %arrayNo_mid2_v = select i1 %exitcond_flatten2, i7 %co_8, i7 %co4

ST_16: tmp_187 (538)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:5  %tmp_187 = trunc i7 %arrayNo_mid2_v to i3

ST_16: newIndex3_mid2_v (539)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:6  %newIndex3_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %arrayNo_mid2_v, i32 3, i32 6)

ST_16: tmp_188 (540)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:7  %tmp_188 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex3_mid2_v, i3 0)

ST_16: p_shl16_cast (541)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:8  %p_shl16_cast = zext i7 %tmp_188 to i8

ST_16: tmp_189 (542)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:705
.preheader50:9  %tmp_189 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex3_mid2_v, i1 false)

ST_16: p_shl17_cast (543)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:10  %p_shl17_cast = zext i5 %tmp_189 to i8

ST_16: tmp_190 (544)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:11  %tmp_190 = add i8 %p_shl17_cast, %p_shl16_cast

ST_16: h_9 (548)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:706
.preheader50:15  %h_9 = add i4 1, %h5_mid

ST_16: tmp_136_mid2 (551)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:18  %tmp_136_mid2 = select i1 %exitcond_mid, i4 %h_9, i4 %h5_mid

ST_16: tmp_136_mid2_cast (552)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:19  %tmp_136_mid2_cast = zext i4 %tmp_136_mid2 to i8

ST_16: tmp_192 (553)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:20  %tmp_192 = add i8 %tmp_190, %tmp_136_mid2_cast

ST_16: tmp_22 (559)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:707
.preheader50:26  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

ST_16: empty_75 (612)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:712
._crit_edge:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_22)

ST_16: w_9 (613)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:707
._crit_edge:1  %w_9 = add i4 %w6_mid2, 1

ST_16: StgValue_551 (616)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:707
._crit_edge:4  br label %.preheader


 <State 17>: 7.04ns
ST_17: tmp_193 (554)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:21  %tmp_193 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_192, i3 0)

ST_17: p_shl14_cast (555)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:22  %p_shl14_cast = zext i11 %tmp_193 to i12

ST_17: tmp_194 (556)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:23  %tmp_194 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_192, i1 false)

ST_17: p_shl15_cast (557)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:24  %p_shl15_cast = zext i9 %tmp_194 to i12

ST_17: tmp_195 (558)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:25  %tmp_195 = add i12 %p_shl15_cast, %p_shl14_cast

ST_17: tmp_118_cast (561)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:28  %tmp_118_cast = zext i4 %w6_mid2 to i12

ST_17: tmp_196 (562)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:29  %tmp_196 = add i12 %tmp_195, %tmp_118_cast

ST_17: tmp_212_cast (563)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:30  %tmp_212_cast = zext i12 %tmp_196 to i64

ST_17: ShuffleConvs_2_Downs_47 (564)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:31  %ShuffleConvs_2_Downs_47 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_3, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_48 (565)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:32  %ShuffleConvs_2_Downs_48 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_6, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_49 (566)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:33  %ShuffleConvs_2_Downs_49 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_7, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_50 (567)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:34  %ShuffleConvs_2_Downs_50 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_5, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_51 (568)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:35  %ShuffleConvs_2_Downs_51 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_2, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_52 (569)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:36  %ShuffleConvs_2_Downs_52 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_53 (570)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:37  %ShuffleConvs_2_Downs_53 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_1, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_54 (571)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:38  %ShuffleConvs_2_Downs_54 = getelementptr [1200 x i8]* @ShuffleConvs_2_Downs_4, i64 0, i64 %tmp_212_cast

ST_17: ShuffleConvs_2_Downs_55 (572)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:39  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_49, align 1

ST_17: ShuffleConvs_2_Downs_56 (573)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:40  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_48, align 1

ST_17: ShuffleConvs_2_Downs_57 (574)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:41  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_50, align 1

ST_17: ShuffleConvs_2_Downs_58 (575)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:42  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_54, align 1

ST_17: ShuffleConvs_2_Downs_59 (576)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:43  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_17: ShuffleConvs_2_Downs_60 (577)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:44  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_51, align 1

ST_17: ShuffleConvs_2_Downs_61 (578)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:45  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_53, align 1

ST_17: ShuffleConvs_2_Downs_62 (579)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:46  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_52, align 1


 <State 18>: 5.73ns
ST_18: empty_76 (534)  [1/1] 0.00ns
.preheader50:1  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

ST_18: StgValue_577 (560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:708
.preheader50:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_18: ShuffleConvs_2_Downs_55 (572)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:39  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_49, align 1

ST_18: ShuffleConvs_2_Downs_56 (573)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:40  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_48, align 1

ST_18: ShuffleConvs_2_Downs_57 (574)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:41  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_50, align 1

ST_18: ShuffleConvs_2_Downs_58 (575)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:42  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_54, align 1

ST_18: ShuffleConvs_2_Downs_59 (576)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:43  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_18: ShuffleConvs_2_Downs_60 (577)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:44  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_51, align 1

ST_18: ShuffleConvs_2_Downs_61 (578)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:45  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_53, align 1

ST_18: ShuffleConvs_2_Downs_62 (579)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:46  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_52, align 1

ST_18: tmp_119 (580)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:47  %tmp_119 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %ShuffleConvs_2_Downs_55, i8 %ShuffleConvs_2_Downs_56, i8 %ShuffleConvs_2_Downs_57, i8 %ShuffleConvs_2_Downs_58, i8 %ShuffleConvs_2_Downs_59, i8 %ShuffleConvs_2_Downs_60, i8 %ShuffleConvs_2_Downs_61, i8 %ShuffleConvs_2_Downs_62, i3 %tmp_187)

ST_18: tmp_197 (581)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:48  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_119, i32 7)

ST_18: StgValue_588 (582)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:709
.preheader50:49  br i1 %tmp_197, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge

ST_18: StgValue_589 (584)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:710
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_187, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_18: StgValue_590 (586)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch6:0  store i8 0, i8* %ShuffleConvs_2_Downs_53, align 1

ST_18: StgValue_591 (587)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_592 (589)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch5:0  store i8 0, i8* %ShuffleConvs_2_Downs_51, align 1

ST_18: StgValue_593 (590)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_594 (592)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch4:0  store i8 0, i8* %ShuffleConvs_2_Downs_47, align 1

ST_18: StgValue_595 (593)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_596 (595)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch3:0  store i8 0, i8* %ShuffleConvs_2_Downs_54, align 1

ST_18: StgValue_597 (596)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_598 (598)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch2:0  store i8 0, i8* %ShuffleConvs_2_Downs_50, align 1

ST_18: StgValue_599 (599)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_600 (601)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch1:0  store i8 0, i8* %ShuffleConvs_2_Downs_48, align 1

ST_18: StgValue_601 (602)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_602 (604)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch0:0  store i8 0, i8* %ShuffleConvs_2_Downs_49, align 1

ST_18: StgValue_603 (605)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_604 (607)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:710
branch7:0  store i8 0, i8* %ShuffleConvs_2_Downs_52, align 1

ST_18: StgValue_605 (608)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:710
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_606 (610)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:711
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111:0  br label %._crit_edge


 <State 19>: 0.00ns
ST_19: StgValue_607 (618)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:715
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [21]  (1.59 ns)

 <State 2>: 7.24ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:686) [25]  (0 ns)
	'icmp' operation ('exitcond', acceleartor_hls_padding/components.cpp:686) [44]  (3.1 ns)
	'and' operation ('exitcond5_mid', acceleartor_hls_padding/components.cpp:686) [45]  (2.07 ns)
	'or' operation ('tmp_180', acceleartor_hls_padding/components.cpp:686) [47]  (0 ns)
	'select' operation ('w_mid2', acceleartor_hls_padding/components.cpp:686) [48]  (2.07 ns)

 <State 3>: 8.32ns
The critical path consists of the following:
	'select' operation ('h_mid', acceleartor_hls_padding/components.cpp:688) [33]  (2.07 ns)
	'add' operation ('h_8', acceleartor_hls_padding/components.cpp:685) [46]  (2.35 ns)
	'select' operation ('tmp_133_mid2', acceleartor_hls_padding/components.cpp:688) [49]  (2.07 ns)
	'add' operation ('tmp_181', acceleartor_hls_padding/components.cpp:688) [51]  (1.83 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_182', acceleartor_hls_padding/components.cpp:688) [56]  (1.89 ns)
	'add' operation ('tmp_183', acceleartor_hls_padding/components.cpp:688) [60]  (1.89 ns)
	'getelementptr' operation ('ShuffleConvs_2_Downs_28', acceleartor_hls_padding/components.cpp:688) [67]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:688) of variable 'bias_V_load', acceleartor_hls_padding/components.cpp:688 on array 'ShuffleConvs_2_Downs' [95]  (3.25 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:694) [106]  (1.59 ns)

 <State 6>: 3.1ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:694) [106]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:694) [107]  (3.1 ns)

 <State 7>: 3.1ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:695) [115]  (0 ns)
	'icmp' operation ('exitcond4', acceleartor_hls_padding/components.cpp:695) [116]  (3.1 ns)

 <State 8>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:696) [124]  (0 ns)
	'add' operation ('tmp_200', acceleartor_hls_padding/components.cpp:699) [135]  (1.88 ns)
	'add' operation ('tmp_201', acceleartor_hls_padding/components.cpp:699) [136]  (1.88 ns)
	'add' operation ('tmp_204', acceleartor_hls_padding/components.cpp:699) [141]  (1.94 ns)
	'add' operation ('tmp_205', acceleartor_hls_padding/components.cpp:699) [142]  (1.94 ns)

 <State 9>: 7.46ns
The critical path consists of the following:
	'phi' operation ('co3', acceleartor_hls_padding/components.cpp:697) with incoming values : ('co_9_7', acceleartor_hls_padding/components.cpp:697) [147]  (0 ns)
	'add' operation ('tmp_212', acceleartor_hls_padding/components.cpp:697) [172]  (1.83 ns)
	'add' operation ('tmp_213', acceleartor_hls_padding/components.cpp:695) [173]  (1.83 ns)
	'add' operation ('tmp_216', acceleartor_hls_padding/components.cpp:695) [178]  (1.89 ns)
	'add' operation ('tmp_217', acceleartor_hls_padding/components.cpp:696) [179]  (1.89 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ShuffleConvs_2_Downs_36', acceleartor_hls_padding/components.cpp:696) [186]  (0 ns)
	'load' operation ('ShuffleConvs_2_Downs_46', acceleartor_hls_padding/components.cpp:699) on array 'ShuffleConvs_2_Downs' [474]  (3.25 ns)

 <State 11>: 6.43ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', acceleartor_hls_padding/components.cpp:699) [193]  (6.43 ns)

 <State 12>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_1', acceleartor_hls_padding/components.cpp:699) [197]  (2.39 ns)
	'add' operation ('p_Val2_3', acceleartor_hls_padding/components.cpp:699) [203]  (2.32 ns)
	'xor' operation ('tmp_125', acceleartor_hls_padding/components.cpp:699) [205]  (0 ns)
	'and' operation ('carry_7', acceleartor_hls_padding/components.cpp:699) [206]  (2.07 ns)

 <State 13>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:699) [209]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:699) [215]  (2.07 ns)
	'or' operation ('tmp1_demorgan', acceleartor_hls_padding/components.cpp:699) [221]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:699) [222]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:699) [223]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:699) [224]  (2.07 ns)

 <State 14>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_52_mux', acceleartor_hls_padding/components.cpp:699) [227]  (2.07 ns)
	'select' operation ('this_assign_1', acceleartor_hls_padding/components.cpp:699) [229]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:699) of variable 'this_assign_1', acceleartor_hls_padding/components.cpp:699 on array 'ShuffleConvs_2_Downs_7' [230]  (3.25 ns)

 <State 15>: 7.24ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:707) [528]  (0 ns)
	'icmp' operation ('exitcond2', acceleartor_hls_padding/components.cpp:707) [546]  (3.1 ns)
	'and' operation ('exitcond_mid', acceleartor_hls_padding/components.cpp:707) [547]  (2.07 ns)
	'or' operation ('tmp_191', acceleartor_hls_padding/components.cpp:707) [549]  (0 ns)
	'select' operation ('w6_mid2', acceleartor_hls_padding/components.cpp:707) [550]  (2.07 ns)

 <State 16>: 8.32ns
The critical path consists of the following:
	'select' operation ('h5_mid', acceleartor_hls_padding/components.cpp:709) [536]  (2.07 ns)
	'add' operation ('h_9', acceleartor_hls_padding/components.cpp:706) [548]  (2.35 ns)
	'select' operation ('tmp_136_mid2', acceleartor_hls_padding/components.cpp:709) [551]  (2.07 ns)
	'add' operation ('tmp_192', acceleartor_hls_padding/components.cpp:709) [553]  (1.83 ns)

 <State 17>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_195', acceleartor_hls_padding/components.cpp:709) [558]  (1.89 ns)
	'add' operation ('tmp_196', acceleartor_hls_padding/components.cpp:709) [562]  (1.89 ns)
	'getelementptr' operation ('ShuffleConvs_2_Downs_49', acceleartor_hls_padding/components.cpp:709) [566]  (0 ns)
	'load' operation ('ShuffleConvs_2_Downs_55', acceleartor_hls_padding/components.cpp:709) on array 'ShuffleConvs_2_Downs_7' [572]  (3.25 ns)

 <State 18>: 5.73ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_2_Downs_55', acceleartor_hls_padding/components.cpp:709) on array 'ShuffleConvs_2_Downs_7' [572]  (3.25 ns)
	'mux' operation ('tmp_119', acceleartor_hls_padding/components.cpp:709) [580]  (2.48 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
