Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\jurado-garciaj\Documents\MSOE COURSES\EE COURSES\EE3921\Quartus_Projects\LAB3\Clock_25MHz.qsys" --block-symbol-file --output-directory="C:\Users\jurado-garciaj\Documents\MSOE COURSES\EE COURSES\EE3921\Quartus_Projects\LAB3\Clock_25MHz" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading LAB3/Clock_25MHz.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: Clock_25MHz.altclkctrl_0: Targeting device family: MAX 10.
: Clock_25MHz.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\jurado-garciaj\Documents\MSOE COURSES\EE COURSES\EE3921\Quartus_Projects\LAB3\Clock_25MHz.qsys" --synthesis=VHDL --greybox --output-directory="C:\Users\jurado-garciaj\Documents\MSOE COURSES\EE COURSES\EE3921\Quartus_Projects\LAB3\Clock_25MHz\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading LAB3/Clock_25MHz.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: Clock_25MHz.altclkctrl_0: Targeting device family: MAX 10.
: Clock_25MHz.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: Clock_25MHz: Generating Clock_25MHz "Clock_25MHz" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity Clock_25MHz_altclkctrl_0.
Info: altclkctrl_0: "Clock_25MHz" instantiated altclkctrl "altclkctrl_0"
Info: Clock_25MHz: Done "Clock_25MHz" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
