INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-3/Exp1-3-HDL/Exp1-3-HDL.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
