program ::= { statement }
statement ::= include | verilog | unit | sim
include ::= "include" filename ";"
filename ::= /[^;]+/
unit ::= "unit" decl "{" { description } "}"
verilog ::= "verilog" decl "{" /[^}]*/ "}"
decl ::= id "(" "in" { id } "," "out" { id } ")"
id ::= /[^ .]+/
description ::= use | connection
use ::= "use" id id ";"
connection ::= wire "->" wire
wire ::= id | id "." id
sim ::= "sim" decl "{" { d } { f } { num ":" } "}"
d ::= num ":" num ":" { d } { f } { num ":" } ")"
f ::= ":" num { ":" num } ")"
num ::= /[0-9]+/
