Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot generic_shifter_test_bench_behav xil_defaultlib.generic_shifter_test_bench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 2 is different from right argument length 3 for 'std_logic_vector_93' array [/home/student/s101113328/CENG242/Lab3/Lab3/Lab3.srcs/sources_1/new/generic_shifter.vhdl:37]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 2 is different from right argument length 3 for 'std_logic_vector_93' array [/home/student/s101113328/CENG242/Lab3/Lab3/Lab3.srcs/sources_1/new/generic_shifter.vhdl:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.generic_shifter [generic_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_shifter_test_bench
Built simulation snapshot generic_shifter_test_bench_behav
