
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 292.352 ; gain = 82.398
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [d:/ECE 440/project5/project5/project5.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [d:/ECE 440/project5/project5/project5.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 491.539 ; gain = 281.586
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 491.539 ; gain = 281.586
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 550.336 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 550.336 ; gain = 340.383
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 550.336 ; gain = 340.383
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 550.336 ; gain = 340.383
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 550.336 ; gain = 340.383
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 550.336 ; gain = 340.383
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 575.617 ; gain = 365.664
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 575.617 ; gain = 365.664
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 585.254 ; gain = 375.301
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 585.254 ; gain = 375.301
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 613.758 ; gain = 398.684

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 9d542a2437aaa28f.
