Classic Timing Analyzer report for BE_COMPAS
Thu Nov 16 11:46:58 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.734 ns                         ; PWMin                           ; BE_COMPAS:inst|data_compas[0]  ; --         ; Clk50    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.185 ns                        ; TRAITEMENT:inst2|data_compas[8] ; data_compas[8]                 ; Clk50      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.318 ns                         ; continu                         ; TRAITEMENT:inst2|fin_mesure    ; --         ; Clk50    ; 0            ;
; Clock Setup: 'Clk50'         ; N/A   ; None          ; 231.05 MHz ( period = 4.328 ns ) ; Clock_Divider1:inst3|count[0]   ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk50'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 4.114 ns                ;
; N/A                                     ; 235.85 MHz ( period = 4.240 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 4.025 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.87 MHz ( period = 4.169 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.844 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[28] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[28]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[28]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 252.78 MHz ( period = 3.956 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[27] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[27]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 257.20 MHz ( period = 3.888 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[27]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.40 MHz ( period = 3.885 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[26] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[26]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 261.57 MHz ( period = 3.823 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.99 MHz ( period = 3.817 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[26]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[25] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[16] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.587 ns                ;
; N/A                                     ; 263.23 MHz ( period = 3.799 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.97 MHz ( period = 3.774 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[25]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[25]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.518 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[6]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 268.17 MHz ( period = 3.729 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 268.24 MHz ( period = 3.728 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 270.05 MHz ( period = 3.703 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[24]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[24]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 272.93 MHz ( period = 3.664 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; Clock_Divider:inst1|count[2]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.45 MHz ( period = 3.657 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 273.45 MHz ( period = 3.657 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 273.45 MHz ( period = 3.657 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 273.45 MHz ( period = 3.657 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[28] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[6]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 273.75 MHz ( period = 3.653 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.75 MHz ( period = 3.653 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.82 MHz ( period = 3.652 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 273.82 MHz ( period = 3.652 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; Clock_Divider:inst1|count[3]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 277.16 MHz ( period = 3.608 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; Clock_Divider:inst1|count[2]   ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[27] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[23] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 280.19 MHz ( period = 3.569 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; Clock_Divider:inst1|count[6]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; Clock_Divider:inst1|count[3]   ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[23]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[28] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; Clock_Divider:inst1|count[2]   ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[6]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[23]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 284.50 MHz ( period = 3.515 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[26] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.50 MHz ( period = 3.515 ns )                    ; Clock_Divider:inst1|count[4]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 286.20 MHz ( period = 3.494 ns )                    ; Clock_Divider:inst1|count[6]   ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; Clock_Divider:inst1|count[7]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; Clock_Divider:inst1|count[5]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; Clock_Divider:inst1|count[3]   ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[22]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[27] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; Clock_Divider:inst1|count[2]   ; Clock_Divider:inst1|count[28]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[28] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[11]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[22]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[25] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; Clock_Divider:inst1|count[4]   ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; Clock_Divider1:inst3|count[11] ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; Clock_Divider1:inst3|count[6]  ; Clock_Divider1:inst3|count[16] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; Clock_Divider:inst1|count[6]   ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[11]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; Clock_Divider:inst1|count[7]   ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[28] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; Clock_Divider:inst1|count[5]   ; Clock_Divider:inst1|count[30]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; Clock_Divider:inst1|count[3]   ; Clock_Divider:inst1|count[28]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; Clock_Divider1:inst3|count[12] ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[21]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; Clock_Divider1:inst3|count[7]  ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider1:inst3|count[6]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[6]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; Clock_Divider1:inst3|count[16] ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; Clock_Divider1:inst3|count[16] ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; Clock_Divider1:inst3|count[16] ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[26] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; Clock_Divider:inst1|count[2]   ; Clock_Divider:inst1|count[27]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[27] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[21]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; Clock_Divider:inst1|count[4]   ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; Clock_Divider1:inst3|count[13] ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; Clock_Divider1:inst3|count[11] ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; Clock_Divider:inst1|count[6]   ; Clock_Divider:inst1|count[28]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Clock_Divider:inst1|count[7]   ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[29] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[27] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; Clock_Divider:inst1|count[3]   ; Clock_Divider:inst1|count[27]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; Clock_Divider:inst1|count[5]   ; Clock_Divider:inst1|count[29]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; Clock_Divider1:inst3|count[5]  ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.115 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider:inst1|count[20]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; Clock_Divider1:inst3|count[17] ; Clock_Divider1:inst3|count[21] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; Clock_Divider1:inst3|count[17] ; Clock_Divider1:inst3|count[20] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; Clock_Divider:inst1|count[8]   ; Clock_Divider:inst1|count[31]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; Clock_Divider1:inst3|count[17] ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; Clock_Divider1:inst3|count[12] ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; Clock_Divider1:inst3|count[7]  ; Clock_Divider1:inst3|count[31] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[25] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; Clock_Divider1:inst3|count[15] ; Clock_Divider1:inst3|count[22] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; Clock_Divider:inst1|count[2]   ; Clock_Divider:inst1|count[26]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; Clock_Divider1:inst3|count[4]  ; Clock_Divider1:inst3|count[28] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; Clock_Divider1:inst3|count[2]  ; Clock_Divider1:inst3|count[26] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; Clock_Divider1:inst3|count[0]  ; Clock_Divider:inst1|count[20]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.85 MHz ( period = 3.302 ns )                    ; Clock_Divider:inst1|count[4]   ; Clock_Divider:inst1|count[28]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 302.94 MHz ( period = 3.301 ns )                    ; Clock_Divider1:inst3|count[14] ; Clock_Divider1:inst3|count[24] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 303.31 MHz ( period = 3.297 ns )                    ; Clock_Divider1:inst3|count[22] ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider1:inst3|count[1]  ; Clock_Divider1:inst3|count[16] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider1:inst3|count[22] ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; Clock_Divider1:inst3|count[22] ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; Clock_Divider1:inst3|count[22] ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; Clock_Divider1:inst3|count[21] ; Clock_Divider1:inst3|count[11] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; Clock_Divider1:inst3|count[3]  ; Clock_Divider1:inst3|count[13] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; Clock_Divider1:inst3|count[21] ; Clock_Divider1:inst3|count[19] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; Clock_Divider1:inst3|count[21] ; Clock_Divider1:inst3|count[18] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; Clock_Divider1:inst3|count[21] ; Clock_Divider1:inst3|count[14] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.51 MHz ( period = 3.284 ns )                    ; Clock_Divider1:inst3|count[22] ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; Clock_Divider1:inst3|count[11] ; Clock_Divider1:inst3|count[30] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; Clock_Divider:inst1|count[6]   ; Clock_Divider:inst1|count[27]  ; Clk50      ; Clk50    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.88 MHz ( period = 3.280 ns )                    ; Clock_Divider1:inst3|count[21] ; Clock_Divider1:inst3|count[12] ; Clk50      ; Clk50    ; None                        ; None                      ; 3.066 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------+
; tsu                                                                                                ;
+-------+--------------+------------+------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                     ; To Clock ;
+-------+--------------+------------+------------+----------------------------------------+----------+
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[8]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[7]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[6]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[5]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[4]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[3]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[2]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[1]          ; Clk50    ;
; N/A   ; None         ; 1.734 ns   ; PWMin      ; BE_COMPAS:inst|data_compas[0]          ; Clk50    ;
; N/A   ; None         ; 1.433 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[8] ; Clk50    ;
; N/A   ; None         ; 1.433 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[5] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[7] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[6] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[4] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[3] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[2] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[1] ; Clk50    ;
; N/A   ; None         ; 1.420 ns   ; PWMin      ; BE_COMPAS:inst|data_compas_internal[0] ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[8]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[7]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[6]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[5]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[4]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[3]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[2]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[1]  ; Clk50    ;
; N/A   ; None         ; 1.273 ns   ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[0]  ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[8]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[7]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[6]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[5]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[4]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[3]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[2]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[1]        ; Clk50    ;
; N/A   ; None         ; -2.832 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[0]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[8]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[7]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[6]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[5]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[4]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[3]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[2]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[1]        ; Clk50    ;
; N/A   ; None         ; -2.857 ns  ; continu    ; TRAITEMENT:inst2|data_compas[0]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[8]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[7]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[6]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[5]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[4]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[3]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[2]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[1]        ; Clk50    ;
; N/A   ; None         ; -3.006 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[0]        ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[8]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[7]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[6]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[5]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[4]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[3]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[2]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[1]          ; Clk50    ;
; N/A   ; None         ; -3.049 ns  ; Reset      ; BE_COMPAS:inst|data_compas[0]          ; Clk50    ;
; N/A   ; None         ; -3.788 ns  ; start_stop ; TRAITEMENT:inst2|fin_mesure            ; Clk50    ;
; N/A   ; None         ; -3.791 ns  ; start_stop ; TRAITEMENT:inst2|data_valid_internal   ; Clk50    ;
; N/A   ; None         ; -3.820 ns  ; Reset      ; TRAITEMENT:inst2|fin_mesure            ; Clk50    ;
; N/A   ; None         ; -4.085 ns  ; continu    ; TRAITEMENT:inst2|data_valid_internal   ; Clk50    ;
; N/A   ; None         ; -4.088 ns  ; continu    ; TRAITEMENT:inst2|fin_mesure            ; Clk50    ;
+-------+--------------+------------+------------+----------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+--------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------+----------------+------------+
; N/A   ; None         ; 12.185 ns  ; TRAITEMENT:inst2|data_compas[8]      ; data_compas[8] ; Clk50      ;
; N/A   ; None         ; 11.832 ns  ; TRAITEMENT:inst2|data_valid_internal ; data_valid     ; Clk50      ;
; N/A   ; None         ; 11.111 ns  ; TRAITEMENT:inst2|data_compas[0]      ; data_compas[0] ; Clk50      ;
; N/A   ; None         ; 11.105 ns  ; TRAITEMENT:inst2|data_compas[1]      ; data_compas[1] ; Clk50      ;
; N/A   ; None         ; 10.909 ns  ; TRAITEMENT:inst2|data_compas[5]      ; data_compas[5] ; Clk50      ;
; N/A   ; None         ; 10.897 ns  ; TRAITEMENT:inst2|data_compas[4]      ; data_compas[4] ; Clk50      ;
; N/A   ; None         ; 10.884 ns  ; TRAITEMENT:inst2|data_compas[3]      ; data_compas[3] ; Clk50      ;
; N/A   ; None         ; 10.883 ns  ; TRAITEMENT:inst2|data_compas[7]      ; data_compas[7] ; Clk50      ;
; N/A   ; None         ; 10.872 ns  ; TRAITEMENT:inst2|data_compas[2]      ; data_compas[2] ; Clk50      ;
; N/A   ; None         ; 10.452 ns  ; TRAITEMENT:inst2|data_compas[6]      ; data_compas[6] ; Clk50      ;
+-------+--------------+------------+--------------------------------------+----------------+------------+


+----------------------------------------------------------------------------------------------------------+
; th                                                                                                       ;
+---------------+-------------+-----------+------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------+----------------------------------------+----------+
; N/A           ; None        ; 4.318 ns  ; continu    ; TRAITEMENT:inst2|fin_mesure            ; Clk50    ;
; N/A           ; None        ; 4.315 ns  ; continu    ; TRAITEMENT:inst2|data_valid_internal   ; Clk50    ;
; N/A           ; None        ; 4.050 ns  ; Reset      ; TRAITEMENT:inst2|fin_mesure            ; Clk50    ;
; N/A           ; None        ; 4.021 ns  ; start_stop ; TRAITEMENT:inst2|data_valid_internal   ; Clk50    ;
; N/A           ; None        ; 4.018 ns  ; start_stop ; TRAITEMENT:inst2|fin_mesure            ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[8]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[7]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[6]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[5]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[4]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[3]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[2]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[1]          ; Clk50    ;
; N/A           ; None        ; 3.279 ns  ; Reset      ; BE_COMPAS:inst|data_compas[0]          ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[8]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[7]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[6]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[5]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[4]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[3]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[2]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[1]        ; Clk50    ;
; N/A           ; None        ; 3.236 ns  ; Reset      ; TRAITEMENT:inst2|data_compas[0]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[8]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[7]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[6]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[5]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[4]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[3]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[2]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[1]        ; Clk50    ;
; N/A           ; None        ; 3.087 ns  ; continu    ; TRAITEMENT:inst2|data_compas[0]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[8]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[7]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[6]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[5]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[4]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[3]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[2]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[1]        ; Clk50    ;
; N/A           ; None        ; 3.062 ns  ; start_stop ; TRAITEMENT:inst2|data_compas[0]        ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[8]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[7]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[6]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[5]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[4]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[3]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[2]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[1]  ; Clk50    ;
; N/A           ; None        ; -1.043 ns ; PWMin      ; BE_COMPAS:inst|pulse_width_counter[0]  ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[7] ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[6] ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[4] ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[3] ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[2] ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[1] ; Clk50    ;
; N/A           ; None        ; -1.190 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[0] ; Clk50    ;
; N/A           ; None        ; -1.203 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[8] ; Clk50    ;
; N/A           ; None        ; -1.203 ns ; PWMin      ; BE_COMPAS:inst|data_compas_internal[5] ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[8]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[7]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[6]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[5]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[4]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[3]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[2]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[1]          ; Clk50    ;
; N/A           ; None        ; -1.504 ns ; PWMin      ; BE_COMPAS:inst|data_compas[0]          ; Clk50    ;
+---------------+-------------+-----------+------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 16 11:46:58 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BE_COMPAS -c BE_COMPAS --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk50" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Clock_Divider1:inst3|tmp" as buffer
    Info: Detected ripple clock "Clock_Divider:inst1|tmp" as buffer
Info: Clock "Clk50" has Internal fmax of 231.05 MHz between source register "Clock_Divider1:inst3|count[0]" and destination register "Clock_Divider1:inst3|count[24]" (period= 4.328 ns)
    Info: + Longest register to register delay is 4.114 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 5; REG Node = 'Clock_Divider1:inst3|count[0]'
        Info: 2: + IC(0.736 ns) + CELL(0.414 ns) = 1.150 ns; Loc. = LCCOMB_X11_Y15_N0; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.221 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.292 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.363 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.434 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X11_Y15_N12; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.735 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.806 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.877 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.948 ns; Loc. = LCCOMB_X11_Y15_N20; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.019 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.090 ns; Loc. = LCCOMB_X11_Y15_N24; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.161 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.232 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.378 ns; Loc. = LCCOMB_X11_Y15_N30; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.449 ns; Loc. = LCCOMB_X11_Y14_N0; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.520 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.591 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.662 ns; Loc. = LCCOMB_X11_Y14_N6; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.733 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.804 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.875 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.034 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 2; COMB Node = 'Clock_Divider1:inst3|Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.444 ns; Loc. = LCCOMB_X11_Y14_N16; Fanout = 1; COMB Node = 'Clock_Divider1:inst3|Add0~48'
        Info: 27: + IC(0.436 ns) + CELL(0.150 ns) = 4.030 ns; Loc. = LCCOMB_X12_Y14_N22; Fanout = 1; COMB Node = 'Clock_Divider1:inst3|count~32'
        Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.114 ns; Loc. = LCFF_X12_Y14_N23; Fanout = 3; REG Node = 'Clock_Divider1:inst3|count[24]'
        Info: Total cell delay = 2.942 ns ( 71.51 % )
        Info: Total interconnect delay = 1.172 ns ( 28.49 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Clk50" to destination register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 62; COMB Node = 'Clk50~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X12_Y14_N23; Fanout = 3; REG Node = 'Clock_Divider1:inst3|count[24]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
        Info: - Longest clock path from clock "Clk50" to source register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 62; COMB Node = 'Clk50~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 5; REG Node = 'Clock_Divider1:inst3|count[0]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "BE_COMPAS:inst|data_compas[8]" (data pin = "PWMin", clock pin = "Clk50") is 1.734 ns
    Info: + Longest pin to register delay is 7.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 19; PIN Node = 'PWMin'
        Info: 2: + IC(5.961 ns) + CELL(0.275 ns) = 7.108 ns; Loc. = LCCOMB_X63_Y16_N8; Fanout = 9; COMB Node = 'BE_COMPAS:inst|data_compas[0]~9'
        Info: 3: + IC(0.225 ns) + CELL(0.660 ns) = 7.993 ns; Loc. = LCFF_X63_Y16_N27; Fanout = 1; REG Node = 'BE_COMPAS:inst|data_compas[8]'
        Info: Total cell delay = 1.807 ns ( 22.61 % )
        Info: Total interconnect delay = 6.186 ns ( 77.39 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk50" to destination register is 6.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'
        Info: 2: + IC(1.028 ns) + CELL(0.787 ns) = 2.814 ns; Loc. = LCFF_X14_Y15_N19; Fanout = 2; REG Node = 'Clock_Divider:inst1|tmp'
        Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.652 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'Clock_Divider:inst1|tmp~clkctrl'
        Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 6.223 ns; Loc. = LCFF_X63_Y16_N27; Fanout = 1; REG Node = 'BE_COMPAS:inst|data_compas[8]'
        Info: Total cell delay = 2.323 ns ( 37.33 % )
        Info: Total interconnect delay = 3.900 ns ( 62.67 % )
Info: tco from clock "Clk50" to destination pin "data_compas[8]" through register "TRAITEMENT:inst2|data_compas[8]" is 12.185 ns
    Info: + Longest clock path from clock "Clk50" to source register is 6.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'
        Info: 2: + IC(1.034 ns) + CELL(0.787 ns) = 2.820 ns; Loc. = LCFF_X12_Y14_N21; Fanout = 2; REG Node = 'Clock_Divider1:inst3|tmp'
        Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'Clock_Divider1:inst3|tmp~clkctrl'
        Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.196 ns; Loc. = LCFF_X62_Y16_N17; Fanout = 1; REG Node = 'TRAITEMENT:inst2|data_compas[8]'
        Info: Total cell delay = 2.323 ns ( 37.49 % )
        Info: Total interconnect delay = 3.873 ns ( 62.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y16_N17; Fanout = 1; REG Node = 'TRAITEMENT:inst2|data_compas[8]'
        Info: 2: + IC(2.971 ns) + CELL(2.768 ns) = 5.739 ns; Loc. = PIN_AA14; Fanout = 0; PIN Node = 'data_compas[8]'
        Info: Total cell delay = 2.768 ns ( 48.23 % )
        Info: Total interconnect delay = 2.971 ns ( 51.77 % )
Info: th for register "TRAITEMENT:inst2|fin_mesure" (data pin = "continu", clock pin = "Clk50") is 4.318 ns
    Info: + Longest clock path from clock "Clk50" to destination register is 6.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'
        Info: 2: + IC(1.034 ns) + CELL(0.787 ns) = 2.820 ns; Loc. = LCFF_X12_Y14_N21; Fanout = 2; REG Node = 'Clock_Divider1:inst3|tmp'
        Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'Clock_Divider1:inst3|tmp~clkctrl'
        Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.196 ns; Loc. = LCFF_X63_Y16_N29; Fanout = 2; REG Node = 'TRAITEMENT:inst2|fin_mesure'
        Info: Total cell delay = 2.323 ns ( 37.49 % )
        Info: Total interconnect delay = 3.873 ns ( 62.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'continu'
        Info: 2: + IC(0.911 ns) + CELL(0.150 ns) = 2.060 ns; Loc. = LCCOMB_X63_Y16_N28; Fanout = 1; COMB Node = 'TRAITEMENT:inst2|fin_mesure~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.144 ns; Loc. = LCFF_X63_Y16_N29; Fanout = 2; REG Node = 'TRAITEMENT:inst2|fin_mesure'
        Info: Total cell delay = 1.233 ns ( 57.51 % )
        Info: Total interconnect delay = 0.911 ns ( 42.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Thu Nov 16 11:46:58 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


