<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NR-9C" package="QFN88P" speed="6" partNumber="GW1NR-LV9QN88PC6/I5"/>
    <FileList>
        <File path="/home/muheet-ghani/fpga_project/src/ball.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/frame.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/gowin_clkdiv.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/gowin_rpll.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/paddle.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/text.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/uart_rx.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/uart_top.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/uart_tx.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/vga_top.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/score.v" type="verilog"/>
        <File path="/home/muheet-ghani/fpga_project/src/points.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/muheet-ghani/fpga_project/impl/gwsynthesis/fpga_project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
