- ğŸ‘‹ğŸ¾ Hi, Iâ€™m @jerielsr
- ğŸ“ I'm a recent Electrical & Electronic Engineering graduate from the University of Brighton
- ğŸ‘€ Iâ€™m interested in Embedded Systems Engineering(C/C++), Network & Infrastructure Deployment, and FPGA Developement (VHDL)

<!---
jerielsr/jerielsr is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
