// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/13/2022 09:13:24"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VerilogWarmup (
	KEY,
	SW,
	LEDR,
	LEDG);
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[8:0] LEDG;

// Design Ports Information
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VerilogWarmup_v.sdo");
// synopsys translate_on

wire \m|counter[4]~27_combout ;
wire \m|Mux1~0_combout ;
wire \m|counter[1]~17_combout ;
wire \m|Mux17~0_combout ;
wire \m|Mux17~1_combout ;
wire \m|Mux16~1_combout ;
wire \m|counter[1]~24_combout ;
wire \m|counter[0]~12_combout ;
wire \m|counter[1]~15_Duplicate_44 ;
wire \m|Mux17~2_combout ;
wire \m|counter[3]~26 ;
wire \m|counter[4]~28 ;
wire \m|counter[5]~30 ;
wire \m|counter[6]~31_combout ;
wire \m|counter[5]~29_combout ;
wire \m|counter[7]~33_combout ;
wire \m|Equal0~1_combout ;
wire \m|counter[1]~18_combout ;
wire \m|counter[1]~16_combout ;
wire \m|counter[1]~19_combout ;
wire \m|counter[6]~32 ;
wire \m|counter[7]~34 ;
wire \m|counter[8]~35_combout ;
wire \m|counter[8]~36 ;
wire \m|counter[9]~37_combout ;
wire \m|counter[9]~38 ;
wire \m|counter[10]~39_combout ;
wire \m|counter[10]~40 ;
wire \m|counter[11]~41_combout ;
wire \m|Equal0~2_combout ;
wire \m|Equal0~3_combout ;
wire \m|Mux17~3_combout ;
wire \m|Mux18~0_combout ;
wire \m|Mux18~1_combout ;
wire \m|counter[1]~14_combout ;
wire \m|counter[0]~13 ;
wire \m|counter[1]~21 ;
wire \m|counter[2]~23 ;
wire \m|counter[3]~25_combout ;
wire \m|counter[2]~22_combout ;
wire \m|Equal0~0_combout ;
wire \m|Mux1~2_combout ;
wire \m|cur_state[3]~0_combout ;
wire \m|Mux16~0_combout ;
wire \m|Mux16~2_combout ;
wire \m|Mux15~0_combout ;
wire \m|Mux15~1_combout ;
wire \m|Mux15~2_combout ;
wire \m|command[2]~0_combout ;
wire \m|Mux2~0_combout ;
wire \m|Mux2~1_combout ;
wire \m|Mux0~0_combout ;
wire \m|Mux0~1_combout ;
wire \c|Mux12~0_combout ;
wire \c|Mux12~0clkctrl_outclk ;
wire \c|Mux0~0_combout ;
wire \c|Mux1~0_Duplicate_2 ;
wire \c|Mux2~0_Duplicate_2 ;
wire \c|Mux3~0_Duplicate_2 ;
wire \c|Mux4~0_combout ;
wire \c|Mux5~0_combout ;
wire \c|Mux6~0_combout ;
wire \c|Mux7~0_combout ;
wire \c|Mux8~0_combout ;
wire \c|Mux9~0_combout ;
wire \c|Mux10~0_combout ;
wire \c|Mux11~0_combout ;
wire \m|Mux1~1_combout ;
wire \m|Mux1~3_combout ;
wire \c|WideOr6~0_combout ;
wire \c|WideOr6~0clkctrl_outclk ;
wire \c|WideOr8~0_combout ;
wire \c|Selector0~0_combout ;
wire \c|Selector1~0_combout ;
wire \LEDR~0_combout ;
wire \m|counter[1]~20_combout ;
wire \LEDR~1_combout ;
wire \LEDR~2_combout ;
wire \LEDR~3_combout ;
wire \c|Decoder0~0_combout ;
wire \c|Decoder0~0clkctrl_outclk ;
wire \c|WideOr5~0_combout ;
wire \c|we_n~combout ;
wire \c|WideOr3~0_combout ;
wire \c|cas_n~combout ;
wire \c|WideOr1~0_combout ;
wire \c|ras_n~combout ;
wire \c|cke~0_combout ;
wire [17:0] \SW~combout ;
wire [11:0] \m|counter ;
wire [3:0] \m|cur_state ;
wire [11:0] \c|addr_out ;
wire [1:0] \c|ba_out ;


// Location: LCFF_X46_Y1_N17
cycloneii_lcell_ff \m|counter[4] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[4]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [4]));

// Location: LCCOMB_X46_Y1_N16
cycloneii_lcell_comb \m|counter[4]~27 (
// Equation(s):
// \m|counter[4]~27_combout  = (\m|counter [4] & (\m|counter[3]~26  $ (GND))) # (!\m|counter [4] & (!\m|counter[3]~26  & VCC))
// \m|counter[4]~28  = CARRY((\m|counter [4] & !\m|counter[3]~26 ))

	.dataa(\m|counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[3]~26 ),
	.combout(\m|counter[4]~27_combout ),
	.cout(\m|counter[4]~28 ));
// synopsys translate_off
defparam \m|counter[4]~27 .lut_mask = 16'hA50A;
defparam \m|counter[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N20
cycloneii_lcell_comb \m|Mux1~0 (
// Equation(s):
// \m|Mux1~0_combout  = (!\m|cur_state [2] & ((\m|cur_state [3] & (!\m|cur_state [1] & !\m|cur_state [0])) # (!\m|cur_state [3] & (\m|cur_state [1] & \m|cur_state [0]))))

	.dataa(\m|cur_state [3]),
	.datab(\m|cur_state [1]),
	.datac(\m|cur_state [0]),
	.datad(\m|cur_state [2]),
	.cin(gnd),
	.combout(\m|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux1~0 .lut_mask = 16'h0042;
defparam \m|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N10
cycloneii_lcell_comb \m|counter[1]~17 (
// Equation(s):
// \m|counter[1]~17_combout  = \m|cur_state [3] $ (((!\m|cur_state [1] & (\m|cur_state [0] $ (\m|cur_state [2])))))

	.dataa(\m|cur_state [0]),
	.datab(\m|cur_state [2]),
	.datac(\m|cur_state [1]),
	.datad(\m|cur_state [3]),
	.cin(gnd),
	.combout(\m|counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~17 .lut_mask = 16'hF906;
defparam \m|counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N2
cycloneii_lcell_comb \m|Mux17~0 (
// Equation(s):
// \m|Mux17~0_combout  = (\m|cur_state [2] & (\m|cur_state [1] $ (\m|cur_state [0])))

	.dataa(vcc),
	.datab(\m|cur_state [1]),
	.datac(\m|cur_state [0]),
	.datad(\m|cur_state [2]),
	.cin(gnd),
	.combout(\m|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux17~0 .lut_mask = 16'h3C00;
defparam \m|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N12
cycloneii_lcell_comb \m|Mux17~1 (
// Equation(s):
// \m|Mux17~1_combout  = (\m|Mux17~0_combout  & ((\m|Equal0~3_combout ) # (!\SW~combout [0])))

	.dataa(\SW~combout [0]),
	.datab(\m|Mux17~0_combout ),
	.datac(vcc),
	.datad(\m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\m|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux17~1 .lut_mask = 16'hCC44;
defparam \m|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N20
cycloneii_lcell_comb \m|Mux16~1 (
// Equation(s):
// \m|Mux16~1_combout  = (\m|cur_state [1] & (!\m|cur_state [2] & ((\m|cur_state [3]) # (\m|cur_state [0])))) # (!\m|cur_state [1] & ((\m|cur_state [2] & ((!\m|cur_state [0]))) # (!\m|cur_state [2] & (\m|cur_state [3] & \m|cur_state [0]))))

	.dataa(\m|cur_state [1]),
	.datab(\m|cur_state [2]),
	.datac(\m|cur_state [3]),
	.datad(\m|cur_state [0]),
	.cin(gnd),
	.combout(\m|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux16~1 .lut_mask = 16'h3264;
defparam \m|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N2
cycloneii_lcell_comb \m|counter[1]~24 (
// Equation(s):
// \m|counter[1]~24_combout  = (\m|cur_state [3] & ((\m|cur_state [1]) # (\m|cur_state [0] $ (!\m|cur_state [2]))))

	.dataa(\m|cur_state [0]),
	.datab(\m|cur_state [2]),
	.datac(\m|cur_state [3]),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|counter[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~24 .lut_mask = 16'hF090;
defparam \m|counter[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N8
cycloneii_lcell_comb \m|counter[0]~12 (
// Equation(s):
// \m|counter[0]~12_combout  = \m|counter [0] $ (VCC)
// \m|counter[0]~13  = CARRY(\m|counter [0])

	.dataa(vcc),
	.datab(\m|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\m|counter[0]~12_combout ),
	.cout(\m|counter[0]~13 ));
// synopsys translate_off
defparam \m|counter[0]~12 .lut_mask = 16'h33CC;
defparam \m|counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N28
cycloneii_lcell_comb \m|counter[1]~15_Duplicate (
// Equation(s):
// \m|counter[1]~15_Duplicate_44  = (!\m|cur_state [2] & (!\m|cur_state [3] & (\m|cur_state [0] $ (!\m|cur_state [1]))))

	.dataa(\m|cur_state [0]),
	.datab(\m|cur_state [2]),
	.datac(\m|cur_state [3]),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|counter[1]~15_Duplicate_44 ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~15_Duplicate .lut_mask = 16'h0201;
defparam \m|counter[1]~15_Duplicate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N18
cycloneii_lcell_comb \m|Mux17~2 (
// Equation(s):
// \m|Mux17~2_combout  = (\m|cur_state [0] & (((\m|cur_state [2] & \m|cur_state [3])) # (!\m|cur_state [1]))) # (!\m|cur_state [0] & (\m|cur_state [2] & (\m|cur_state [3])))

	.dataa(\m|cur_state [0]),
	.datab(\m|cur_state [2]),
	.datac(\m|cur_state [3]),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux17~2 .lut_mask = 16'hC0EA;
defparam \m|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N14
cycloneii_lcell_comb \m|counter[3]~25 (
// Equation(s):
// \m|counter[3]~25_combout  = (\m|counter [3] & (!\m|counter[2]~23 )) # (!\m|counter [3] & ((\m|counter[2]~23 ) # (GND)))
// \m|counter[3]~26  = CARRY((!\m|counter[2]~23 ) # (!\m|counter [3]))

	.dataa(\m|counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[2]~23 ),
	.combout(\m|counter[3]~25_combout ),
	.cout(\m|counter[3]~26 ));
// synopsys translate_off
defparam \m|counter[3]~25 .lut_mask = 16'h5A5F;
defparam \m|counter[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N18
cycloneii_lcell_comb \m|counter[5]~29 (
// Equation(s):
// \m|counter[5]~29_combout  = (\m|counter [5] & (!\m|counter[4]~28 )) # (!\m|counter [5] & ((\m|counter[4]~28 ) # (GND)))
// \m|counter[5]~30  = CARRY((!\m|counter[4]~28 ) # (!\m|counter [5]))

	.dataa(\m|counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[4]~28 ),
	.combout(\m|counter[5]~29_combout ),
	.cout(\m|counter[5]~30 ));
// synopsys translate_off
defparam \m|counter[5]~29 .lut_mask = 16'h5A5F;
defparam \m|counter[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N20
cycloneii_lcell_comb \m|counter[6]~31 (
// Equation(s):
// \m|counter[6]~31_combout  = (\m|counter [6] & (\m|counter[5]~30  $ (GND))) # (!\m|counter [6] & (!\m|counter[5]~30  & VCC))
// \m|counter[6]~32  = CARRY((\m|counter [6] & !\m|counter[5]~30 ))

	.dataa(vcc),
	.datab(\m|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[5]~30 ),
	.combout(\m|counter[6]~31_combout ),
	.cout(\m|counter[6]~32 ));
// synopsys translate_off
defparam \m|counter[6]~31 .lut_mask = 16'hC30C;
defparam \m|counter[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N19
cycloneii_lcell_ff \m|counter[5] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[5]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [5]));

// Location: LCCOMB_X46_Y1_N22
cycloneii_lcell_comb \m|counter[7]~33 (
// Equation(s):
// \m|counter[7]~33_combout  = (\m|counter [7] & (!\m|counter[6]~32 )) # (!\m|counter [7] & ((\m|counter[6]~32 ) # (GND)))
// \m|counter[7]~34  = CARRY((!\m|counter[6]~32 ) # (!\m|counter [7]))

	.dataa(\m|counter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[6]~32 ),
	.combout(\m|counter[7]~33_combout ),
	.cout(\m|counter[7]~34 ));
// synopsys translate_off
defparam \m|counter[7]~33 .lut_mask = 16'h5A5F;
defparam \m|counter[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N23
cycloneii_lcell_ff \m|counter[7] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[7]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [7]));

// Location: LCCOMB_X46_Y1_N6
cycloneii_lcell_comb \m|Equal0~1 (
// Equation(s):
// \m|Equal0~1_combout  = (!\m|counter [4] & (!\m|counter [5] & (!\m|counter [6] & !\m|counter [7])))

	.dataa(\m|counter [4]),
	.datab(\m|counter [5]),
	.datac(\m|counter [6]),
	.datad(\m|counter [7]),
	.cin(gnd),
	.combout(\m|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Equal0~1 .lut_mask = 16'h0001;
defparam \m|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N24
cycloneii_lcell_comb \m|counter[1]~18 (
// Equation(s):
// \m|counter[1]~18_combout  = ((\m|cur_state [0]) # ((!\m|Equal0~1_combout ) # (!\m|Equal0~2_combout ))) # (!\m|Equal0~0_combout )

	.dataa(\m|Equal0~0_combout ),
	.datab(\m|cur_state [0]),
	.datac(\m|Equal0~2_combout ),
	.datad(\m|Equal0~1_combout ),
	.cin(gnd),
	.combout(\m|counter[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~18 .lut_mask = 16'hDFFF;
defparam \m|counter[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N12
cycloneii_lcell_comb \m|counter[1]~16 (
// Equation(s):
// \m|counter[1]~16_combout  = (\m|counter[1]~15_Duplicate_44  & (((!\m|Equal0~2_combout ) # (!\m|Equal0~1_combout )) # (!\m|Equal0~0_combout )))

	.dataa(\m|Equal0~0_combout ),
	.datab(\m|Equal0~1_combout ),
	.datac(\m|Equal0~2_combout ),
	.datad(\m|counter[1]~15_Duplicate_44 ),
	.cin(gnd),
	.combout(\m|counter[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~16 .lut_mask = 16'h7F00;
defparam \m|counter[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N16
cycloneii_lcell_comb \m|counter[1]~19 (
// Equation(s):
// \m|counter[1]~19_combout  = (!\m|counter[1]~17_combout  & (!\m|counter[1]~16_combout  & ((!\m|counter[1]~18_combout ) # (!\m|Mux15~0_combout ))))

	.dataa(\m|counter[1]~17_combout ),
	.datab(\m|Mux15~0_combout ),
	.datac(\m|counter[1]~18_combout ),
	.datad(\m|counter[1]~16_combout ),
	.cin(gnd),
	.combout(\m|counter[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~19 .lut_mask = 16'h0015;
defparam \m|counter[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y1_N21
cycloneii_lcell_ff \m|counter[6] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[6]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [6]));

// Location: LCCOMB_X46_Y1_N24
cycloneii_lcell_comb \m|counter[8]~35 (
// Equation(s):
// \m|counter[8]~35_combout  = (\m|counter [8] & (\m|counter[7]~34  $ (GND))) # (!\m|counter [8] & (!\m|counter[7]~34  & VCC))
// \m|counter[8]~36  = CARRY((\m|counter [8] & !\m|counter[7]~34 ))

	.dataa(vcc),
	.datab(\m|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[7]~34 ),
	.combout(\m|counter[8]~35_combout ),
	.cout(\m|counter[8]~36 ));
// synopsys translate_off
defparam \m|counter[8]~35 .lut_mask = 16'hC30C;
defparam \m|counter[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N25
cycloneii_lcell_ff \m|counter[8] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[8]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [8]));

// Location: LCCOMB_X46_Y1_N26
cycloneii_lcell_comb \m|counter[9]~37 (
// Equation(s):
// \m|counter[9]~37_combout  = (\m|counter [9] & (!\m|counter[8]~36 )) # (!\m|counter [9] & ((\m|counter[8]~36 ) # (GND)))
// \m|counter[9]~38  = CARRY((!\m|counter[8]~36 ) # (!\m|counter [9]))

	.dataa(\m|counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[8]~36 ),
	.combout(\m|counter[9]~37_combout ),
	.cout(\m|counter[9]~38 ));
// synopsys translate_off
defparam \m|counter[9]~37 .lut_mask = 16'h5A5F;
defparam \m|counter[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N27
cycloneii_lcell_ff \m|counter[9] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[9]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [9]));

// Location: LCCOMB_X46_Y1_N28
cycloneii_lcell_comb \m|counter[10]~39 (
// Equation(s):
// \m|counter[10]~39_combout  = (\m|counter [10] & (\m|counter[9]~38  $ (GND))) # (!\m|counter [10] & (!\m|counter[9]~38  & VCC))
// \m|counter[10]~40  = CARRY((\m|counter [10] & !\m|counter[9]~38 ))

	.dataa(vcc),
	.datab(\m|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[9]~38 ),
	.combout(\m|counter[10]~39_combout ),
	.cout(\m|counter[10]~40 ));
// synopsys translate_off
defparam \m|counter[10]~39 .lut_mask = 16'hC30C;
defparam \m|counter[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N29
cycloneii_lcell_ff \m|counter[10] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[10]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [10]));

// Location: LCCOMB_X46_Y1_N30
cycloneii_lcell_comb \m|counter[11]~41 (
// Equation(s):
// \m|counter[11]~41_combout  = \m|counter [11] $ (\m|counter[10]~40 )

	.dataa(\m|counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[10]~40 ),
	.combout(\m|counter[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[11]~41 .lut_mask = 16'h5A5A;
defparam \m|counter[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N31
cycloneii_lcell_ff \m|counter[11] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[11]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [11]));

// Location: LCCOMB_X46_Y1_N0
cycloneii_lcell_comb \m|Equal0~2 (
// Equation(s):
// \m|Equal0~2_combout  = (!\m|counter [8] & (!\m|counter [9] & (!\m|counter [11] & !\m|counter [10])))

	.dataa(\m|counter [8]),
	.datab(\m|counter [9]),
	.datac(\m|counter [11]),
	.datad(\m|counter [10]),
	.cin(gnd),
	.combout(\m|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \m|Equal0~2 .lut_mask = 16'h0001;
defparam \m|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N2
cycloneii_lcell_comb \m|Equal0~3 (
// Equation(s):
// \m|Equal0~3_combout  = (\m|Equal0~2_combout  & (\m|Equal0~0_combout  & \m|Equal0~1_combout ))

	.dataa(vcc),
	.datab(\m|Equal0~2_combout ),
	.datac(\m|Equal0~0_combout ),
	.datad(\m|Equal0~1_combout ),
	.cin(gnd),
	.combout(\m|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \m|Equal0~3 .lut_mask = 16'hC000;
defparam \m|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N18
cycloneii_lcell_comb \m|Mux17~3 (
// Equation(s):
// \m|Mux17~3_combout  = (\m|Mux17~1_combout ) # ((\m|Mux17~2_combout ) # ((\m|counter[1]~15_Duplicate_44  & \m|Equal0~3_combout )))

	.dataa(\m|Mux17~1_combout ),
	.datab(\m|counter[1]~15_Duplicate_44 ),
	.datac(\m|Mux17~2_combout ),
	.datad(\m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\m|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux17~3 .lut_mask = 16'hFEFA;
defparam \m|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y1_N19
cycloneii_lcell_ff \m|cur_state[1] (
	.clk(\SW~combout [17]),
	.datain(\m|Mux17~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|cur_state [1]));

// Location: LCCOMB_X45_Y1_N8
cycloneii_lcell_comb \m|Mux18~0 (
// Equation(s):
// \m|Mux18~0_combout  = (\m|cur_state [0] & (!\m|cur_state [3] & (\m|cur_state [2]))) # (!\m|cur_state [0] & (!\m|cur_state [1] & ((!\m|cur_state [2]) # (!\m|cur_state [3]))))

	.dataa(\m|cur_state [3]),
	.datab(\m|cur_state [0]),
	.datac(\m|cur_state [2]),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux18~0 .lut_mask = 16'h4053;
defparam \m|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N8
cycloneii_lcell_comb \m|Mux18~1 (
// Equation(s):
// \m|Mux18~1_combout  = (\m|Mux18~0_combout ) # ((\m|cur_state [2] & (\m|Mux1~2_combout  & !\m|cur_state [3])))

	.dataa(\m|cur_state [2]),
	.datab(\m|Mux18~0_combout ),
	.datac(\m|Mux1~2_combout ),
	.datad(\m|cur_state [3]),
	.cin(gnd),
	.combout(\m|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux18~1 .lut_mask = 16'hCCEC;
defparam \m|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y1_N9
cycloneii_lcell_ff \m|cur_state[0] (
	.clk(\SW~combout [17]),
	.datain(\m|Mux18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|cur_state [0]));

// Location: LCCOMB_X45_Y1_N30
cycloneii_lcell_comb \m|counter[1]~14 (
// Equation(s):
// \m|counter[1]~14_combout  = (!\m|cur_state [3] & ((\m|cur_state [1] & ((\m|cur_state [2]) # (\m|cur_state [0]))) # (!\m|cur_state [1] & (!\m|cur_state [2]))))

	.dataa(\m|cur_state [1]),
	.datab(\m|cur_state [3]),
	.datac(\m|cur_state [2]),
	.datad(\m|cur_state [0]),
	.cin(gnd),
	.combout(\m|counter[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \m|counter[1]~14 .lut_mask = 16'h2321;
defparam \m|counter[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y1_N9
cycloneii_lcell_ff \m|counter[0] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[0]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [0]));

// Location: LCCOMB_X46_Y1_N10
cycloneii_lcell_comb \m|counter[1]~20 (
// Equation(s):
// \m|counter[1]~20_combout  = (\m|counter [1] & (!\m|counter[0]~13 )) # (!\m|counter [1] & ((\m|counter[0]~13 ) # (GND)))
// \m|counter[1]~21  = CARRY((!\m|counter[0]~13 ) # (!\m|counter [1]))

	.dataa(\m|counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[0]~13 ),
	.combout(\m|counter[1]~20_combout ),
	.cout(\m|counter[1]~21 ));
// synopsys translate_off
defparam \m|counter[1]~20 .lut_mask = 16'h5A5F;
defparam \m|counter[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N12
cycloneii_lcell_comb \m|counter[2]~22 (
// Equation(s):
// \m|counter[2]~22_combout  = (\m|counter [2] & (\m|counter[1]~21  $ (GND))) # (!\m|counter [2] & (!\m|counter[1]~21  & VCC))
// \m|counter[2]~23  = CARRY((\m|counter [2] & !\m|counter[1]~21 ))

	.dataa(\m|counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\m|counter[1]~21 ),
	.combout(\m|counter[2]~22_combout ),
	.cout(\m|counter[2]~23 ));
// synopsys translate_off
defparam \m|counter[2]~22 .lut_mask = 16'hA50A;
defparam \m|counter[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y1_N15
cycloneii_lcell_ff \m|counter[3] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[3]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [3]));

// Location: LCFF_X46_Y1_N13
cycloneii_lcell_ff \m|counter[2] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[2]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [2]));

// Location: LCCOMB_X46_Y1_N4
cycloneii_lcell_comb \m|Equal0~0 (
// Equation(s):
// \m|Equal0~0_combout  = (\m|counter [1] & (!\m|counter [3] & (\m|counter [0] & !\m|counter [2])))

	.dataa(\m|counter [1]),
	.datab(\m|counter [3]),
	.datac(\m|counter [0]),
	.datad(\m|counter [2]),
	.cin(gnd),
	.combout(\m|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Equal0~0 .lut_mask = 16'h0020;
defparam \m|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N14
cycloneii_lcell_comb \m|Mux1~2 (
// Equation(s):
// \m|Mux1~2_combout  = (!\SW~combout [0] & (((!\m|Equal0~1_combout ) # (!\m|Equal0~0_combout )) # (!\m|Equal0~2_combout )))

	.dataa(\m|Equal0~2_combout ),
	.datab(\SW~combout [0]),
	.datac(\m|Equal0~0_combout ),
	.datad(\m|Equal0~1_combout ),
	.cin(gnd),
	.combout(\m|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux1~2 .lut_mask = 16'h1333;
defparam \m|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N0
cycloneii_lcell_comb \m|cur_state[3]~0 (
// Equation(s):
// \m|cur_state[3]~0_combout  = (\m|cur_state [2] & (!\m|cur_state [0] & \m|cur_state [1]))

	.dataa(\m|cur_state [2]),
	.datab(\m|cur_state [0]),
	.datac(vcc),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|cur_state[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|cur_state[3]~0 .lut_mask = 16'h2200;
defparam \m|cur_state[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N4
cycloneii_lcell_comb \m|Mux16~0 (
// Equation(s):
// \m|Mux16~0_combout  = (\m|cur_state [3]) # ((\m|Mux1~2_combout  & \m|cur_state[3]~0_combout ))

	.dataa(vcc),
	.datab(\m|cur_state [3]),
	.datac(\m|Mux1~2_combout ),
	.datad(\m|cur_state[3]~0_combout ),
	.cin(gnd),
	.combout(\m|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux16~0 .lut_mask = 16'hFCCC;
defparam \m|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N10
cycloneii_lcell_comb \m|Mux16~2 (
// Equation(s):
// \m|Mux16~2_combout  = (\m|Mux16~1_combout  & (((\m|Mux16~0_combout ) # (!\m|cur_state [3])))) # (!\m|Mux16~1_combout  & (\SW~combout [1] & (\m|Mux16~0_combout  & !\m|cur_state [3])))

	.dataa(\m|Mux16~1_combout ),
	.datab(\SW~combout [1]),
	.datac(\m|Mux16~0_combout ),
	.datad(\m|cur_state [3]),
	.cin(gnd),
	.combout(\m|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux16~2 .lut_mask = 16'hA0EA;
defparam \m|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y1_N11
cycloneii_lcell_ff \m|cur_state[2] (
	.clk(\SW~combout [17]),
	.datain(\m|Mux16~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|cur_state [2]));

// Location: LCCOMB_X45_Y1_N26
cycloneii_lcell_comb \m|Mux15~0 (
// Equation(s):
// \m|Mux15~0_combout  = (\m|cur_state [2] & \m|cur_state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\m|cur_state [2]),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux15~0 .lut_mask = 16'hF000;
defparam \m|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y1_N12
cycloneii_lcell_comb \m|Mux15~1 (
// Equation(s):
// \m|Mux15~1_combout  = (!\SW~combout [1] & !\m|cur_state [3])

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(\m|cur_state [3]),
	.cin(gnd),
	.combout(\m|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux15~1 .lut_mask = 16'h0033;
defparam \m|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N28
cycloneii_lcell_comb \m|Mux15~2 (
// Equation(s):
// \m|Mux15~2_combout  = (\m|Mux16~0_combout  & ((\m|counter[1]~24_combout ) # ((\m|Mux15~1_combout )))) # (!\m|Mux16~0_combout  & (((\m|Mux15~0_combout ))))

	.dataa(\m|counter[1]~24_combout ),
	.datab(\m|Mux15~0_combout ),
	.datac(\m|Mux16~0_combout ),
	.datad(\m|Mux15~1_combout ),
	.cin(gnd),
	.combout(\m|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux15~2 .lut_mask = 16'hFCAC;
defparam \m|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y1_N29
cycloneii_lcell_ff \m|cur_state[3] (
	.clk(\SW~combout [17]),
	.datain(\m|Mux15~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|cur_state [3]));

// Location: LCCOMB_X47_Y1_N22
cycloneii_lcell_comb \m|command[2]~0 (
// Equation(s):
// \m|command[2]~0_combout  = (\m|cur_state [1] & (!\m|cur_state [3] & (\m|cur_state [0] & \m|cur_state [2]))) # (!\m|cur_state [1] & (\m|cur_state [3] & (!\m|cur_state [0] & !\m|cur_state [2])))

	.dataa(\m|cur_state [1]),
	.datab(\m|cur_state [3]),
	.datac(\m|cur_state [0]),
	.datad(\m|cur_state [2]),
	.cin(gnd),
	.combout(\m|command[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|command[2]~0 .lut_mask = 16'h2004;
defparam \m|command[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N16
cycloneii_lcell_comb \m|Mux2~0 (
// Equation(s):
// \m|Mux2~0_combout  = (\m|cur_state [3] & ((\m|cur_state [1]) # ((\m|cur_state [2])))) # (!\m|cur_state [3] & (((!\m|cur_state [0])) # (!\m|cur_state [1])))

	.dataa(\m|cur_state [3]),
	.datab(\m|cur_state [1]),
	.datac(\m|cur_state [0]),
	.datad(\m|cur_state [2]),
	.cin(gnd),
	.combout(\m|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux2~0 .lut_mask = 16'hBF9D;
defparam \m|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N30
cycloneii_lcell_comb \m|Mux2~1 (
// Equation(s):
// \m|Mux2~1_combout  = (\m|Mux2~0_combout ) # ((!\m|cur_state [2] & (\m|cur_state [1] & !\m|Equal0~3_combout )))

	.dataa(\m|cur_state [2]),
	.datab(\m|cur_state [1]),
	.datac(\m|Mux2~0_combout ),
	.datad(\m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\m|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux2~1 .lut_mask = 16'hF0F4;
defparam \m|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N24
cycloneii_lcell_comb \m|Mux0~0 (
// Equation(s):
// \m|Mux0~0_combout  = (!\m|cur_state [2] & (\m|cur_state [0] & ((\m|cur_state [3]) # (\m|cur_state [1]))))

	.dataa(\m|cur_state [2]),
	.datab(\m|cur_state [3]),
	.datac(\m|cur_state [0]),
	.datad(\m|cur_state [1]),
	.cin(gnd),
	.combout(\m|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux0~0 .lut_mask = 16'h5040;
defparam \m|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N26
cycloneii_lcell_comb \m|Mux0~1 (
// Equation(s):
// \m|Mux0~1_combout  = (\m|Equal0~3_combout  & ((\m|Mux1~1_combout ) # ((\m|cur_state [3] & \m|Mux0~0_combout )))) # (!\m|Equal0~3_combout  & (((\m|Mux0~0_combout ))))

	.dataa(\m|Mux1~1_combout ),
	.datab(\m|cur_state [3]),
	.datac(\m|Mux0~0_combout ),
	.datad(\m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\m|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux0~1 .lut_mask = 16'hEAF0;
defparam \m|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N22
cycloneii_lcell_comb \c|Mux12~0 (
// Equation(s):
// \c|Mux12~0_combout  = (\m|command[2]~0_combout  & ((\m|Mux1~3_combout  $ (\m|Mux2~1_combout )) # (!\m|Mux0~1_combout ))) # (!\m|command[2]~0_combout  & (\m|Mux1~3_combout  $ (((\m|Mux0~1_combout )))))

	.dataa(\m|Mux1~3_combout ),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux12~0 .lut_mask = 16'h59EE;
defparam \c|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \c|Mux12~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|Mux12~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|Mux12~0clkctrl_outclk ));
// synopsys translate_off
defparam \c|Mux12~0clkctrl .clock_type = "global clock";
defparam \c|Mux12~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N28
cycloneii_lcell_comb \c|Mux0~0 (
// Equation(s):
// \c|Mux0~0_combout  = (\SW~combout [3] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\SW~combout [3]),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~0 .lut_mask = 16'h00A8;
defparam \c|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N22
cycloneii_lcell_comb \c|addr_out[0] (
// Equation(s):
// \c|addr_out [0] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux0~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [0]))

	.dataa(vcc),
	.datab(\c|addr_out [0]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux0~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [0]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[0] .lut_mask = 16'hFC0C;
defparam \c|addr_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N26
cycloneii_lcell_comb \c|Mux1~0_Duplicate (
// Equation(s):
// \c|Mux1~0_Duplicate_2  = (\SW~combout [4] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\SW~combout [4]),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Mux1~0_Duplicate_2 ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~0_Duplicate .lut_mask = 16'h00A8;
defparam \c|Mux1~0_Duplicate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N24
cycloneii_lcell_comb \c|addr_out[1] (
// Equation(s):
// \c|addr_out [1] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux1~0_Duplicate_2 ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [1]))

	.dataa(\c|addr_out [1]),
	.datab(vcc),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux1~0_Duplicate_2 ),
	.cin(gnd),
	.combout(\c|addr_out [1]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[1] .lut_mask = 16'hFA0A;
defparam \c|addr_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N16
cycloneii_lcell_comb \c|Mux2~0_Duplicate (
// Equation(s):
// \c|Mux2~0_Duplicate_2  = (\SW~combout [5] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\SW~combout [5]),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Mux2~0_Duplicate_2 ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~0_Duplicate .lut_mask = 16'h00A8;
defparam \c|Mux2~0_Duplicate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N14
cycloneii_lcell_comb \c|addr_out[2] (
// Equation(s):
// \c|addr_out [2] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux2~0_Duplicate_2 ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [2]))

	.dataa(vcc),
	.datab(\c|addr_out [2]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux2~0_Duplicate_2 ),
	.cin(gnd),
	.combout(\c|addr_out [2]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[2] .lut_mask = 16'hFC0C;
defparam \c|addr_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N26
cycloneii_lcell_comb \c|Mux3~0_Duplicate (
// Equation(s):
// \c|Mux3~0_Duplicate_2  = (\SW~combout [6] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\SW~combout [6]),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Mux3~0_Duplicate_2 ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~0_Duplicate .lut_mask = 16'h00A8;
defparam \c|Mux3~0_Duplicate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N8
cycloneii_lcell_comb \c|addr_out[3] (
// Equation(s):
// \c|addr_out [3] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux3~0_Duplicate_2 ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [3]))

	.dataa(vcc),
	.datab(\c|addr_out [3]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux3~0_Duplicate_2 ),
	.cin(gnd),
	.combout(\c|addr_out [3]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[3] .lut_mask = 16'hFC0C;
defparam \c|addr_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N18
cycloneii_lcell_comb \c|Mux4~0 (
// Equation(s):
// \c|Mux4~0_combout  = (\SW~combout [7] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\m|command[2]~0_combout ),
	.datab(\SW~combout [7]),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~0 .lut_mask = 16'h0C08;
defparam \c|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N6
cycloneii_lcell_comb \c|addr_out[4] (
// Equation(s):
// \c|addr_out [4] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux4~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [4]))

	.dataa(\c|addr_out [4]),
	.datab(vcc),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux4~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [4]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[4] .lut_mask = 16'hFA0A;
defparam \c|addr_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N28
cycloneii_lcell_comb \c|Mux5~0 (
// Equation(s):
// \c|Mux5~0_combout  = (\SW~combout [8] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\m|command[2]~0_combout ),
	.datab(\SW~combout [8]),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~0 .lut_mask = 16'h0C08;
defparam \c|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N14
cycloneii_lcell_comb \c|addr_out[5] (
// Equation(s):
// \c|addr_out [5] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux5~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [5]))

	.dataa(vcc),
	.datab(\c|addr_out [5]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux5~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [5]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[5] .lut_mask = 16'hFC0C;
defparam \c|addr_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N28
cycloneii_lcell_comb \c|Mux6~0 (
// Equation(s):
// \c|Mux6~0_combout  = (\SW~combout [9] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\m|command[2]~0_combout ),
	.datab(\SW~combout [9]),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~0 .lut_mask = 16'h0C08;
defparam \c|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N20
cycloneii_lcell_comb \c|addr_out[6] (
// Equation(s):
// \c|addr_out [6] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux6~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [6]))

	.dataa(\c|addr_out [6]),
	.datab(vcc),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux6~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [6]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[6] .lut_mask = 16'hFA0A;
defparam \c|addr_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N2
cycloneii_lcell_comb \c|Mux7~0 (
// Equation(s):
// \c|Mux7~0_combout  = (\SW~combout [10] & (!\m|Mux0~1_combout  & ((\m|command[2]~0_combout ) # (\m|Mux2~1_combout ))))

	.dataa(\SW~combout [10]),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~0 .lut_mask = 16'h0A08;
defparam \c|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N10
cycloneii_lcell_comb \c|addr_out[7] (
// Equation(s):
// \c|addr_out [7] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux7~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [7]))

	.dataa(\c|addr_out [7]),
	.datab(vcc),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux7~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [7]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[7] .lut_mask = 16'hFA0A;
defparam \c|addr_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N0
cycloneii_lcell_comb \c|Mux8~0 (
// Equation(s):
// \c|Mux8~0_combout  = (\SW~combout [11] & (!\m|command[2]~0_combout  & (\m|Mux2~1_combout  & !\m|Mux0~1_combout )))

	.dataa(\SW~combout [11]),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux8~0 .lut_mask = 16'h0020;
defparam \c|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N4
cycloneii_lcell_comb \c|addr_out[8] (
// Equation(s):
// \c|addr_out [8] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux8~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [8]))

	.dataa(vcc),
	.datab(\c|addr_out [8]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux8~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [8]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[8] .lut_mask = 16'hFC0C;
defparam \c|addr_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N12
cycloneii_lcell_comb \c|Mux9~0 (
// Equation(s):
// \c|Mux9~0_combout  = (!\m|command[2]~0_combout  & (!\m|Mux0~1_combout  & ((\SW~combout [12]) # (!\m|Mux2~1_combout ))))

	.dataa(\m|command[2]~0_combout ),
	.datab(\SW~combout [12]),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux9~0 .lut_mask = 16'h0405;
defparam \c|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N14
cycloneii_lcell_comb \c|addr_out[9] (
// Equation(s):
// \c|addr_out [9] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux9~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [9]))

	.dataa(vcc),
	.datab(\c|addr_out [9]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux9~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [9]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[9] .lut_mask = 16'hFC0C;
defparam \c|addr_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N22
cycloneii_lcell_comb \c|Mux10~0 (
// Equation(s):
// \c|Mux10~0_combout  = (\m|Mux2~1_combout  & ((\m|command[2]~0_combout  & ((!\m|Mux0~1_combout ))) # (!\m|command[2]~0_combout  & ((\SW~combout [13]) # (\m|Mux0~1_combout )))))

	.dataa(\m|command[2]~0_combout ),
	.datab(\SW~combout [13]),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux10~0 .lut_mask = 16'h5E00;
defparam \c|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N20
cycloneii_lcell_comb \c|addr_out[10] (
// Equation(s):
// \c|addr_out [10] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux10~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [10]))

	.dataa(\c|addr_out [10]),
	.datab(vcc),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux10~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [10]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[10] .lut_mask = 16'hFA0A;
defparam \c|addr_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N28
cycloneii_lcell_comb \c|Mux11~0 (
// Equation(s):
// \c|Mux11~0_combout  = (!\m|command[2]~0_combout  & (\SW~combout [14] & (!\m|Mux0~1_combout  & \m|Mux2~1_combout )))

	.dataa(\m|command[2]~0_combout ),
	.datab(\SW~combout [14]),
	.datac(\m|Mux0~1_combout ),
	.datad(\m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\c|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux11~0 .lut_mask = 16'h0400;
defparam \c|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N26
cycloneii_lcell_comb \c|addr_out[11] (
// Equation(s):
// \c|addr_out [11] = (GLOBAL(\c|Mux12~0clkctrl_outclk ) & ((\c|Mux11~0_combout ))) # (!GLOBAL(\c|Mux12~0clkctrl_outclk ) & (\c|addr_out [11]))

	.dataa(vcc),
	.datab(\c|addr_out [11]),
	.datac(\c|Mux12~0clkctrl_outclk ),
	.datad(\c|Mux11~0_combout ),
	.cin(gnd),
	.combout(\c|addr_out [11]),
	.cout());
// synopsys translate_off
defparam \c|addr_out[11] .lut_mask = 16'hFC0C;
defparam \c|addr_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y1_N6
cycloneii_lcell_comb \m|Mux1~1 (
// Equation(s):
// \m|Mux1~1_combout  = (!\m|cur_state [3] & (\m|cur_state [1] & (!\m|cur_state [0] & \m|cur_state [2])))

	.dataa(\m|cur_state [3]),
	.datab(\m|cur_state [1]),
	.datac(\m|cur_state [0]),
	.datad(\m|cur_state [2]),
	.cin(gnd),
	.combout(\m|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux1~1 .lut_mask = 16'h0400;
defparam \m|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N24
cycloneii_lcell_comb \m|Mux1~3 (
// Equation(s):
// \m|Mux1~3_combout  = (\m|Mux1~0_combout ) # ((\m|Mux1~1_combout  & ((\SW~combout [1]) # (!\m|Mux1~2_combout ))))

	.dataa(\m|Mux1~0_combout ),
	.datab(\SW~combout [1]),
	.datac(\m|Mux1~1_combout ),
	.datad(\m|Mux1~2_combout ),
	.cin(gnd),
	.combout(\m|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \m|Mux1~3 .lut_mask = 16'hEAFA;
defparam \m|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N20
cycloneii_lcell_comb \c|WideOr6~0 (
// Equation(s):
// \c|WideOr6~0_combout  = (\m|Mux1~3_combout  & ((\m|Mux2~1_combout  $ (\m|command[2]~0_combout )) # (!\m|Mux0~1_combout ))) # (!\m|Mux1~3_combout  & ((\m|command[2]~0_combout ) # ((!\m|Mux2~1_combout  & \m|Mux0~1_combout ))))

	.dataa(\m|Mux2~1_combout ),
	.datab(\m|Mux0~1_combout ),
	.datac(\m|Mux1~3_combout ),
	.datad(\m|command[2]~0_combout ),
	.cin(gnd),
	.combout(\c|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr6~0 .lut_mask = 16'h7FB4;
defparam \c|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \c|WideOr6~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|WideOr6~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|WideOr6~0clkctrl_outclk ));
// synopsys translate_off
defparam \c|WideOr6~0clkctrl .clock_type = "global clock";
defparam \c|WideOr6~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N18
cycloneii_lcell_comb \c|WideOr8~0 (
// Equation(s):
// \c|WideOr8~0_combout  = (\m|command[2]~0_combout  & (((!\m|Mux0~1_combout )))) # (!\m|command[2]~0_combout  & ((\m|Mux1~3_combout  & (\m|Mux2~1_combout  & !\m|Mux0~1_combout )) # (!\m|Mux1~3_combout  & (!\m|Mux2~1_combout  & \m|Mux0~1_combout ))))

	.dataa(\m|Mux1~3_combout ),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr8~0 .lut_mask = 16'h01EC;
defparam \c|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N12
cycloneii_lcell_comb \c|Selector0~0 (
// Equation(s):
// \c|Selector0~0_combout  = (\SW~combout [15] & \c|WideOr8~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [15]),
	.datad(\c|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\c|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector0~0 .lut_mask = 16'hF000;
defparam \c|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N14
cycloneii_lcell_comb \c|ba_out[0] (
// Equation(s):
// \c|ba_out [0] = (GLOBAL(\c|WideOr6~0clkctrl_outclk ) & ((\c|Selector0~0_combout ))) # (!GLOBAL(\c|WideOr6~0clkctrl_outclk ) & (\c|ba_out [0]))

	.dataa(vcc),
	.datab(\c|WideOr6~0clkctrl_outclk ),
	.datac(\c|ba_out [0]),
	.datad(\c|Selector0~0_combout ),
	.cin(gnd),
	.combout(\c|ba_out [0]),
	.cout());
// synopsys translate_off
defparam \c|ba_out[0] .lut_mask = 16'hFC30;
defparam \c|ba_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N10
cycloneii_lcell_comb \c|Selector1~0 (
// Equation(s):
// \c|Selector1~0_combout  = (\SW~combout [16] & \c|WideOr8~0_combout )

	.dataa(vcc),
	.datab(\SW~combout [16]),
	.datac(vcc),
	.datad(\c|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\c|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector1~0 .lut_mask = 16'hCC00;
defparam \c|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N2
cycloneii_lcell_comb \c|ba_out[1] (
// Equation(s):
// \c|ba_out [1] = (GLOBAL(\c|WideOr6~0clkctrl_outclk ) & ((\c|Selector1~0_combout ))) # (!GLOBAL(\c|WideOr6~0clkctrl_outclk ) & (\c|ba_out [1]))

	.dataa(vcc),
	.datab(\c|WideOr6~0clkctrl_outclk ),
	.datac(\c|ba_out [1]),
	.datad(\c|Selector1~0_combout ),
	.cin(gnd),
	.combout(\c|ba_out [1]),
	.cout());
// synopsys translate_off
defparam \c|ba_out[1] .lut_mask = 16'hFC30;
defparam \c|ba_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N4
cycloneii_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = (\SW~combout [2] & (\m|cur_state [0])) # (!\SW~combout [2] & ((\m|counter [0])))

	.dataa(vcc),
	.datab(\m|cur_state [0]),
	.datac(\m|counter [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\LEDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~0 .lut_mask = 16'hCCF0;
defparam \LEDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y1_N11
cycloneii_lcell_ff \m|counter[1] (
	.clk(\SW~combout [17]),
	.datain(\m|counter[1]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\m|counter[1]~14_combout ),
	.sload(gnd),
	.ena(\m|counter[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\m|counter [1]));

// Location: LCCOMB_X45_Y1_N22
cycloneii_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = (\SW~combout [2] & (\m|cur_state [1])) # (!\SW~combout [2] & ((\m|counter [1])))

	.dataa(vcc),
	.datab(\m|cur_state [1]),
	.datac(\m|counter [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\LEDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~1 .lut_mask = 16'hCCF0;
defparam \LEDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N0
cycloneii_lcell_comb \LEDR~2 (
// Equation(s):
// \LEDR~2_combout  = (\SW~combout [2] & ((\m|cur_state [2]))) # (!\SW~combout [2] & (\m|counter [2]))

	.dataa(vcc),
	.datab(\m|counter [2]),
	.datac(\m|cur_state [2]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\LEDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~2 .lut_mask = 16'hF0CC;
defparam \LEDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N6
cycloneii_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = (\SW~combout [2] & (\m|cur_state [3])) # (!\SW~combout [2] & ((\m|counter [3])))

	.dataa(vcc),
	.datab(\m|cur_state [3]),
	.datac(\m|counter [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\LEDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~3 .lut_mask = 16'hCCF0;
defparam \LEDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N0
cycloneii_lcell_comb \c|Decoder0~0 (
// Equation(s):
// \c|Decoder0~0_combout  = (!\m|Mux1~3_combout  & (!\m|command[2]~0_combout  & (!\m|Mux2~1_combout  & !\m|Mux0~1_combout )))

	.dataa(\m|Mux1~3_combout ),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Decoder0~0 .lut_mask = 16'h0001;
defparam \c|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \c|Decoder0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|Decoder0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|Decoder0~0clkctrl_outclk ));
// synopsys translate_off
defparam \c|Decoder0~0clkctrl .clock_type = "global clock";
defparam \c|Decoder0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N4
cycloneii_lcell_comb \c|WideOr5~0 (
// Equation(s):
// \c|WideOr5~0_combout  = (\m|command[2]~0_combout  & (\m|Mux1~3_combout  $ (((\m|Mux0~1_combout  & \m|Mux2~1_combout ))))) # (!\m|command[2]~0_combout  & ((\m|Mux1~3_combout  & ((!\m|Mux2~1_combout ))) # (!\m|Mux1~3_combout  & (\m|Mux0~1_combout ))))

	.dataa(\m|command[2]~0_combout ),
	.datab(\m|Mux0~1_combout ),
	.datac(\m|Mux2~1_combout ),
	.datad(\m|Mux1~3_combout ),
	.cin(gnd),
	.combout(\c|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr5~0 .lut_mask = 16'h2FC4;
defparam \c|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N8
cycloneii_lcell_comb \c|we_n (
// Equation(s):
// \c|we_n~combout  = (GLOBAL(\c|Decoder0~0clkctrl_outclk ) & (\c|we_n~combout )) # (!GLOBAL(\c|Decoder0~0clkctrl_outclk ) & ((!\c|WideOr5~0_combout )))

	.dataa(vcc),
	.datab(\c|we_n~combout ),
	.datac(\c|Decoder0~0clkctrl_outclk ),
	.datad(\c|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\c|we_n~combout ),
	.cout());
// synopsys translate_off
defparam \c|we_n .lut_mask = 16'hC0CF;
defparam \c|we_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N30
cycloneii_lcell_comb \c|WideOr3~0 (
// Equation(s):
// \c|WideOr3~0_combout  = (\m|command[2]~0_combout  & (\m|Mux1~3_combout  $ (((\m|Mux2~1_combout ) # (!\m|Mux0~1_combout ))))) # (!\m|command[2]~0_combout  & (\m|Mux1~3_combout  & (\m|Mux2~1_combout  $ (!\m|Mux0~1_combout ))))

	.dataa(\m|Mux2~1_combout ),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux1~3_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr3~0 .lut_mask = 16'h681C;
defparam \c|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N30
cycloneii_lcell_comb \c|cas_n (
// Equation(s):
// \c|cas_n~combout  = (GLOBAL(\c|Decoder0~0clkctrl_outclk ) & (\c|cas_n~combout )) # (!GLOBAL(\c|Decoder0~0clkctrl_outclk ) & ((!\c|WideOr3~0_combout )))

	.dataa(vcc),
	.datab(\c|cas_n~combout ),
	.datac(\c|WideOr3~0_combout ),
	.datad(\c|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c|cas_n~combout ),
	.cout());
// synopsys translate_off
defparam \c|cas_n .lut_mask = 16'hCC0F;
defparam \c|cas_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N6
cycloneii_lcell_comb \c|WideOr1~0 (
// Equation(s):
// \c|WideOr1~0_combout  = (\m|Mux1~3_combout  & (\m|command[2]~0_combout  $ (((\m|Mux2~1_combout ) # (!\m|Mux0~1_combout ))))) # (!\m|Mux1~3_combout  & (\m|Mux0~1_combout  & ((\m|Mux2~1_combout ) # (!\m|command[2]~0_combout ))))

	.dataa(\m|Mux2~1_combout ),
	.datab(\m|command[2]~0_combout ),
	.datac(\m|Mux1~3_combout ),
	.datad(\m|Mux0~1_combout ),
	.cin(gnd),
	.combout(\c|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr1~0 .lut_mask = 16'h6B30;
defparam \c|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N12
cycloneii_lcell_comb \c|ras_n (
// Equation(s):
// \c|ras_n~combout  = (GLOBAL(\c|Decoder0~0clkctrl_outclk ) & (\c|ras_n~combout )) # (!GLOBAL(\c|Decoder0~0clkctrl_outclk ) & ((!\c|WideOr1~0_combout )))

	.dataa(\c|ras_n~combout ),
	.datab(vcc),
	.datac(\c|WideOr1~0_combout ),
	.datad(\c|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c|ras_n~combout ),
	.cout());
// synopsys translate_off
defparam \c|ras_n .lut_mask = 16'hAA0F;
defparam \c|ras_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N16
cycloneii_lcell_comb \c|cke~0 (
// Equation(s):
// \c|cke~0_combout  = (\m|Mux0~1_combout  & (!\m|Mux1~3_combout  & \m|command[2]~0_combout ))

	.dataa(\m|Mux0~1_combout ),
	.datab(vcc),
	.datac(\m|Mux1~3_combout ),
	.datad(\m|command[2]~0_combout ),
	.cin(gnd),
	.combout(\c|cke~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|cke~0 .lut_mask = 16'h0A00;
defparam \c|cke~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\c|addr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\c|addr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\c|addr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\c|addr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\c|addr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\c|addr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\c|addr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\c|addr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\c|addr_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\c|addr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\c|addr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\c|addr_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\c|ba_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\c|ba_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\LEDR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\LEDR~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\LEDR~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\LEDR~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\c|we_n~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\c|cas_n~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\c|ras_n~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\c|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(!\c|cke~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
