<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.codix_ca_core_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t(behavioral_codix_ca_core_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t)ContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000040.htm">work.codix_ca_core_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t(behavioral_codix_ca_core_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t)</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg559"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">180:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#180">	rd_alu_op_WE0 &lt;= CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4...</a></td><td class="bgRed">5.26%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">180:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#180">	rd_alu_op_WE0 &lt;= CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">181:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#181">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">182:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#182">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">183:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#183">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">184:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#184">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">185:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#185">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">186:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#186">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">187:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#187">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">188:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#188">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">189:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#189">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">190:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#190">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">191:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#191">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">192:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#192">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and ((CO...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">193:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#193">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">194:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#194">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">195:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#195">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">196:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#196">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">197:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#197">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">197:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#197">		CONSTANT_1_4068(0) when (((ACT = CONSTANT_1_4068(0)) and (CON...</a></td><td class="odd_r">3</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg560"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">199:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#199">	rd_alu_op_D0 &lt;= std_logic_vector(rd_alu_op_STATEMENT_AST_3883)...</a></td><td class="bgRed">5.26%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">199:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#199">	rd_alu_op_D0 &lt;= std_logic_vector(rd_alu_op_STATEMENT_AST_3883)...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">200:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#200">		std_logic_vector(rd_alu_op_STATEMENT_AST_3901) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">201:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#201">		std_logic_vector(rd_alu_op_STATEMENT_AST_3919) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">202:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#202">		std_logic_vector(rd_alu_op_STATEMENT_AST_3937) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">203:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#203">		std_logic_vector(rd_alu_op_STATEMENT_AST_3955) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">204:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#204">		std_logic_vector(rd_alu_op_STATEMENT_AST_3973) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">205:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#205">		std_logic_vector(rd_alu_op_STATEMENT_AST_3991) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">206:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#206">		std_logic_vector(rd_alu_op_STATEMENT_AST_4009) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">207:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#207">		std_logic_vector(rd_alu_op_STATEMENT_AST_4027) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">208:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#208">		std_logic_vector(rd_alu_op_STATEMENT_AST_4045) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">209:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#209">		std_logic_vector(rd_alu_op_STATEMENT_AST_4063) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">210:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#210">		std_logic_vector(rd_alu_op_STATEMENT_AST_4081) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">211:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#211">		std_logic_vector(rd_alu_op_STATEMENT_AST_3703) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">212:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#212">		std_logic_vector(rd_alu_op_STATEMENT_AST_3681) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">213:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#213">		std_logic_vector(rd_alu_op_STATEMENT_AST_3721) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">214:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#214">		std_logic_vector(rd_alu_op_STATEMENT_AST_3829) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">215:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#215">		std_logic_vector(rd_alu_op_STATEMENT_AST_3847) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">216:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#216">		std_logic_vector(rd_alu_op_STATEMENT_AST_3865) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">216:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#216">		std_logic_vector(rd_alu_op_STATEMENT_AST_3865) when (((ACT = ...</a></td><td class="odd_r">3</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg561"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">219:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#219">	rd_mem_rw_D0 &lt;= std_logic_vector(rd_mem_rw_STATEMENT_AST_4099)...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">219:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#219">	rd_mem_rw_D0 &lt;= std_logic_vector(rd_mem_rw_STATEMENT_AST_4099)...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">219:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#219">	rd_mem_rw_D0 &lt;= std_logic_vector(rd_mem_rw_STATEMENT_AST_4099)...</a></td><td class="odd_r">2</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg562"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">222:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#222">	rd_dest_en_mux_D0 &lt;= std_logic_vector(rd_dest_en_mux_STATEMENT...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">222:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#222">	rd_dest_en_mux_D0 &lt;= std_logic_vector(rd_dest_en_mux_STATEMENT...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">222:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#222">	rd_dest_en_mux_D0 &lt;= std_logic_vector(rd_dest_en_mux_STATEMENT...</a></td><td class="odd_r">2</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg563"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">225:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#225">	rd_cond_D0 &lt;= std_logic_vector(rd_cond_STATEMENT_AST_4129) whe...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">225:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#225">	rd_cond_D0 &lt;= std_logic_vector(rd_cond_STATEMENT_AST_4129) whe...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">225:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#225">	rd_cond_D0 &lt;= std_logic_vector(rd_cond_STATEMENT_AST_4129) whe...</a></td><td class="odd_r">2</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg564"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">228:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#228">	rd_ie_flag_D0 &lt;= std_logic_vector(rd_ie_flag_STATEMENT_AST_414...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">228:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#228">	rd_ie_flag_D0 &lt;= std_logic_vector(rd_ie_flag_STATEMENT_AST_414...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">228:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#228">	rd_ie_flag_D0 &lt;= std_logic_vector(rd_ie_flag_STATEMENT_AST_414...</a></td><td class="odd_r">2</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg565"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">231:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#231">	rd_amB_D0 &lt;= std_logic_vector(rd_amB_STATEMENT_AST_4159) when ...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">231:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#231">	rd_amB_D0 &lt;= std_logic_vector(rd_amB_STATEMENT_AST_4159) when ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">231:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#231">	rd_amB_D0 &lt;= std_logic_vector(rd_amB_STATEMENT_AST_4159) when ...</a></td><td class="odd_r">3</td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg566"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">238:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#238">	rd_aluB_mux_D0 &lt;= std_logic_vector(rd_aluB_mux_STATEMENT_AST_4...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">238:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#238">	rd_aluB_mux_D0 &lt;= std_logic_vector(rd_aluB_mux_STATEMENT_AST_4...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">238:&nbsp;&nbsp;</span><a href="__HDL_srcfile_18.htm#238">	rd_aluB_mux_D0 &lt;= std_logic_vector(rd_aluB_mux_STATEMENT_AST_4...</a></td><td class="odd_r">2</td><td class="green">Covered</td></tr>
  </table>
  </div>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
