// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

// DATE "12/07/2022 13:13:23"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module top (
	clk,
	rst,
	A1,
	SW_choose,
	SW1,
	SW2,
	D,
	addr,
	rambus,
	data,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	r0dbus,
	r1dbus,
	cpustate_led,
	check_out,
	quick_low_led,
	read_led,
	write_led,
	arload_led,
	arinc_led,
	pcinc_led,
	pcload_led,
	drload_led,
	trload_led,
	irload_led,
	r1load_led,
	r0load_led,
	zload_led,
	pcbus_led,
	drhbus_led,
	drlbus_led,
	trbus_led,
	r1bus_led,
	r0bus_led,
	membus_led,
	busmem_led,
	clr_led);
input 	clk;
input 	rst;
input 	A1;
input 	SW_choose;
input 	SW1;
input 	SW2;
input 	[7:0] D;
output 	[15:0] addr;
output 	[7:0] rambus;
output 	[7:0] data;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[7:0] r0dbus;
output 	[7:0] r1dbus;
output 	[1:0] cpustate_led;
output 	[7:0] check_out;
output 	quick_low_led;
output 	read_led;
output 	write_led;
output 	arload_led;
output 	arinc_led;
output 	pcinc_led;
output 	pcload_led;
output 	drload_led;
output 	trload_led;
output 	irload_led;
output 	r1load_led;
output 	r0load_led;
output 	zload_led;
output 	pcbus_led;
output 	drhbus_led;
output 	drlbus_led;
output 	trbus_led;
output 	r1bus_led;
output 	r0bus_led;
output 	membus_led;
output 	busmem_led;
output 	clr_led;

// Design Ports Information
// addr[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[0]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[2]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[3]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[6]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rambus[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[1]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[3]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[4]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0dbus[7]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1dbus[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpustate_led[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpustate_led[1]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[1]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[6]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check_out[7]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quick_low_led	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_led	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_led	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// arload_led	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// arinc_led	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcinc_led	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcload_led	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// drload_led	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trload_led	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irload_led	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1load_led	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0load_led	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zload_led	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcbus_led	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// drhbus_led	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// drlbus_led	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trbus_led	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1bus_led	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0bus_led	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// membus_led	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busmem_led	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr_led	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW1	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW2	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_choose	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[4]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[5]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[7]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A1	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("project2022_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \rambus[0]~output_o ;
wire \rambus[1]~output_o ;
wire \rambus[2]~output_o ;
wire \rambus[3]~output_o ;
wire \rambus[4]~output_o ;
wire \rambus[5]~output_o ;
wire \rambus[6]~output_o ;
wire \rambus[7]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \check_out[0]~output_o ;
wire \check_out[1]~output_o ;
wire \check_out[2]~output_o ;
wire \check_out[3]~output_o ;
wire \check_out[4]~output_o ;
wire \check_out[5]~output_o ;
wire \check_out[6]~output_o ;
wire \check_out[7]~output_o ;
wire \addr[0]~output_o ;
wire \addr[1]~output_o ;
wire \addr[2]~output_o ;
wire \addr[3]~output_o ;
wire \addr[4]~output_o ;
wire \addr[5]~output_o ;
wire \addr[6]~output_o ;
wire \addr[7]~output_o ;
wire \addr[8]~output_o ;
wire \addr[9]~output_o ;
wire \addr[10]~output_o ;
wire \addr[11]~output_o ;
wire \addr[12]~output_o ;
wire \addr[13]~output_o ;
wire \addr[14]~output_o ;
wire \addr[15]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \r0dbus[0]~output_o ;
wire \r0dbus[1]~output_o ;
wire \r0dbus[2]~output_o ;
wire \r0dbus[3]~output_o ;
wire \r0dbus[4]~output_o ;
wire \r0dbus[5]~output_o ;
wire \r0dbus[6]~output_o ;
wire \r0dbus[7]~output_o ;
wire \r1dbus[0]~output_o ;
wire \r1dbus[1]~output_o ;
wire \r1dbus[2]~output_o ;
wire \r1dbus[3]~output_o ;
wire \r1dbus[4]~output_o ;
wire \r1dbus[5]~output_o ;
wire \r1dbus[6]~output_o ;
wire \r1dbus[7]~output_o ;
wire \cpustate_led[0]~output_o ;
wire \cpustate_led[1]~output_o ;
wire \quick_low_led~output_o ;
wire \read_led~output_o ;
wire \write_led~output_o ;
wire \arload_led~output_o ;
wire \arinc_led~output_o ;
wire \pcinc_led~output_o ;
wire \pcload_led~output_o ;
wire \drload_led~output_o ;
wire \trload_led~output_o ;
wire \irload_led~output_o ;
wire \r1load_led~output_o ;
wire \r0load_led~output_o ;
wire \zload_led~output_o ;
wire \pcbus_led~output_o ;
wire \drhbus_led~output_o ;
wire \drlbus_led~output_o ;
wire \trbus_led~output_o ;
wire \r1bus_led~output_o ;
wire \r0bus_led~output_o ;
wire \membus_led~output_o ;
wire \busmem_led~output_o ;
wire \clr_led~output_o ;
wire \SW_choose~input_o ;
wire \clk~input_o ;
wire \rst~input_o ;
wire \quick|div_clk~0_combout ;
wire \clk~inputclkctrl_outclk ;
wire \light|count[0]~32_combout ;
wire \light|count[0]~33 ;
wire \light|count[1]~34_combout ;
wire \light|count[1]~35 ;
wire \light|count[2]~36_combout ;
wire \light|count[2]~37 ;
wire \light|count[3]~38_combout ;
wire \light|count[3]~39 ;
wire \light|count[4]~40_combout ;
wire \light|count[4]~41 ;
wire \light|count[5]~42_combout ;
wire \light|count[5]~43 ;
wire \light|count[6]~44_combout ;
wire \light|count[6]~45 ;
wire \light|count[7]~46_combout ;
wire \light|count[7]~47 ;
wire \light|count[8]~48_combout ;
wire \light|count[8]~49 ;
wire \light|count[9]~50_combout ;
wire \light|count[9]~51 ;
wire \light|count[10]~52_combout ;
wire \light|count[10]~53 ;
wire \light|count[11]~54_combout ;
wire \light|count[11]~55 ;
wire \light|count[12]~56_combout ;
wire \light|count[12]~57 ;
wire \light|count[13]~58_combout ;
wire \light|count[13]~59 ;
wire \light|count[14]~60_combout ;
wire \light|count[14]~61 ;
wire \light|count[15]~62_combout ;
wire \light|count[15]~63 ;
wire \light|count[16]~64_combout ;
wire \light|count[16]~65 ;
wire \light|count[17]~66_combout ;
wire \light|count[17]~67 ;
wire \light|count[18]~68_combout ;
wire \light|count[18]~69 ;
wire \light|count[19]~70_combout ;
wire \light|count[19]~71 ;
wire \light|count[20]~72_combout ;
wire \light|count[20]~73 ;
wire \light|count[21]~74_combout ;
wire \light|count[21]~75 ;
wire \light|count[22]~76_combout ;
wire \light|count[22]~77 ;
wire \light|count[23]~78_combout ;
wire \light|count[23]~79 ;
wire \light|count[24]~80_combout ;
wire \light|count[24]~81 ;
wire \light|count[25]~82_combout ;
wire \light|count[25]~83 ;
wire \light|count[26]~84_combout ;
wire \light|count[26]~85 ;
wire \light|count[27]~86_combout ;
wire \light|count[27]~87 ;
wire \light|count[28]~88_combout ;
wire \light|count[28]~89 ;
wire \light|count[29]~90_combout ;
wire \light|count[29]~91 ;
wire \light|count[30]~92_combout ;
wire \light|count[30]~93 ;
wire \light|count[31]~94_combout ;
wire \mem|Equal0~8_combout ;
wire \mem|Equal0~6_combout ;
wire \mem|Equal0~5_combout ;
wire \mem|Equal0~7_combout ;
wire \mem|Equal0~9_combout ;
wire \mem|Equal0~2_combout ;
wire \mem|Equal0~3_combout ;
wire \mem|Equal0~0_combout ;
wire \mem|Equal0~1_combout ;
wire \mem|Equal0~4_combout ;
wire \mem|div_clk~0_combout ;
wire \quick|div_clk~q ;
wire \slow|count[0]~32_combout ;
wire \slow|count[16]~34_combout ;
wire \slow|count[0]~33 ;
wire \slow|count[1]~35_combout ;
wire \slow|count[1]~36 ;
wire \slow|count[2]~37_combout ;
wire \slow|count[2]~38 ;
wire \slow|count[3]~39_combout ;
wire \slow|count[3]~40 ;
wire \slow|count[4]~41_combout ;
wire \slow|count[4]~42 ;
wire \slow|count[5]~43_combout ;
wire \slow|count[5]~44 ;
wire \slow|count[6]~45_combout ;
wire \slow|count[6]~46 ;
wire \slow|count[7]~47_combout ;
wire \slow|count[7]~48 ;
wire \slow|count[8]~49_combout ;
wire \slow|count[8]~50 ;
wire \slow|count[9]~51_combout ;
wire \slow|count[9]~52 ;
wire \slow|count[10]~53_combout ;
wire \slow|count[10]~54 ;
wire \slow|count[11]~55_combout ;
wire \slow|count[11]~56 ;
wire \slow|count[12]~57_combout ;
wire \slow|count[12]~58 ;
wire \slow|count[13]~59_combout ;
wire \slow|count[13]~60 ;
wire \slow|count[14]~61_combout ;
wire \slow|count[14]~62 ;
wire \slow|count[15]~63_combout ;
wire \slow|count[15]~64 ;
wire \slow|count[16]~65_combout ;
wire \slow|count[16]~66 ;
wire \slow|count[17]~67_combout ;
wire \slow|count[17]~68 ;
wire \slow|count[18]~69_combout ;
wire \slow|count[18]~70 ;
wire \slow|count[19]~71_combout ;
wire \slow|count[19]~72 ;
wire \slow|count[20]~73_combout ;
wire \slow|count[20]~74 ;
wire \slow|count[21]~75_combout ;
wire \slow|count[21]~76 ;
wire \slow|count[22]~77_combout ;
wire \slow|count[22]~78 ;
wire \slow|count[23]~79_combout ;
wire \slow|count[23]~80 ;
wire \slow|count[24]~81_combout ;
wire \slow|count[24]~82 ;
wire \slow|count[25]~83_combout ;
wire \slow|count[25]~84 ;
wire \slow|count[26]~85_combout ;
wire \slow|count[26]~86 ;
wire \slow|count[27]~87_combout ;
wire \slow|Equal0~8_combout ;
wire \slow|count[27]~88 ;
wire \slow|count[28]~89_combout ;
wire \slow|count[28]~90 ;
wire \slow|count[29]~91_combout ;
wire \slow|count[29]~92 ;
wire \slow|count[30]~93_combout ;
wire \slow|count[30]~94 ;
wire \slow|count[31]~95_combout ;
wire \slow|Equal0~9_combout ;
wire \slow|Equal0~6_combout ;
wire \slow|Equal0~5_combout ;
wire \slow|Equal0~7_combout ;
wire \slow|Equal0~2_combout ;
wire \slow|Equal0~1_combout ;
wire \slow|Equal0~3_combout ;
wire \slow|Equal0~0_combout ;
wire \slow|Equal0~4_combout ;
wire \slow|Equal0~10_combout ;
wire \slow|div_clk~0_combout ;
wire \slow|div_clk~q ;
wire \mcpu|qtdl|clk_choose~combout ;
wire \mcpu|qtdl|clk_choose~clkctrl_outclk ;
wire \mcpu|mdr|dout[7]~feeder_combout ;
wire \rst~inputclkctrl_outclk ;
wire \mcpu|mcontrol|t5~0_combout ;
wire \SW2~input_o ;
wire \SW1~input_o ;
wire \mcpu|mcontrol|reset~combout ;
wire \mcpu|mcontrol|reset~clkctrl_outclk ;
wire \mcpu|mcontrol|t5~q ;
wire \mcpu|mcontrol|clr~0_combout ;
wire \mcpu|mcontrol|t1~0_combout ;
wire \mcpu|mcontrol|t1~q ;
wire \mcpu|mcontrol|t2~0_combout ;
wire \mcpu|mcontrol|t2~q ;
wire \mcpu|mcontrol|t3~0_combout ;
wire \mcpu|mcontrol|t3~q ;
wire \mcpu|mcontrol|pcinc~0_combout ;
wire \mcpu|mcontrol|t6~2_combout ;
wire \mcpu|mcontrol|t6~q ;
wire \mcpu|mcontrol|drload~0_combout ;
wire \mcpu|mcontrol|drload~1_combout ;
wire \mcpu|mir|dout[7]~feeder_combout ;
wire \mcpu|mcontrol|Decoder1~0_combout ;
wire \mcpu|malu|Mux1~1_combout ;
wire \mcpu|mcontrol|Decoder0~6_combout ;
wire \mcpu|mcontrol|Decoder0~8_combout ;
wire \mcpu|mcontrol|ixor~q ;
wire \mcpu|mcontrol|r1load~combout ;
wire \mcpu|dbus[3]~21_combout ;
wire \mm|data_out[0]~9_combout ;
wire \mcpu|dbus[2]~15_combout ;
wire \mcpu|mcontrol|Decoder0~10_combout ;
wire \mcpu|mcontrol|iinc~q ;
wire \mcpu|mcontrol|Decoder0~11_combout ;
wire \mcpu|mcontrol|inot~q ;
wire \mcpu|mcontrol|Decoder0~12_combout ;
wire \mcpu|mcontrol|ishr~q ;
wire \mcpu|mcontrol|xload~0_combout ;
wire \mcpu|mcontrol|xload~combout ;
wire \mcpu|mcontrol|r0bus~0_combout ;
wire \mcpu|mcontrol|Mux0~0_combout ;
wire \mcpu|malu|Mux1~0_combout ;
wire \mcpu|mcontrol|trload~1_combout ;
wire \mcpu|dbus[0]~0_combout ;
wire \mcpu|dbus[0]~48_combout ;
wire \mcpu|dbus[0]~2_combout ;
wire \mcpu|dbus[0]~1_combout ;
wire \mcpu|dbus[0]~3_combout ;
wire \mcpu|dbus[0]~49_combout ;
wire \mcpu|malu|dout~1_combout ;
wire \mcpu|malu|Add0~6_combout ;
wire \mcpu|malu|Add0~0_combout ;
wire \mcpu|malu|Add0~1_combout ;
wire \mcpu|malu|Add0~3_cout ;
wire \mcpu|malu|Add0~5 ;
wire \mcpu|malu|Add0~7_combout ;
wire \mcpu|malu|Mux1~3_combout ;
wire \mcpu|malu|Mux1~2_combout ;
wire \mcpu|malu|Mux6~0_combout ;
wire \mcpu|malu|Mux6~1_combout ;
wire \mcpu|malu|Mux6~2_combout ;
wire \mcpu|malu|Mux6~3_combout ;
wire \mcpu|mr0|dout[1]~feeder_combout ;
wire \mcpu|mcontrol|Decoder0~13_combout ;
wire \mcpu|mcontrol|iclr~q ;
wire \mcpu|mcontrol|r0load~2_combout ;
wire \mcpu|dbus[1]~8_combout ;
wire \mcpu|dbus[1]~7_combout ;
wire \mcpu|dbus[1]~10_combout ;
wire \mcpu|dbus[1]~9_combout ;
wire \mcpu|mar|dout[12]~4_combout ;
wire \mcpu|mpc|Add0~54 ;
wire \mcpu|mpc|Add0~55_combout ;
wire \mcpu|mpc|Add0~74_combout ;
wire \mcpu|mpc|dout[15]~0_combout ;
wire \mcpu|mpc|Add0~56 ;
wire \mcpu|mpc|Add0~57_combout ;
wire \mcpu|mar|dout[13]~5_combout ;
wire \mcpu|mpc|Add0~75_combout ;
wire \mcpu|mpc|Add0~58 ;
wire \mcpu|mpc|Add0~59_combout ;
wire \mcpu|mpc|Add0~76_combout ;
wire \mcpu|mar|dout[14]~6_combout ;
wire \mcpu|mpc|Add0~36 ;
wire \mcpu|mpc|Add0~37_combout ;
wire \mcpu|mpc|Add0~65_combout ;
wire \mcpu|mpc|Add0~38 ;
wire \mcpu|mpc|Add0~39_combout ;
wire \mcpu|mpc|Add0~66_combout ;
wire \mcpu|mpc|Add0~40 ;
wire \mcpu|mpc|Add0~41_combout ;
wire \mcpu|mpc|Add0~67_combout ;
wire \mcpu|mpc|Add0~42 ;
wire \mcpu|mpc|Add0~43_combout ;
wire \mcpu|mpc|Add0~68_combout ;
wire \mcpu|mpc|Add0~44 ;
wire \mcpu|mpc|Add0~45_combout ;
wire \mcpu|mpc|Add0~69_combout ;
wire \mcpu|mpc|Add0~46 ;
wire \mcpu|mpc|Add0~47_combout ;
wire \mcpu|mar|dout[8]~0_combout ;
wire \mcpu|mpc|Add0~70_combout ;
wire \mcpu|mpc|Add0~48 ;
wire \mcpu|mpc|Add0~49_combout ;
wire \mcpu|mpc|Add0~71_combout ;
wire \mcpu|mar|dout[9]~1_combout ;
wire \mcpu|mcontrol|arload~combout ;
wire \mcpu|mcontrol|Decoder0~3_combout ;
wire \mcpu|mcontrol|ijmp~q ;
wire \mcpu|malu|Mux0~3_combout ;
wire \mcpu|malu|Add0~24_combout ;
wire \mcpu|malu|Add0~21_combout ;
wire \mcpu|malu|Add0~18_combout ;
wire \mcpu|malu|Add0~15_combout ;
wire \mcpu|malu|Add0~12_combout ;
wire \mcpu|malu|Add0~9_combout ;
wire \mcpu|malu|Add0~8 ;
wire \mcpu|malu|Add0~11 ;
wire \mcpu|malu|Add0~14 ;
wire \mcpu|malu|Add0~17 ;
wire \mcpu|malu|Add0~20 ;
wire \mcpu|malu|Add0~23 ;
wire \mcpu|malu|Add0~25_combout ;
wire \mcpu|malu|Mux0~4_combout ;
wire \mcpu|malu|Mux0~1_combout ;
wire \mcpu|malu|Mux0~0_combout ;
wire \mcpu|malu|Mux0~2_combout ;
wire \mcpu|malu|Mux0~5_combout ;
wire \mcpu|mcontrol|zload~0_combout ;
wire \mcpu|malu|Mux2~0_combout ;
wire \mcpu|malu|Mux2~1_combout ;
wire \mcpu|malu|Add0~19_combout ;
wire \mcpu|malu|Mux2~2_combout ;
wire \mcpu|malu|Mux2~3_combout ;
wire \mcpu|malu|Add0~10_combout ;
wire \mcpu|malu|Mux5~0_combout ;
wire \mcpu|malu|Mux5~1_combout ;
wire \mcpu|mr0|dout[2]~feeder_combout ;
wire \mcpu|mcontrol|trbus~combout ;
wire \mcpu|dbus[2]~13_combout ;
wire \mcpu|malu|Mux5~2_combout ;
wire \mcpu|malu|Mux5~3_combout ;
wire \mcpu|malu|Mux5~4_combout ;
wire \mcpu|malu|Add0~13_combout ;
wire \mcpu|malu|Mux4~0_combout ;
wire \mcpu|malu|Mux4~1_combout ;
wire \mcpu|malu|Mux4~2_combout ;
wire \mcpu|malu|Mux4~3_combout ;
wire \mcpu|mz|dout[0]~0_combout ;
wire \mcpu|malu|Add0~16_combout ;
wire \mcpu|malu|Mux3~0_combout ;
wire \mcpu|malu|Mux3~1_combout ;
wire \mcpu|malu|Mux3~2_combout ;
wire \mcpu|malu|Mux3~3_combout ;
wire \mcpu|mz|dout[0]~1_combout ;
wire \mcpu|mz|dout[0]~2_combout ;
wire \mcpu|mcontrol|Decoder0~1_combout ;
wire \mcpu|mcontrol|ijpz~q ;
wire \mcpu|mcontrol|arinc~0_combout ;
wire \mcpu|mcontrol|arinc~1_combout ;
wire \mcpu|mar|Add0~0_combout ;
wire \mcpu|mar|dout~8_combout ;
wire \mcpu|mar|dout~9_combout ;
wire \mcpu|mar|dout[0]~feeder_combout ;
wire \mcpu|mar|Add0~1 ;
wire \mcpu|mar|Add0~2_combout ;
wire \mcpu|mar|dout~10_combout ;
wire \mcpu|mar|dout~11_combout ;
wire \mcpu|mar|Add0~3 ;
wire \mcpu|mar|Add0~4_combout ;
wire \mcpu|mar|dout~12_combout ;
wire \mcpu|mar|dout~13_combout ;
wire \mcpu|mar|Add0~5 ;
wire \mcpu|mar|Add0~6_combout ;
wire \mcpu|mar|dout~14_combout ;
wire \mcpu|mar|dout~15_combout ;
wire \mcpu|mar|Add0~7 ;
wire \mcpu|mar|Add0~8_combout ;
wire \mcpu|mar|dout~16_combout ;
wire \mcpu|mar|dout~17_combout ;
wire \mcpu|mar|Add0~9 ;
wire \mcpu|mar|Add0~10_combout ;
wire \mcpu|mar|dout~18_combout ;
wire \mcpu|mar|dout[7]~19_combout ;
wire \mcpu|mar|Add0~11 ;
wire \mcpu|mar|Add0~12_combout ;
wire \mcpu|mar|dout~20_combout ;
wire \mcpu|mar|Add0~13 ;
wire \mcpu|mar|Add0~15 ;
wire \mcpu|mar|Add0~16_combout ;
wire \mcpu|mar|Add0~17 ;
wire \mcpu|mar|Add0~18_combout ;
wire \mcpu|mar|Add0~19 ;
wire \mcpu|mar|Add0~20_combout ;
wire \mcpu|mar|Add0~21 ;
wire \mcpu|mar|Add0~23 ;
wire \mcpu|mar|Add0~24_combout ;
wire \mcpu|mar|Add0~25 ;
wire \mcpu|mar|Add0~26_combout ;
wire \mcpu|mar|Add0~27 ;
wire \mcpu|mar|Add0~28_combout ;
wire \mcpu|mpc|Add0~60 ;
wire \mcpu|mpc|Add0~61_combout ;
wire \mcpu|mpc|Add0~77_combout ;
wire \mcpu|mar|dout[15]~7_combout ;
wire \mcpu|mar|Add0~29 ;
wire \mcpu|mar|Add0~30_combout ;
wire \mm|WideOr0~2_combout ;
wire \mcpu|mcontrol|drload~1clkctrl_outclk ;
wire \mm|memory~0feeder_combout ;
wire \mm|memory~0_q ;
wire \mem|div_clk~1_combout ;
wire \mem|div_clk~feeder_combout ;
wire \mem|div_clk~q ;
wire \mem|div_clk~clkctrl_outclk ;
wire \D[1]~input_o ;
wire \A1~input_o ;
wire \mm|A_d1~0_combout ;
wire \mm|A_d1~q ;
wire \mm|A_d2~q ;
wire \mm|cnt~0_combout ;
wire \mm|Add0~0_combout ;
wire \mm|cnt~1_combout ;
wire \mm|Add0~1 ;
wire \mm|Add0~2_combout ;
wire \mm|cnt~2_combout ;
wire \mm|always4~0_combout ;
wire \mm|Add0~3 ;
wire \mm|Add0~4_combout ;
wire \mm|cnt~3_combout ;
wire \mm|Add0~5 ;
wire \mm|Add0~6_combout ;
wire \mm|cnt~4_combout ;
wire \mm|Add0~7 ;
wire \mm|Add0~8_combout ;
wire \mm|cnt~5_combout ;
wire \mm|memory~46_combout ;
wire \mm|memory~47_combout ;
wire \mm|memory~2_q ;
wire \mm|comb~0_combout ;
wire \D[0]~input_o ;
wire \D[2]~input_o ;
wire \D[3]~input_o ;
wire \D[4]~input_o ;
wire \D[5]~input_o ;
wire \D[6]~input_o ;
wire \D[7]~input_o ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \mm|memory~39_combout ;
wire \mm|data_out~10_combout ;
wire \mcpu|dbus[1]~11_combout ;
wire \mcpu|dbus[1]~12_combout ;
wire \mcpu|malu|Mux7~0_combout ;
wire \mcpu|malu|Mux7~1_combout ;
wire \mcpu|malu|dout~0_combout ;
wire \mcpu|malu|Mux7~2_combout ;
wire \mcpu|malu|Add0~4_combout ;
wire \mcpu|malu|Mux7~3_combout ;
wire \mcpu|dbus[0]~4_combout ;
wire \mcpu|mpc|Add0~30_combout ;
wire \mcpu|mpc|Add0~32_combout ;
wire \mcpu|mpc|Add0~31 ;
wire \mcpu|mpc|Add0~33_combout ;
wire \mcpu|mpc|Add0~63_combout ;
wire \mcpu|mpc|Add0~34 ;
wire \mcpu|mpc|Add0~35_combout ;
wire \mcpu|mpc|Add0~64_combout ;
wire \mcpu|dbus[2]~14_combout ;
wire \mm|memory~3_q ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \mm|memory~40_combout ;
wire \mm|data_out~11_combout ;
wire \mcpu|dbus[2]~16_combout ;
wire \mcpu|dbus[2]~17_combout ;
wire \mcpu|mar|dout[10]~2_combout ;
wire \mcpu|mpc|Add0~50 ;
wire \mcpu|mpc|Add0~51_combout ;
wire \mcpu|mpc|Add0~72_combout ;
wire \mcpu|mpc|Add0~52 ;
wire \mcpu|mpc|Add0~53_combout ;
wire \mcpu|mpc|Add0~73_combout ;
wire \mcpu|mar|dout[11]~3_combout ;
wire \mcpu|mar|Add0~22_combout ;
wire \mm|WideOr0~1_combout ;
wire \mm|memory~4_q ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \mm|memory~41_combout ;
wire \mm|data_out~12_combout ;
wire \mcpu|dbus[3]~20_combout ;
wire \mcpu|dbus[3]~22_combout ;
wire \mcpu|dbus[3]~18_combout ;
wire \mcpu|dbus[3]~19_combout ;
wire \mcpu|dbus[3]~23_combout ;
wire \mcpu|mir|dout[3]~feeder_combout ;
wire \mcpu|mir|dout[2]~feeder_combout ;
wire \mcpu|mir|dout[0]~feeder_combout ;
wire \mcpu|mcontrol|Equal1~0_combout ;
wire \mcpu|mcontrol|iand~q ;
wire \mcpu|mcontrol|Decoder0~7_combout ;
wire \mcpu|mcontrol|ior~q ;
wire \mcpu|mcontrol|Decoder0~4_combout ;
wire \mcpu|mcontrol|iadd~q ;
wire \mcpu|mcontrol|Decoder0~5_combout ;
wire \mcpu|mcontrol|isub~q ;
wire \mcpu|mcontrol|r1bus~0_combout ;
wire \mcpu|mcontrol|xload~1_combout ;
wire \mcpu|malu|Mux1~4_combout ;
wire \mcpu|malu|Mux1~5_combout ;
wire \mcpu|malu|Add0~22_combout ;
wire \mcpu|malu|Mux1~6_combout ;
wire \mcpu|malu|Mux1~7_combout ;
wire \mcpu|dbus[6]~32_combout ;
wire \mcpu|dbus[6]~33_combout ;
wire \mcpu|mcontrol|r1bus~1_combout ;
wire \mm|memory~7_q ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \mm|memory~44_combout ;
wire \mm|data_out~15_combout ;
wire \mcpu|dbus[6]~34_combout ;
wire \mcpu|dbus[6]~35_combout ;
wire \mcpu|mir|dout[6]~feeder_combout ;
wire \mcpu|mcontrol|Decoder0~0_combout ;
wire \mcpu|mcontrol|ijpnz~q ;
wire \mcpu|mcontrol|trload~0_combout ;
wire \mcpu|mcontrol|clr~2_combout ;
wire \mcpu|mcontrol|t0~q ;
wire \mcpu|mcontrol|pcbus~combout ;
wire \mcpu|dbus[4]~25_combout ;
wire \mcpu|dbus[4]~24_combout ;
wire \mm|memory~5_q ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \mm|memory~42_combout ;
wire \mm|data_out~13_combout ;
wire \mcpu|dbus[4]~26_combout ;
wire \mcpu|dbus[4]~27_combout ;
wire \mcpu|mir|dout[4]~feeder_combout ;
wire \mcpu|mcontrol|Decoder0~9_combout ;
wire \mcpu|mcontrol|imvr~q ;
wire \mcpu|mcontrol|Decoder0~14_combout ;
wire \mcpu|mcontrol|inop~q ;
wire \mcpu|mcontrol|clr~1_combout ;
wire \mcpu|mcontrol|t4~0_combout ;
wire \mcpu|mcontrol|t4~q ;
wire \mcpu|mcontrol|r0load~3_combout ;
wire \mcpu|mcontrol|t7~0_combout ;
wire \mcpu|mcontrol|t7~q ;
wire \mcpu|mcontrol|drlbus~combout ;
wire \mcpu|dbus[5]~29_combout ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \mm|memory~6_q ;
wire \mm|memory~43_combout ;
wire \mm|data_out~14_combout ;
wire \mcpu|dbus[5]~30_combout ;
wire \mcpu|dbus[5]~28_combout ;
wire \mcpu|dbus[5]~31_combout ;
wire \mcpu|mir|dout[5]~feeder_combout ;
wire \mcpu|mcontrol|Decoder0~2_combout ;
wire \mcpu|mcontrol|ilad~q ;
wire \mcpu|dbus[0]~5_combout ;
wire \mcpu|dbus[0]~6_combout ;
wire \mcpu|dbus[7]~36_combout ;
wire \mcpu|dbus[7]~37_combout ;
wire \mm|memory~8_q ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \mm|memory~45_combout ;
wire \mm|data_out~16_combout ;
wire \mcpu|dbus[7]~38_combout ;
wire \mcpu|dbus[7]~39_combout ;
wire \mcpu|mar|Add0~14_combout ;
wire \mcpu|mar|dout~21_combout ;
wire \mm|WideOr0~0_combout ;
wire \mm|memory~1_q ;
wire \mm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mm|memory~38_combout ;
wire \mm|data_out~8_combout ;
wire \mm|Equal1~0_combout ;
wire \mcpu|dbus[1]~40_combout ;
wire \mcpu|dbus[2]~41_combout ;
wire \mcpu|dbus[2]~42_combout ;
wire \mcpu|dbus[3]~43_combout ;
wire \mcpu|dbus[4]~44_combout ;
wire \mcpu|dbus[5]~45_combout ;
wire \mcpu|dbus[6]~46_combout ;
wire \mcpu|dbus[7]~47_combout ;
wire \mm|memory~19_combout ;
wire \mm|memory~20_combout ;
wire \mm|memory~21_combout ;
wire \mm|memory~22_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \mm|memory~10_q ;
wire \mm|memory~9feeder_combout ;
wire \mm|memory~9_q ;
wire \mm|memory~18_combout ;
wire \mm|memory~23_combout ;
wire \mm|Equal1~1_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a1 ;
wire \mm|memory~11_q ;
wire \mm|memory~24_combout ;
wire \mm|memory~25_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a2 ;
wire \mm|memory~12_q ;
wire \mm|memory~26_combout ;
wire \mm|memory~27_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a3 ;
wire \mm|memory~13_q ;
wire \mm|memory~28_combout ;
wire \mm|memory~29_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a4 ;
wire \mm|memory~14_q ;
wire \mm|memory~30_combout ;
wire \mm|memory~31_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a5 ;
wire \mm|memory~15_q ;
wire \mm|memory~32_combout ;
wire \mm|memory~33_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a6 ;
wire \mm|memory~16_q ;
wire \mm|memory~34_combout ;
wire \mm|memory~35_combout ;
wire \mm|memory_rtl_1|auto_generated|ram_block1a7 ;
wire \mm|memory~17_q ;
wire \mm|memory~36_combout ;
wire \mm|memory~37_combout ;
wire \light|div_clk~0_combout ;
wire \light|div_clk~q ;
wire \light|div_clk~clkctrl_outclk ;
wire \show|WideOr6~0_combout ;
wire \show|WideOr5~0_combout ;
wire \show|WideOr4~0_combout ;
wire \show|WideOr3~0_combout ;
wire \show|WideOr2~0_combout ;
wire \show|WideOr1~0_combout ;
wire \show|WideOr0~0_combout ;
wire \show|WideOr13~0_combout ;
wire \show|WideOr12~0_combout ;
wire \show|WideOr11~0_combout ;
wire \show|WideOr10~0_combout ;
wire \show|WideOr9~0_combout ;
wire \show|WideOr8~0_combout ;
wire \show|WideOr7~0_combout ;
wire \show|WideOr34~0_combout ;
wire \show|WideOr33~0_combout ;
wire \show|WideOr32~0_combout ;
wire \show|WideOr31~0_combout ;
wire \show|WideOr30~0_combout ;
wire \show|WideOr29~0_combout ;
wire \show|WideOr28~0_combout ;
wire \show|WideOr41~0_combout ;
wire \show|WideOr40~0_combout ;
wire \show|WideOr39~0_combout ;
wire \show|WideOr38~0_combout ;
wire \show|WideOr37~0_combout ;
wire \show|WideOr36~0_combout ;
wire \show|WideOr35~0_combout ;
wire \show|WideOr20~0_combout ;
wire \show|WideOr19~0_combout ;
wire \show|WideOr18~0_combout ;
wire \show|WideOr17~0_combout ;
wire \show|WideOr16~0_combout ;
wire \show|WideOr15~0_combout ;
wire \show|WideOr14~0_combout ;
wire \show|WideOr27~0_combout ;
wire \show|WideOr26~0_combout ;
wire \show|WideOr25~0_combout ;
wire \show|WideOr24~0_combout ;
wire \show|WideOr23~0_combout ;
wire \show|WideOr22~0_combout ;
wire \show|WideOr21~0_combout ;
wire [0:18] \mm|memory_rtl_1_bypass ;
wire [31:0] \slow|count ;
wire [31:0] \light|count ;
wire [15:0] \mcpu|mar|dout ;
wire [15:0] \mcpu|mpc|dout ;
wire [7:0] \mcpu|mdr|dout ;
wire [7:0] \mcpu|mtr|dout ;
wire [7:0] \mcpu|mir|dout ;
wire [7:0] \mcpu|mr0|dout ;
wire [7:0] \mcpu|mr1|dout ;
wire [7:0] \mcpu|mx|dout ;
wire [7:0] \mcpu|mz|dout ;
wire [6:0] \show|HEX0 ;
wire [6:0] \show|HEX2 ;
wire [6:0] \show|HEX3 ;
wire [6:0] \show|HEX1 ;
wire [6:0] \show|HEX4 ;
wire [6:0] \show|HEX5 ;
wire [7:0] \mm|data_rom ;
wire [3:0] \mcpu|mcontrol|alus ;
wire [1023:0] \mm|cnt ;

wire [35:0] \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \mm|memory_rtl_1|auto_generated|ram_block1a0~portbdataout  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mm|memory_rtl_1|auto_generated|ram_block1a1  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mm|memory_rtl_1|auto_generated|ram_block1a2  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mm|memory_rtl_1|auto_generated|ram_block1a3  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mm|memory_rtl_1|auto_generated|ram_block1a4  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mm|memory_rtl_1|auto_generated|ram_block1a5  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mm|memory_rtl_1|auto_generated|ram_block1a6  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mm|memory_rtl_1|auto_generated|ram_block1a7  = \mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \mm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mm|memory_rtl_0|auto_generated|ram_block1a1  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mm|memory_rtl_0|auto_generated|ram_block1a2  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mm|memory_rtl_0|auto_generated|ram_block1a3  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mm|memory_rtl_0|auto_generated|ram_block1a4  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mm|memory_rtl_0|auto_generated|ram_block1a5  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mm|memory_rtl_0|auto_generated|ram_block1a6  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mm|memory_rtl_0|auto_generated|ram_block1a7  = \mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \rambus[0]~output (
	.i(\mm|data_out~8_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[0]~output .bus_hold = "false";
defparam \rambus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \rambus[1]~output (
	.i(\mm|data_out~10_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[1]~output .bus_hold = "false";
defparam \rambus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \rambus[2]~output (
	.i(\mm|data_out~11_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[2]~output .bus_hold = "false";
defparam \rambus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \rambus[3]~output (
	.i(\mm|data_out~12_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[3]~output .bus_hold = "false";
defparam \rambus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \rambus[4]~output (
	.i(\mm|data_out~13_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[4]~output .bus_hold = "false";
defparam \rambus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \rambus[5]~output (
	.i(\mm|data_out~14_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[5]~output .bus_hold = "false";
defparam \rambus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \rambus[6]~output (
	.i(\mm|data_out~15_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[6]~output .bus_hold = "false";
defparam \rambus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \rambus[7]~output (
	.i(\mm|data_out~16_combout ),
	.oe(\mm|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[7]~output .bus_hold = "false";
defparam \rambus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \data[0]~output (
	.i(\mcpu|dbus[0]~4_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \data[1]~output (
	.i(\mcpu|dbus[1]~40_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \data[2]~output (
	.i(\mcpu|dbus[2]~42_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \data[3]~output (
	.i(\mcpu|dbus[3]~43_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \data[4]~output (
	.i(\mcpu|dbus[4]~44_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \data[5]~output (
	.i(\mcpu|dbus[5]~45_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \data[6]~output (
	.i(\mcpu|dbus[6]~46_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \data[7]~output (
	.i(\mcpu|dbus[7]~47_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \check_out[0]~output (
	.i(\mm|memory~23_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[0]~output .bus_hold = "false";
defparam \check_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \check_out[1]~output (
	.i(\mm|memory~25_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[1]~output .bus_hold = "false";
defparam \check_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \check_out[2]~output (
	.i(\mm|memory~27_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[2]~output .bus_hold = "false";
defparam \check_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \check_out[3]~output (
	.i(\mm|memory~29_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[3]~output .bus_hold = "false";
defparam \check_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \check_out[4]~output (
	.i(\mm|memory~31_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[4]~output .bus_hold = "false";
defparam \check_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \check_out[5]~output (
	.i(\mm|memory~33_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[5]~output .bus_hold = "false";
defparam \check_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \check_out[6]~output (
	.i(\mm|memory~35_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[6]~output .bus_hold = "false";
defparam \check_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \check_out[7]~output (
	.i(\mm|memory~37_combout ),
	.oe(\mm|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[7]~output .bus_hold = "false";
defparam \check_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \addr[0]~output (
	.i(\mcpu|mar|dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \addr[1]~output (
	.i(\mcpu|mar|dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \addr[2]~output (
	.i(\mcpu|mar|dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \addr[3]~output (
	.i(\mcpu|mar|dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \addr[4]~output (
	.i(\mcpu|mar|dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \addr[5]~output (
	.i(\mcpu|mar|dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \addr[6]~output (
	.i(\mcpu|mar|dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \addr[7]~output (
	.i(\mcpu|mar|dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \addr[8]~output (
	.i(\mcpu|mar|dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[8]~output .bus_hold = "false";
defparam \addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \addr[9]~output (
	.i(\mcpu|mar|dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[9]~output .bus_hold = "false";
defparam \addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \addr[10]~output (
	.i(\mcpu|mar|dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[10]~output .bus_hold = "false";
defparam \addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \addr[11]~output (
	.i(\mcpu|mar|dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[11]~output .bus_hold = "false";
defparam \addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \addr[12]~output (
	.i(\mcpu|mar|dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[12]~output .bus_hold = "false";
defparam \addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \addr[13]~output (
	.i(\mcpu|mar|dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[13]~output .bus_hold = "false";
defparam \addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \addr[14]~output (
	.i(\mcpu|mar|dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[14]~output .bus_hold = "false";
defparam \addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \addr[15]~output (
	.i(\mcpu|mar|dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[15]~output .bus_hold = "false";
defparam \addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \HEX0[0]~output (
	.i(\show|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \HEX0[1]~output (
	.i(\show|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \HEX0[2]~output (
	.i(\show|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\show|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \HEX0[4]~output (
	.i(\show|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \HEX0[5]~output (
	.i(\show|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \HEX0[6]~output (
	.i(\show|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \HEX1[0]~output (
	.i(\show|HEX1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \HEX1[1]~output (
	.i(\show|HEX1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \HEX1[2]~output (
	.i(\show|HEX1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \HEX1[3]~output (
	.i(\show|HEX1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \HEX1[4]~output (
	.i(\show|HEX1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \HEX1[5]~output (
	.i(\show|HEX1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \HEX1[6]~output (
	.i(\show|HEX1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \HEX2[0]~output (
	.i(\show|HEX2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \HEX2[1]~output (
	.i(\show|HEX2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \HEX2[2]~output (
	.i(\show|HEX2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \HEX2[3]~output (
	.i(\show|HEX2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \HEX2[4]~output (
	.i(\show|HEX2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\show|HEX2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \HEX2[6]~output (
	.i(\show|HEX2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \HEX3[0]~output (
	.i(\show|HEX3 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \HEX3[1]~output (
	.i(\show|HEX3 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \HEX3[2]~output (
	.i(\show|HEX3 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \HEX3[3]~output (
	.i(\show|HEX3 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \HEX3[4]~output (
	.i(\show|HEX3 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\show|HEX3 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \HEX3[6]~output (
	.i(\show|HEX3 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \HEX4[0]~output (
	.i(\show|HEX4 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \HEX4[1]~output (
	.i(\show|HEX4 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \HEX4[2]~output (
	.i(\show|HEX4 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \HEX4[3]~output (
	.i(\show|HEX4 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \HEX4[4]~output (
	.i(\show|HEX4 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\show|HEX4 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \HEX4[6]~output (
	.i(\show|HEX4 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \HEX5[0]~output (
	.i(\show|HEX5 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\show|HEX5 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \HEX5[2]~output (
	.i(\show|HEX5 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \HEX5[3]~output (
	.i(\show|HEX5 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \HEX5[4]~output (
	.i(\show|HEX5 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\show|HEX5 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \HEX5[6]~output (
	.i(\show|HEX5 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \HEX7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \HEX7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \HEX7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \r0dbus[0]~output (
	.i(\mcpu|mr0|dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[0]~output .bus_hold = "false";
defparam \r0dbus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \r0dbus[1]~output (
	.i(\mcpu|mr0|dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[1]~output .bus_hold = "false";
defparam \r0dbus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \r0dbus[2]~output (
	.i(\mcpu|mr0|dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[2]~output .bus_hold = "false";
defparam \r0dbus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \r0dbus[3]~output (
	.i(\mcpu|mr0|dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[3]~output .bus_hold = "false";
defparam \r0dbus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \r0dbus[4]~output (
	.i(\mcpu|mr0|dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[4]~output .bus_hold = "false";
defparam \r0dbus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \r0dbus[5]~output (
	.i(\mcpu|mr0|dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[5]~output .bus_hold = "false";
defparam \r0dbus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \r0dbus[6]~output (
	.i(\mcpu|mr0|dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[6]~output .bus_hold = "false";
defparam \r0dbus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \r0dbus[7]~output (
	.i(\mcpu|mr0|dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0dbus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0dbus[7]~output .bus_hold = "false";
defparam \r0dbus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \r1dbus[0]~output (
	.i(\mcpu|mr1|dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[0]~output .bus_hold = "false";
defparam \r1dbus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \r1dbus[1]~output (
	.i(\mcpu|mr1|dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[1]~output .bus_hold = "false";
defparam \r1dbus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \r1dbus[2]~output (
	.i(\mcpu|mr1|dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[2]~output .bus_hold = "false";
defparam \r1dbus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \r1dbus[3]~output (
	.i(\mcpu|mr1|dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[3]~output .bus_hold = "false";
defparam \r1dbus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \r1dbus[4]~output (
	.i(\mcpu|mr1|dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[4]~output .bus_hold = "false";
defparam \r1dbus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \r1dbus[5]~output (
	.i(\mcpu|mr1|dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[5]~output .bus_hold = "false";
defparam \r1dbus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \r1dbus[6]~output (
	.i(\mcpu|mr1|dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[6]~output .bus_hold = "false";
defparam \r1dbus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \r1dbus[7]~output (
	.i(\mcpu|mr1|dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1dbus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1dbus[7]~output .bus_hold = "false";
defparam \r1dbus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \cpustate_led[0]~output (
	.i(\SW1~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpustate_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpustate_led[0]~output .bus_hold = "false";
defparam \cpustate_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \cpustate_led[1]~output (
	.i(\SW2~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpustate_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpustate_led[1]~output .bus_hold = "false";
defparam \cpustate_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \quick_low_led~output (
	.i(\SW_choose~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\quick_low_led~output_o ),
	.obar());
// synopsys translate_off
defparam \quick_low_led~output .bus_hold = "false";
defparam \quick_low_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \read_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_led~output_o ),
	.obar());
// synopsys translate_off
defparam \read_led~output .bus_hold = "false";
defparam \read_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \write_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_led~output_o ),
	.obar());
// synopsys translate_off
defparam \write_led~output .bus_hold = "false";
defparam \write_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \arload_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\arload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \arload_led~output .bus_hold = "false";
defparam \arload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \arinc_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\arinc_led~output_o ),
	.obar());
// synopsys translate_off
defparam \arinc_led~output .bus_hold = "false";
defparam \arinc_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \pcinc_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcinc_led~output_o ),
	.obar());
// synopsys translate_off
defparam \pcinc_led~output .bus_hold = "false";
defparam \pcinc_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \pcload_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \pcload_led~output .bus_hold = "false";
defparam \pcload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \drload_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\drload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \drload_led~output .bus_hold = "false";
defparam \drload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \trload_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \trload_led~output .bus_hold = "false";
defparam \trload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \irload_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\irload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \irload_led~output .bus_hold = "false";
defparam \irload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \r1load_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1load_led~output_o ),
	.obar());
// synopsys translate_off
defparam \r1load_led~output .bus_hold = "false";
defparam \r1load_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \r0load_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0load_led~output_o ),
	.obar());
// synopsys translate_off
defparam \r0load_led~output .bus_hold = "false";
defparam \r0load_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \zload_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \zload_led~output .bus_hold = "false";
defparam \zload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \pcbus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \pcbus_led~output .bus_hold = "false";
defparam \pcbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \drhbus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\drhbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \drhbus_led~output .bus_hold = "false";
defparam \drhbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \drlbus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\drlbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \drlbus_led~output .bus_hold = "false";
defparam \drlbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \trbus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \trbus_led~output .bus_hold = "false";
defparam \trbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \r1bus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1bus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \r1bus_led~output .bus_hold = "false";
defparam \r1bus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \r0bus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0bus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \r0bus_led~output .bus_hold = "false";
defparam \r0bus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \membus_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\membus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \membus_led~output .bus_hold = "false";
defparam \membus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \busmem_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busmem_led~output_o ),
	.obar());
// synopsys translate_off
defparam \busmem_led~output .bus_hold = "false";
defparam \busmem_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \clr_led~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clr_led~output_o ),
	.obar());
// synopsys translate_off
defparam \clr_led~output .bus_hold = "false";
defparam \clr_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \SW_choose~input (
	.i(SW_choose),
	.ibar(gnd),
	.o(\SW_choose~input_o ));
// synopsys translate_off
defparam \SW_choose~input .bus_hold = "false";
defparam \SW_choose~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \quick|div_clk~0 (
// Equation(s):
// \quick|div_clk~0_combout  = (!\rst~input_o ) # (!\quick|div_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\quick|div_clk~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\quick|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \quick|div_clk~0 .lut_mask = 16'h0FFF;
defparam \quick|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
cycloneive_lcell_comb \light|count[0]~32 (
// Equation(s):
// \light|count[0]~32_combout  = \light|count [0] $ (VCC)
// \light|count[0]~33  = CARRY(\light|count [0])

	.dataa(gnd),
	.datab(\light|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\light|count[0]~32_combout ),
	.cout(\light|count[0]~33 ));
// synopsys translate_off
defparam \light|count[0]~32 .lut_mask = 16'h33CC;
defparam \light|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \light|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[0] .is_wysiwyg = "true";
defparam \light|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
cycloneive_lcell_comb \light|count[1]~34 (
// Equation(s):
// \light|count[1]~34_combout  = (\light|count [1] & (!\light|count[0]~33 )) # (!\light|count [1] & ((\light|count[0]~33 ) # (GND)))
// \light|count[1]~35  = CARRY((!\light|count[0]~33 ) # (!\light|count [1]))

	.dataa(gnd),
	.datab(\light|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[0]~33 ),
	.combout(\light|count[1]~34_combout ),
	.cout(\light|count[1]~35 ));
// synopsys translate_off
defparam \light|count[1]~34 .lut_mask = 16'h3C3F;
defparam \light|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N3
dffeas \light|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[1] .is_wysiwyg = "true";
defparam \light|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
cycloneive_lcell_comb \light|count[2]~36 (
// Equation(s):
// \light|count[2]~36_combout  = (\light|count [2] & (\light|count[1]~35  $ (GND))) # (!\light|count [2] & (!\light|count[1]~35  & VCC))
// \light|count[2]~37  = CARRY((\light|count [2] & !\light|count[1]~35 ))

	.dataa(gnd),
	.datab(\light|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[1]~35 ),
	.combout(\light|count[2]~36_combout ),
	.cout(\light|count[2]~37 ));
// synopsys translate_off
defparam \light|count[2]~36 .lut_mask = 16'hC30C;
defparam \light|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N5
dffeas \light|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[2] .is_wysiwyg = "true";
defparam \light|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
cycloneive_lcell_comb \light|count[3]~38 (
// Equation(s):
// \light|count[3]~38_combout  = (\light|count [3] & (!\light|count[2]~37 )) # (!\light|count [3] & ((\light|count[2]~37 ) # (GND)))
// \light|count[3]~39  = CARRY((!\light|count[2]~37 ) # (!\light|count [3]))

	.dataa(\light|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[2]~37 ),
	.combout(\light|count[3]~38_combout ),
	.cout(\light|count[3]~39 ));
// synopsys translate_off
defparam \light|count[3]~38 .lut_mask = 16'h5A5F;
defparam \light|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N7
dffeas \light|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[3] .is_wysiwyg = "true";
defparam \light|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
cycloneive_lcell_comb \light|count[4]~40 (
// Equation(s):
// \light|count[4]~40_combout  = (\light|count [4] & (\light|count[3]~39  $ (GND))) # (!\light|count [4] & (!\light|count[3]~39  & VCC))
// \light|count[4]~41  = CARRY((\light|count [4] & !\light|count[3]~39 ))

	.dataa(gnd),
	.datab(\light|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[3]~39 ),
	.combout(\light|count[4]~40_combout ),
	.cout(\light|count[4]~41 ));
// synopsys translate_off
defparam \light|count[4]~40 .lut_mask = 16'hC30C;
defparam \light|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N9
dffeas \light|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[4] .is_wysiwyg = "true";
defparam \light|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
cycloneive_lcell_comb \light|count[5]~42 (
// Equation(s):
// \light|count[5]~42_combout  = (\light|count [5] & (!\light|count[4]~41 )) # (!\light|count [5] & ((\light|count[4]~41 ) # (GND)))
// \light|count[5]~43  = CARRY((!\light|count[4]~41 ) # (!\light|count [5]))

	.dataa(\light|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[4]~41 ),
	.combout(\light|count[5]~42_combout ),
	.cout(\light|count[5]~43 ));
// synopsys translate_off
defparam \light|count[5]~42 .lut_mask = 16'h5A5F;
defparam \light|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N11
dffeas \light|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[5] .is_wysiwyg = "true";
defparam \light|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
cycloneive_lcell_comb \light|count[6]~44 (
// Equation(s):
// \light|count[6]~44_combout  = (\light|count [6] & (\light|count[5]~43  $ (GND))) # (!\light|count [6] & (!\light|count[5]~43  & VCC))
// \light|count[6]~45  = CARRY((\light|count [6] & !\light|count[5]~43 ))

	.dataa(\light|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[5]~43 ),
	.combout(\light|count[6]~44_combout ),
	.cout(\light|count[6]~45 ));
// synopsys translate_off
defparam \light|count[6]~44 .lut_mask = 16'hA50A;
defparam \light|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \light|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[6] .is_wysiwyg = "true";
defparam \light|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
cycloneive_lcell_comb \light|count[7]~46 (
// Equation(s):
// \light|count[7]~46_combout  = (\light|count [7] & (!\light|count[6]~45 )) # (!\light|count [7] & ((\light|count[6]~45 ) # (GND)))
// \light|count[7]~47  = CARRY((!\light|count[6]~45 ) # (!\light|count [7]))

	.dataa(gnd),
	.datab(\light|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[6]~45 ),
	.combout(\light|count[7]~46_combout ),
	.cout(\light|count[7]~47 ));
// synopsys translate_off
defparam \light|count[7]~46 .lut_mask = 16'h3C3F;
defparam \light|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N15
dffeas \light|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[7] .is_wysiwyg = "true";
defparam \light|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
cycloneive_lcell_comb \light|count[8]~48 (
// Equation(s):
// \light|count[8]~48_combout  = (\light|count [8] & (\light|count[7]~47  $ (GND))) # (!\light|count [8] & (!\light|count[7]~47  & VCC))
// \light|count[8]~49  = CARRY((\light|count [8] & !\light|count[7]~47 ))

	.dataa(gnd),
	.datab(\light|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[7]~47 ),
	.combout(\light|count[8]~48_combout ),
	.cout(\light|count[8]~49 ));
// synopsys translate_off
defparam \light|count[8]~48 .lut_mask = 16'hC30C;
defparam \light|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \light|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[8] .is_wysiwyg = "true";
defparam \light|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
cycloneive_lcell_comb \light|count[9]~50 (
// Equation(s):
// \light|count[9]~50_combout  = (\light|count [9] & (!\light|count[8]~49 )) # (!\light|count [9] & ((\light|count[8]~49 ) # (GND)))
// \light|count[9]~51  = CARRY((!\light|count[8]~49 ) # (!\light|count [9]))

	.dataa(gnd),
	.datab(\light|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[8]~49 ),
	.combout(\light|count[9]~50_combout ),
	.cout(\light|count[9]~51 ));
// synopsys translate_off
defparam \light|count[9]~50 .lut_mask = 16'h3C3F;
defparam \light|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \light|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[9] .is_wysiwyg = "true";
defparam \light|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
cycloneive_lcell_comb \light|count[10]~52 (
// Equation(s):
// \light|count[10]~52_combout  = (\light|count [10] & (\light|count[9]~51  $ (GND))) # (!\light|count [10] & (!\light|count[9]~51  & VCC))
// \light|count[10]~53  = CARRY((\light|count [10] & !\light|count[9]~51 ))

	.dataa(gnd),
	.datab(\light|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[9]~51 ),
	.combout(\light|count[10]~52_combout ),
	.cout(\light|count[10]~53 ));
// synopsys translate_off
defparam \light|count[10]~52 .lut_mask = 16'hC30C;
defparam \light|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N21
dffeas \light|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[10] .is_wysiwyg = "true";
defparam \light|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
cycloneive_lcell_comb \light|count[11]~54 (
// Equation(s):
// \light|count[11]~54_combout  = (\light|count [11] & (!\light|count[10]~53 )) # (!\light|count [11] & ((\light|count[10]~53 ) # (GND)))
// \light|count[11]~55  = CARRY((!\light|count[10]~53 ) # (!\light|count [11]))

	.dataa(\light|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[10]~53 ),
	.combout(\light|count[11]~54_combout ),
	.cout(\light|count[11]~55 ));
// synopsys translate_off
defparam \light|count[11]~54 .lut_mask = 16'h5A5F;
defparam \light|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N23
dffeas \light|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[11] .is_wysiwyg = "true";
defparam \light|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
cycloneive_lcell_comb \light|count[12]~56 (
// Equation(s):
// \light|count[12]~56_combout  = (\light|count [12] & (\light|count[11]~55  $ (GND))) # (!\light|count [12] & (!\light|count[11]~55  & VCC))
// \light|count[12]~57  = CARRY((\light|count [12] & !\light|count[11]~55 ))

	.dataa(gnd),
	.datab(\light|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[11]~55 ),
	.combout(\light|count[12]~56_combout ),
	.cout(\light|count[12]~57 ));
// synopsys translate_off
defparam \light|count[12]~56 .lut_mask = 16'hC30C;
defparam \light|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N25
dffeas \light|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[12] .is_wysiwyg = "true";
defparam \light|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
cycloneive_lcell_comb \light|count[13]~58 (
// Equation(s):
// \light|count[13]~58_combout  = (\light|count [13] & (!\light|count[12]~57 )) # (!\light|count [13] & ((\light|count[12]~57 ) # (GND)))
// \light|count[13]~59  = CARRY((!\light|count[12]~57 ) # (!\light|count [13]))

	.dataa(\light|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[12]~57 ),
	.combout(\light|count[13]~58_combout ),
	.cout(\light|count[13]~59 ));
// synopsys translate_off
defparam \light|count[13]~58 .lut_mask = 16'h5A5F;
defparam \light|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N27
dffeas \light|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[13] .is_wysiwyg = "true";
defparam \light|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
cycloneive_lcell_comb \light|count[14]~60 (
// Equation(s):
// \light|count[14]~60_combout  = (\light|count [14] & (\light|count[13]~59  $ (GND))) # (!\light|count [14] & (!\light|count[13]~59  & VCC))
// \light|count[14]~61  = CARRY((\light|count [14] & !\light|count[13]~59 ))

	.dataa(gnd),
	.datab(\light|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[13]~59 ),
	.combout(\light|count[14]~60_combout ),
	.cout(\light|count[14]~61 ));
// synopsys translate_off
defparam \light|count[14]~60 .lut_mask = 16'hC30C;
defparam \light|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N29
dffeas \light|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[14] .is_wysiwyg = "true";
defparam \light|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
cycloneive_lcell_comb \light|count[15]~62 (
// Equation(s):
// \light|count[15]~62_combout  = (\light|count [15] & (!\light|count[14]~61 )) # (!\light|count [15] & ((\light|count[14]~61 ) # (GND)))
// \light|count[15]~63  = CARRY((!\light|count[14]~61 ) # (!\light|count [15]))

	.dataa(\light|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[14]~61 ),
	.combout(\light|count[15]~62_combout ),
	.cout(\light|count[15]~63 ));
// synopsys translate_off
defparam \light|count[15]~62 .lut_mask = 16'h5A5F;
defparam \light|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N31
dffeas \light|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[15] .is_wysiwyg = "true";
defparam \light|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N0
cycloneive_lcell_comb \light|count[16]~64 (
// Equation(s):
// \light|count[16]~64_combout  = (\light|count [16] & (\light|count[15]~63  $ (GND))) # (!\light|count [16] & (!\light|count[15]~63  & VCC))
// \light|count[16]~65  = CARRY((\light|count [16] & !\light|count[15]~63 ))

	.dataa(gnd),
	.datab(\light|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[15]~63 ),
	.combout(\light|count[16]~64_combout ),
	.cout(\light|count[16]~65 ));
// synopsys translate_off
defparam \light|count[16]~64 .lut_mask = 16'hC30C;
defparam \light|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \light|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[16] .is_wysiwyg = "true";
defparam \light|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N2
cycloneive_lcell_comb \light|count[17]~66 (
// Equation(s):
// \light|count[17]~66_combout  = (\light|count [17] & (!\light|count[16]~65 )) # (!\light|count [17] & ((\light|count[16]~65 ) # (GND)))
// \light|count[17]~67  = CARRY((!\light|count[16]~65 ) # (!\light|count [17]))

	.dataa(gnd),
	.datab(\light|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[16]~65 ),
	.combout(\light|count[17]~66_combout ),
	.cout(\light|count[17]~67 ));
// synopsys translate_off
defparam \light|count[17]~66 .lut_mask = 16'h3C3F;
defparam \light|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N3
dffeas \light|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[17] .is_wysiwyg = "true";
defparam \light|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N4
cycloneive_lcell_comb \light|count[18]~68 (
// Equation(s):
// \light|count[18]~68_combout  = (\light|count [18] & (\light|count[17]~67  $ (GND))) # (!\light|count [18] & (!\light|count[17]~67  & VCC))
// \light|count[18]~69  = CARRY((\light|count [18] & !\light|count[17]~67 ))

	.dataa(gnd),
	.datab(\light|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[17]~67 ),
	.combout(\light|count[18]~68_combout ),
	.cout(\light|count[18]~69 ));
// synopsys translate_off
defparam \light|count[18]~68 .lut_mask = 16'hC30C;
defparam \light|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N5
dffeas \light|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[18] .is_wysiwyg = "true";
defparam \light|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
cycloneive_lcell_comb \light|count[19]~70 (
// Equation(s):
// \light|count[19]~70_combout  = (\light|count [19] & (!\light|count[18]~69 )) # (!\light|count [19] & ((\light|count[18]~69 ) # (GND)))
// \light|count[19]~71  = CARRY((!\light|count[18]~69 ) # (!\light|count [19]))

	.dataa(\light|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[18]~69 ),
	.combout(\light|count[19]~70_combout ),
	.cout(\light|count[19]~71 ));
// synopsys translate_off
defparam \light|count[19]~70 .lut_mask = 16'h5A5F;
defparam \light|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N7
dffeas \light|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[19] .is_wysiwyg = "true";
defparam \light|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N8
cycloneive_lcell_comb \light|count[20]~72 (
// Equation(s):
// \light|count[20]~72_combout  = (\light|count [20] & (\light|count[19]~71  $ (GND))) # (!\light|count [20] & (!\light|count[19]~71  & VCC))
// \light|count[20]~73  = CARRY((\light|count [20] & !\light|count[19]~71 ))

	.dataa(gnd),
	.datab(\light|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[19]~71 ),
	.combout(\light|count[20]~72_combout ),
	.cout(\light|count[20]~73 ));
// synopsys translate_off
defparam \light|count[20]~72 .lut_mask = 16'hC30C;
defparam \light|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N9
dffeas \light|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[20] .is_wysiwyg = "true";
defparam \light|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N10
cycloneive_lcell_comb \light|count[21]~74 (
// Equation(s):
// \light|count[21]~74_combout  = (\light|count [21] & (!\light|count[20]~73 )) # (!\light|count [21] & ((\light|count[20]~73 ) # (GND)))
// \light|count[21]~75  = CARRY((!\light|count[20]~73 ) # (!\light|count [21]))

	.dataa(\light|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[20]~73 ),
	.combout(\light|count[21]~74_combout ),
	.cout(\light|count[21]~75 ));
// synopsys translate_off
defparam \light|count[21]~74 .lut_mask = 16'h5A5F;
defparam \light|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \light|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[21] .is_wysiwyg = "true";
defparam \light|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
cycloneive_lcell_comb \light|count[22]~76 (
// Equation(s):
// \light|count[22]~76_combout  = (\light|count [22] & (\light|count[21]~75  $ (GND))) # (!\light|count [22] & (!\light|count[21]~75  & VCC))
// \light|count[22]~77  = CARRY((\light|count [22] & !\light|count[21]~75 ))

	.dataa(\light|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[21]~75 ),
	.combout(\light|count[22]~76_combout ),
	.cout(\light|count[22]~77 ));
// synopsys translate_off
defparam \light|count[22]~76 .lut_mask = 16'hA50A;
defparam \light|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \light|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[22] .is_wysiwyg = "true";
defparam \light|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N14
cycloneive_lcell_comb \light|count[23]~78 (
// Equation(s):
// \light|count[23]~78_combout  = (\light|count [23] & (!\light|count[22]~77 )) # (!\light|count [23] & ((\light|count[22]~77 ) # (GND)))
// \light|count[23]~79  = CARRY((!\light|count[22]~77 ) # (!\light|count [23]))

	.dataa(gnd),
	.datab(\light|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[22]~77 ),
	.combout(\light|count[23]~78_combout ),
	.cout(\light|count[23]~79 ));
// synopsys translate_off
defparam \light|count[23]~78 .lut_mask = 16'h3C3F;
defparam \light|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N15
dffeas \light|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[23] .is_wysiwyg = "true";
defparam \light|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
cycloneive_lcell_comb \light|count[24]~80 (
// Equation(s):
// \light|count[24]~80_combout  = (\light|count [24] & (\light|count[23]~79  $ (GND))) # (!\light|count [24] & (!\light|count[23]~79  & VCC))
// \light|count[24]~81  = CARRY((\light|count [24] & !\light|count[23]~79 ))

	.dataa(gnd),
	.datab(\light|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[23]~79 ),
	.combout(\light|count[24]~80_combout ),
	.cout(\light|count[24]~81 ));
// synopsys translate_off
defparam \light|count[24]~80 .lut_mask = 16'hC30C;
defparam \light|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N17
dffeas \light|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[24] .is_wysiwyg = "true";
defparam \light|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
cycloneive_lcell_comb \light|count[25]~82 (
// Equation(s):
// \light|count[25]~82_combout  = (\light|count [25] & (!\light|count[24]~81 )) # (!\light|count [25] & ((\light|count[24]~81 ) # (GND)))
// \light|count[25]~83  = CARRY((!\light|count[24]~81 ) # (!\light|count [25]))

	.dataa(gnd),
	.datab(\light|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[24]~81 ),
	.combout(\light|count[25]~82_combout ),
	.cout(\light|count[25]~83 ));
// synopsys translate_off
defparam \light|count[25]~82 .lut_mask = 16'h3C3F;
defparam \light|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \light|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[25] .is_wysiwyg = "true";
defparam \light|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N20
cycloneive_lcell_comb \light|count[26]~84 (
// Equation(s):
// \light|count[26]~84_combout  = (\light|count [26] & (\light|count[25]~83  $ (GND))) # (!\light|count [26] & (!\light|count[25]~83  & VCC))
// \light|count[26]~85  = CARRY((\light|count [26] & !\light|count[25]~83 ))

	.dataa(gnd),
	.datab(\light|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[25]~83 ),
	.combout(\light|count[26]~84_combout ),
	.cout(\light|count[26]~85 ));
// synopsys translate_off
defparam \light|count[26]~84 .lut_mask = 16'hC30C;
defparam \light|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N21
dffeas \light|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[26] .is_wysiwyg = "true";
defparam \light|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N22
cycloneive_lcell_comb \light|count[27]~86 (
// Equation(s):
// \light|count[27]~86_combout  = (\light|count [27] & (!\light|count[26]~85 )) # (!\light|count [27] & ((\light|count[26]~85 ) # (GND)))
// \light|count[27]~87  = CARRY((!\light|count[26]~85 ) # (!\light|count [27]))

	.dataa(\light|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[26]~85 ),
	.combout(\light|count[27]~86_combout ),
	.cout(\light|count[27]~87 ));
// synopsys translate_off
defparam \light|count[27]~86 .lut_mask = 16'h5A5F;
defparam \light|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N23
dffeas \light|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[27] .is_wysiwyg = "true";
defparam \light|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
cycloneive_lcell_comb \light|count[28]~88 (
// Equation(s):
// \light|count[28]~88_combout  = (\light|count [28] & (\light|count[27]~87  $ (GND))) # (!\light|count [28] & (!\light|count[27]~87  & VCC))
// \light|count[28]~89  = CARRY((\light|count [28] & !\light|count[27]~87 ))

	.dataa(gnd),
	.datab(\light|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[27]~87 ),
	.combout(\light|count[28]~88_combout ),
	.cout(\light|count[28]~89 ));
// synopsys translate_off
defparam \light|count[28]~88 .lut_mask = 16'hC30C;
defparam \light|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \light|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[28] .is_wysiwyg = "true";
defparam \light|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N26
cycloneive_lcell_comb \light|count[29]~90 (
// Equation(s):
// \light|count[29]~90_combout  = (\light|count [29] & (!\light|count[28]~89 )) # (!\light|count [29] & ((\light|count[28]~89 ) # (GND)))
// \light|count[29]~91  = CARRY((!\light|count[28]~89 ) # (!\light|count [29]))

	.dataa(\light|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[28]~89 ),
	.combout(\light|count[29]~90_combout ),
	.cout(\light|count[29]~91 ));
// synopsys translate_off
defparam \light|count[29]~90 .lut_mask = 16'h5A5F;
defparam \light|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N27
dffeas \light|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[29] .is_wysiwyg = "true";
defparam \light|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N28
cycloneive_lcell_comb \light|count[30]~92 (
// Equation(s):
// \light|count[30]~92_combout  = (\light|count [30] & (\light|count[29]~91  $ (GND))) # (!\light|count [30] & (!\light|count[29]~91  & VCC))
// \light|count[30]~93  = CARRY((\light|count [30] & !\light|count[29]~91 ))

	.dataa(gnd),
	.datab(\light|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[29]~91 ),
	.combout(\light|count[30]~92_combout ),
	.cout(\light|count[30]~93 ));
// synopsys translate_off
defparam \light|count[30]~92 .lut_mask = 16'hC30C;
defparam \light|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N29
dffeas \light|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[30] .is_wysiwyg = "true";
defparam \light|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
cycloneive_lcell_comb \light|count[31]~94 (
// Equation(s):
// \light|count[31]~94_combout  = \light|count [31] $ (\light|count[30]~93 )

	.dataa(\light|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\light|count[30]~93 ),
	.combout(\light|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \light|count[31]~94 .lut_mask = 16'h5A5A;
defparam \light|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y5_N31
dffeas \light|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem|div_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[31] .is_wysiwyg = "true";
defparam \light|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \mem|Equal0~8 (
// Equation(s):
// \mem|Equal0~8_combout  = (\light|count [29]) # ((\light|count [31]) # ((\light|count [28]) # (\light|count [30])))

	.dataa(\light|count [29]),
	.datab(\light|count [31]),
	.datac(\light|count [28]),
	.datad(\light|count [30]),
	.cin(gnd),
	.combout(\mem|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~8 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \mem|Equal0~6 (
// Equation(s):
// \mem|Equal0~6_combout  = (\light|count [22]) # ((\light|count [23]) # ((\light|count [20]) # (\light|count [21])))

	.dataa(\light|count [22]),
	.datab(\light|count [23]),
	.datac(\light|count [20]),
	.datad(\light|count [21]),
	.cin(gnd),
	.combout(\mem|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~6 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \mem|Equal0~5 (
// Equation(s):
// \mem|Equal0~5_combout  = (\light|count [17]) # ((\light|count [18]) # ((\light|count [16]) # (\light|count [19])))

	.dataa(\light|count [17]),
	.datab(\light|count [18]),
	.datac(\light|count [16]),
	.datad(\light|count [19]),
	.cin(gnd),
	.combout(\mem|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~5 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \mem|Equal0~7 (
// Equation(s):
// \mem|Equal0~7_combout  = (\light|count [24]) # ((\light|count [25]) # ((\light|count [27]) # (\light|count [26])))

	.dataa(\light|count [24]),
	.datab(\light|count [25]),
	.datac(\light|count [27]),
	.datad(\light|count [26]),
	.cin(gnd),
	.combout(\mem|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~7 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \mem|Equal0~9 (
// Equation(s):
// \mem|Equal0~9_combout  = (\mem|Equal0~8_combout ) # ((\mem|Equal0~6_combout ) # ((\mem|Equal0~5_combout ) # (\mem|Equal0~7_combout )))

	.dataa(\mem|Equal0~8_combout ),
	.datab(\mem|Equal0~6_combout ),
	.datac(\mem|Equal0~5_combout ),
	.datad(\mem|Equal0~7_combout ),
	.cin(gnd),
	.combout(\mem|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~9 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \mem|Equal0~2 (
// Equation(s):
// \mem|Equal0~2_combout  = (\light|count [9]) # ((\light|count [8]) # ((\light|count [11]) # (\light|count [10])))

	.dataa(\light|count [9]),
	.datab(\light|count [8]),
	.datac(\light|count [11]),
	.datad(\light|count [10]),
	.cin(gnd),
	.combout(\mem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~2 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \mem|Equal0~3 (
// Equation(s):
// \mem|Equal0~3_combout  = (\light|count [15]) # ((\light|count [14]) # ((\light|count [12]) # (\light|count [13])))

	.dataa(\light|count [15]),
	.datab(\light|count [14]),
	.datac(\light|count [12]),
	.datad(\light|count [13]),
	.cin(gnd),
	.combout(\mem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~3 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \mem|Equal0~0 (
// Equation(s):
// \mem|Equal0~0_combout  = ((\light|count [3]) # ((\light|count [2]) # (!\light|count [0]))) # (!\light|count [1])

	.dataa(\light|count [1]),
	.datab(\light|count [3]),
	.datac(\light|count [2]),
	.datad(\light|count [0]),
	.cin(gnd),
	.combout(\mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~0 .lut_mask = 16'hFDFF;
defparam \mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneive_lcell_comb \mem|Equal0~1 (
// Equation(s):
// \mem|Equal0~1_combout  = (\light|count [6]) # ((\light|count [4]) # ((\light|count [7]) # (\light|count [5])))

	.dataa(\light|count [6]),
	.datab(\light|count [4]),
	.datac(\light|count [7]),
	.datad(\light|count [5]),
	.cin(gnd),
	.combout(\mem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~1 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \mem|Equal0~4 (
// Equation(s):
// \mem|Equal0~4_combout  = (\mem|Equal0~2_combout ) # ((\mem|Equal0~3_combout ) # ((\mem|Equal0~0_combout ) # (\mem|Equal0~1_combout )))

	.dataa(\mem|Equal0~2_combout ),
	.datab(\mem|Equal0~3_combout ),
	.datac(\mem|Equal0~0_combout ),
	.datad(\mem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~4 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneive_lcell_comb \mem|div_clk~0 (
// Equation(s):
// \mem|div_clk~0_combout  = ((!\mem|Equal0~9_combout  & !\mem|Equal0~4_combout )) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\mem|Equal0~9_combout ),
	.datad(\mem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|div_clk~0 .lut_mask = 16'h333F;
defparam \mem|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \quick|div_clk (
	.clk(\clk~input_o ),
	.d(\quick|div_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|div_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\quick|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \quick|div_clk .is_wysiwyg = "true";
defparam \quick|div_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N0
cycloneive_lcell_comb \slow|count[0]~32 (
// Equation(s):
// \slow|count[0]~32_combout  = \slow|count [0] $ (VCC)
// \slow|count[0]~33  = CARRY(\slow|count [0])

	.dataa(gnd),
	.datab(\slow|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slow|count[0]~32_combout ),
	.cout(\slow|count[0]~33 ));
// synopsys translate_off
defparam \slow|count[0]~32 .lut_mask = 16'h33CC;
defparam \slow|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneive_lcell_comb \slow|count[16]~34 (
// Equation(s):
// \slow|count[16]~34_combout  = (!\slow|Equal0~10_combout ) # (!\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\slow|Equal0~10_combout ),
	.cin(gnd),
	.combout(\slow|count[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slow|count[16]~34 .lut_mask = 16'h0FFF;
defparam \slow|count[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y13_N1
dffeas \slow|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[0] .is_wysiwyg = "true";
defparam \slow|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N2
cycloneive_lcell_comb \slow|count[1]~35 (
// Equation(s):
// \slow|count[1]~35_combout  = (\slow|count [1] & (!\slow|count[0]~33 )) # (!\slow|count [1] & ((\slow|count[0]~33 ) # (GND)))
// \slow|count[1]~36  = CARRY((!\slow|count[0]~33 ) # (!\slow|count [1]))

	.dataa(gnd),
	.datab(\slow|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[0]~33 ),
	.combout(\slow|count[1]~35_combout ),
	.cout(\slow|count[1]~36 ));
// synopsys translate_off
defparam \slow|count[1]~35 .lut_mask = 16'h3C3F;
defparam \slow|count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N3
dffeas \slow|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[1] .is_wysiwyg = "true";
defparam \slow|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N4
cycloneive_lcell_comb \slow|count[2]~37 (
// Equation(s):
// \slow|count[2]~37_combout  = (\slow|count [2] & (\slow|count[1]~36  $ (GND))) # (!\slow|count [2] & (!\slow|count[1]~36  & VCC))
// \slow|count[2]~38  = CARRY((\slow|count [2] & !\slow|count[1]~36 ))

	.dataa(gnd),
	.datab(\slow|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[1]~36 ),
	.combout(\slow|count[2]~37_combout ),
	.cout(\slow|count[2]~38 ));
// synopsys translate_off
defparam \slow|count[2]~37 .lut_mask = 16'hC30C;
defparam \slow|count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N5
dffeas \slow|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[2] .is_wysiwyg = "true";
defparam \slow|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N6
cycloneive_lcell_comb \slow|count[3]~39 (
// Equation(s):
// \slow|count[3]~39_combout  = (\slow|count [3] & (!\slow|count[2]~38 )) # (!\slow|count [3] & ((\slow|count[2]~38 ) # (GND)))
// \slow|count[3]~40  = CARRY((!\slow|count[2]~38 ) # (!\slow|count [3]))

	.dataa(\slow|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[2]~38 ),
	.combout(\slow|count[3]~39_combout ),
	.cout(\slow|count[3]~40 ));
// synopsys translate_off
defparam \slow|count[3]~39 .lut_mask = 16'h5A5F;
defparam \slow|count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N7
dffeas \slow|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[3] .is_wysiwyg = "true";
defparam \slow|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N8
cycloneive_lcell_comb \slow|count[4]~41 (
// Equation(s):
// \slow|count[4]~41_combout  = (\slow|count [4] & (\slow|count[3]~40  $ (GND))) # (!\slow|count [4] & (!\slow|count[3]~40  & VCC))
// \slow|count[4]~42  = CARRY((\slow|count [4] & !\slow|count[3]~40 ))

	.dataa(gnd),
	.datab(\slow|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[3]~40 ),
	.combout(\slow|count[4]~41_combout ),
	.cout(\slow|count[4]~42 ));
// synopsys translate_off
defparam \slow|count[4]~41 .lut_mask = 16'hC30C;
defparam \slow|count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N9
dffeas \slow|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[4] .is_wysiwyg = "true";
defparam \slow|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N10
cycloneive_lcell_comb \slow|count[5]~43 (
// Equation(s):
// \slow|count[5]~43_combout  = (\slow|count [5] & (!\slow|count[4]~42 )) # (!\slow|count [5] & ((\slow|count[4]~42 ) # (GND)))
// \slow|count[5]~44  = CARRY((!\slow|count[4]~42 ) # (!\slow|count [5]))

	.dataa(\slow|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[4]~42 ),
	.combout(\slow|count[5]~43_combout ),
	.cout(\slow|count[5]~44 ));
// synopsys translate_off
defparam \slow|count[5]~43 .lut_mask = 16'h5A5F;
defparam \slow|count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N11
dffeas \slow|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[5] .is_wysiwyg = "true";
defparam \slow|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N12
cycloneive_lcell_comb \slow|count[6]~45 (
// Equation(s):
// \slow|count[6]~45_combout  = (\slow|count [6] & (\slow|count[5]~44  $ (GND))) # (!\slow|count [6] & (!\slow|count[5]~44  & VCC))
// \slow|count[6]~46  = CARRY((\slow|count [6] & !\slow|count[5]~44 ))

	.dataa(\slow|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[5]~44 ),
	.combout(\slow|count[6]~45_combout ),
	.cout(\slow|count[6]~46 ));
// synopsys translate_off
defparam \slow|count[6]~45 .lut_mask = 16'hA50A;
defparam \slow|count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N13
dffeas \slow|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[6] .is_wysiwyg = "true";
defparam \slow|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N14
cycloneive_lcell_comb \slow|count[7]~47 (
// Equation(s):
// \slow|count[7]~47_combout  = (\slow|count [7] & (!\slow|count[6]~46 )) # (!\slow|count [7] & ((\slow|count[6]~46 ) # (GND)))
// \slow|count[7]~48  = CARRY((!\slow|count[6]~46 ) # (!\slow|count [7]))

	.dataa(gnd),
	.datab(\slow|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[6]~46 ),
	.combout(\slow|count[7]~47_combout ),
	.cout(\slow|count[7]~48 ));
// synopsys translate_off
defparam \slow|count[7]~47 .lut_mask = 16'h3C3F;
defparam \slow|count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N15
dffeas \slow|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[7] .is_wysiwyg = "true";
defparam \slow|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N16
cycloneive_lcell_comb \slow|count[8]~49 (
// Equation(s):
// \slow|count[8]~49_combout  = (\slow|count [8] & (\slow|count[7]~48  $ (GND))) # (!\slow|count [8] & (!\slow|count[7]~48  & VCC))
// \slow|count[8]~50  = CARRY((\slow|count [8] & !\slow|count[7]~48 ))

	.dataa(gnd),
	.datab(\slow|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[7]~48 ),
	.combout(\slow|count[8]~49_combout ),
	.cout(\slow|count[8]~50 ));
// synopsys translate_off
defparam \slow|count[8]~49 .lut_mask = 16'hC30C;
defparam \slow|count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N17
dffeas \slow|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[8] .is_wysiwyg = "true";
defparam \slow|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N18
cycloneive_lcell_comb \slow|count[9]~51 (
// Equation(s):
// \slow|count[9]~51_combout  = (\slow|count [9] & (!\slow|count[8]~50 )) # (!\slow|count [9] & ((\slow|count[8]~50 ) # (GND)))
// \slow|count[9]~52  = CARRY((!\slow|count[8]~50 ) # (!\slow|count [9]))

	.dataa(gnd),
	.datab(\slow|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[8]~50 ),
	.combout(\slow|count[9]~51_combout ),
	.cout(\slow|count[9]~52 ));
// synopsys translate_off
defparam \slow|count[9]~51 .lut_mask = 16'h3C3F;
defparam \slow|count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N19
dffeas \slow|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[9] .is_wysiwyg = "true";
defparam \slow|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N20
cycloneive_lcell_comb \slow|count[10]~53 (
// Equation(s):
// \slow|count[10]~53_combout  = (\slow|count [10] & (\slow|count[9]~52  $ (GND))) # (!\slow|count [10] & (!\slow|count[9]~52  & VCC))
// \slow|count[10]~54  = CARRY((\slow|count [10] & !\slow|count[9]~52 ))

	.dataa(gnd),
	.datab(\slow|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[9]~52 ),
	.combout(\slow|count[10]~53_combout ),
	.cout(\slow|count[10]~54 ));
// synopsys translate_off
defparam \slow|count[10]~53 .lut_mask = 16'hC30C;
defparam \slow|count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N21
dffeas \slow|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[10] .is_wysiwyg = "true";
defparam \slow|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N22
cycloneive_lcell_comb \slow|count[11]~55 (
// Equation(s):
// \slow|count[11]~55_combout  = (\slow|count [11] & (!\slow|count[10]~54 )) # (!\slow|count [11] & ((\slow|count[10]~54 ) # (GND)))
// \slow|count[11]~56  = CARRY((!\slow|count[10]~54 ) # (!\slow|count [11]))

	.dataa(\slow|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[10]~54 ),
	.combout(\slow|count[11]~55_combout ),
	.cout(\slow|count[11]~56 ));
// synopsys translate_off
defparam \slow|count[11]~55 .lut_mask = 16'h5A5F;
defparam \slow|count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N23
dffeas \slow|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[11] .is_wysiwyg = "true";
defparam \slow|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N24
cycloneive_lcell_comb \slow|count[12]~57 (
// Equation(s):
// \slow|count[12]~57_combout  = (\slow|count [12] & (\slow|count[11]~56  $ (GND))) # (!\slow|count [12] & (!\slow|count[11]~56  & VCC))
// \slow|count[12]~58  = CARRY((\slow|count [12] & !\slow|count[11]~56 ))

	.dataa(gnd),
	.datab(\slow|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[11]~56 ),
	.combout(\slow|count[12]~57_combout ),
	.cout(\slow|count[12]~58 ));
// synopsys translate_off
defparam \slow|count[12]~57 .lut_mask = 16'hC30C;
defparam \slow|count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N25
dffeas \slow|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[12] .is_wysiwyg = "true";
defparam \slow|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N26
cycloneive_lcell_comb \slow|count[13]~59 (
// Equation(s):
// \slow|count[13]~59_combout  = (\slow|count [13] & (!\slow|count[12]~58 )) # (!\slow|count [13] & ((\slow|count[12]~58 ) # (GND)))
// \slow|count[13]~60  = CARRY((!\slow|count[12]~58 ) # (!\slow|count [13]))

	.dataa(\slow|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[12]~58 ),
	.combout(\slow|count[13]~59_combout ),
	.cout(\slow|count[13]~60 ));
// synopsys translate_off
defparam \slow|count[13]~59 .lut_mask = 16'h5A5F;
defparam \slow|count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N27
dffeas \slow|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[13] .is_wysiwyg = "true";
defparam \slow|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N28
cycloneive_lcell_comb \slow|count[14]~61 (
// Equation(s):
// \slow|count[14]~61_combout  = (\slow|count [14] & (\slow|count[13]~60  $ (GND))) # (!\slow|count [14] & (!\slow|count[13]~60  & VCC))
// \slow|count[14]~62  = CARRY((\slow|count [14] & !\slow|count[13]~60 ))

	.dataa(gnd),
	.datab(\slow|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[13]~60 ),
	.combout(\slow|count[14]~61_combout ),
	.cout(\slow|count[14]~62 ));
// synopsys translate_off
defparam \slow|count[14]~61 .lut_mask = 16'hC30C;
defparam \slow|count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N29
dffeas \slow|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[14] .is_wysiwyg = "true";
defparam \slow|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N30
cycloneive_lcell_comb \slow|count[15]~63 (
// Equation(s):
// \slow|count[15]~63_combout  = (\slow|count [15] & (!\slow|count[14]~62 )) # (!\slow|count [15] & ((\slow|count[14]~62 ) # (GND)))
// \slow|count[15]~64  = CARRY((!\slow|count[14]~62 ) # (!\slow|count [15]))

	.dataa(\slow|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[14]~62 ),
	.combout(\slow|count[15]~63_combout ),
	.cout(\slow|count[15]~64 ));
// synopsys translate_off
defparam \slow|count[15]~63 .lut_mask = 16'h5A5F;
defparam \slow|count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N31
dffeas \slow|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[15] .is_wysiwyg = "true";
defparam \slow|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N0
cycloneive_lcell_comb \slow|count[16]~65 (
// Equation(s):
// \slow|count[16]~65_combout  = (\slow|count [16] & (\slow|count[15]~64  $ (GND))) # (!\slow|count [16] & (!\slow|count[15]~64  & VCC))
// \slow|count[16]~66  = CARRY((\slow|count [16] & !\slow|count[15]~64 ))

	.dataa(gnd),
	.datab(\slow|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[15]~64 ),
	.combout(\slow|count[16]~65_combout ),
	.cout(\slow|count[16]~66 ));
// synopsys translate_off
defparam \slow|count[16]~65 .lut_mask = 16'hC30C;
defparam \slow|count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N1
dffeas \slow|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[16] .is_wysiwyg = "true";
defparam \slow|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N2
cycloneive_lcell_comb \slow|count[17]~67 (
// Equation(s):
// \slow|count[17]~67_combout  = (\slow|count [17] & (!\slow|count[16]~66 )) # (!\slow|count [17] & ((\slow|count[16]~66 ) # (GND)))
// \slow|count[17]~68  = CARRY((!\slow|count[16]~66 ) # (!\slow|count [17]))

	.dataa(gnd),
	.datab(\slow|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[16]~66 ),
	.combout(\slow|count[17]~67_combout ),
	.cout(\slow|count[17]~68 ));
// synopsys translate_off
defparam \slow|count[17]~67 .lut_mask = 16'h3C3F;
defparam \slow|count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N3
dffeas \slow|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[17] .is_wysiwyg = "true";
defparam \slow|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N4
cycloneive_lcell_comb \slow|count[18]~69 (
// Equation(s):
// \slow|count[18]~69_combout  = (\slow|count [18] & (\slow|count[17]~68  $ (GND))) # (!\slow|count [18] & (!\slow|count[17]~68  & VCC))
// \slow|count[18]~70  = CARRY((\slow|count [18] & !\slow|count[17]~68 ))

	.dataa(gnd),
	.datab(\slow|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[17]~68 ),
	.combout(\slow|count[18]~69_combout ),
	.cout(\slow|count[18]~70 ));
// synopsys translate_off
defparam \slow|count[18]~69 .lut_mask = 16'hC30C;
defparam \slow|count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N5
dffeas \slow|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[18] .is_wysiwyg = "true";
defparam \slow|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N6
cycloneive_lcell_comb \slow|count[19]~71 (
// Equation(s):
// \slow|count[19]~71_combout  = (\slow|count [19] & (!\slow|count[18]~70 )) # (!\slow|count [19] & ((\slow|count[18]~70 ) # (GND)))
// \slow|count[19]~72  = CARRY((!\slow|count[18]~70 ) # (!\slow|count [19]))

	.dataa(\slow|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[18]~70 ),
	.combout(\slow|count[19]~71_combout ),
	.cout(\slow|count[19]~72 ));
// synopsys translate_off
defparam \slow|count[19]~71 .lut_mask = 16'h5A5F;
defparam \slow|count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N7
dffeas \slow|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[19] .is_wysiwyg = "true";
defparam \slow|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N8
cycloneive_lcell_comb \slow|count[20]~73 (
// Equation(s):
// \slow|count[20]~73_combout  = (\slow|count [20] & (\slow|count[19]~72  $ (GND))) # (!\slow|count [20] & (!\slow|count[19]~72  & VCC))
// \slow|count[20]~74  = CARRY((\slow|count [20] & !\slow|count[19]~72 ))

	.dataa(gnd),
	.datab(\slow|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[19]~72 ),
	.combout(\slow|count[20]~73_combout ),
	.cout(\slow|count[20]~74 ));
// synopsys translate_off
defparam \slow|count[20]~73 .lut_mask = 16'hC30C;
defparam \slow|count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N9
dffeas \slow|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[20] .is_wysiwyg = "true";
defparam \slow|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N10
cycloneive_lcell_comb \slow|count[21]~75 (
// Equation(s):
// \slow|count[21]~75_combout  = (\slow|count [21] & (!\slow|count[20]~74 )) # (!\slow|count [21] & ((\slow|count[20]~74 ) # (GND)))
// \slow|count[21]~76  = CARRY((!\slow|count[20]~74 ) # (!\slow|count [21]))

	.dataa(\slow|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[20]~74 ),
	.combout(\slow|count[21]~75_combout ),
	.cout(\slow|count[21]~76 ));
// synopsys translate_off
defparam \slow|count[21]~75 .lut_mask = 16'h5A5F;
defparam \slow|count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N11
dffeas \slow|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[21] .is_wysiwyg = "true";
defparam \slow|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
cycloneive_lcell_comb \slow|count[22]~77 (
// Equation(s):
// \slow|count[22]~77_combout  = (\slow|count [22] & (\slow|count[21]~76  $ (GND))) # (!\slow|count [22] & (!\slow|count[21]~76  & VCC))
// \slow|count[22]~78  = CARRY((\slow|count [22] & !\slow|count[21]~76 ))

	.dataa(\slow|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[21]~76 ),
	.combout(\slow|count[22]~77_combout ),
	.cout(\slow|count[22]~78 ));
// synopsys translate_off
defparam \slow|count[22]~77 .lut_mask = 16'hA50A;
defparam \slow|count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N13
dffeas \slow|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[22] .is_wysiwyg = "true";
defparam \slow|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N14
cycloneive_lcell_comb \slow|count[23]~79 (
// Equation(s):
// \slow|count[23]~79_combout  = (\slow|count [23] & (!\slow|count[22]~78 )) # (!\slow|count [23] & ((\slow|count[22]~78 ) # (GND)))
// \slow|count[23]~80  = CARRY((!\slow|count[22]~78 ) # (!\slow|count [23]))

	.dataa(gnd),
	.datab(\slow|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[22]~78 ),
	.combout(\slow|count[23]~79_combout ),
	.cout(\slow|count[23]~80 ));
// synopsys translate_off
defparam \slow|count[23]~79 .lut_mask = 16'h3C3F;
defparam \slow|count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N15
dffeas \slow|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[23] .is_wysiwyg = "true";
defparam \slow|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N16
cycloneive_lcell_comb \slow|count[24]~81 (
// Equation(s):
// \slow|count[24]~81_combout  = (\slow|count [24] & (\slow|count[23]~80  $ (GND))) # (!\slow|count [24] & (!\slow|count[23]~80  & VCC))
// \slow|count[24]~82  = CARRY((\slow|count [24] & !\slow|count[23]~80 ))

	.dataa(gnd),
	.datab(\slow|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[23]~80 ),
	.combout(\slow|count[24]~81_combout ),
	.cout(\slow|count[24]~82 ));
// synopsys translate_off
defparam \slow|count[24]~81 .lut_mask = 16'hC30C;
defparam \slow|count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N17
dffeas \slow|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[24] .is_wysiwyg = "true";
defparam \slow|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
cycloneive_lcell_comb \slow|count[25]~83 (
// Equation(s):
// \slow|count[25]~83_combout  = (\slow|count [25] & (!\slow|count[24]~82 )) # (!\slow|count [25] & ((\slow|count[24]~82 ) # (GND)))
// \slow|count[25]~84  = CARRY((!\slow|count[24]~82 ) # (!\slow|count [25]))

	.dataa(gnd),
	.datab(\slow|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[24]~82 ),
	.combout(\slow|count[25]~83_combout ),
	.cout(\slow|count[25]~84 ));
// synopsys translate_off
defparam \slow|count[25]~83 .lut_mask = 16'h3C3F;
defparam \slow|count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N19
dffeas \slow|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[25] .is_wysiwyg = "true";
defparam \slow|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N20
cycloneive_lcell_comb \slow|count[26]~85 (
// Equation(s):
// \slow|count[26]~85_combout  = (\slow|count [26] & (\slow|count[25]~84  $ (GND))) # (!\slow|count [26] & (!\slow|count[25]~84  & VCC))
// \slow|count[26]~86  = CARRY((\slow|count [26] & !\slow|count[25]~84 ))

	.dataa(gnd),
	.datab(\slow|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[25]~84 ),
	.combout(\slow|count[26]~85_combout ),
	.cout(\slow|count[26]~86 ));
// synopsys translate_off
defparam \slow|count[26]~85 .lut_mask = 16'hC30C;
defparam \slow|count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N21
dffeas \slow|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[26] .is_wysiwyg = "true";
defparam \slow|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N22
cycloneive_lcell_comb \slow|count[27]~87 (
// Equation(s):
// \slow|count[27]~87_combout  = (\slow|count [27] & (!\slow|count[26]~86 )) # (!\slow|count [27] & ((\slow|count[26]~86 ) # (GND)))
// \slow|count[27]~88  = CARRY((!\slow|count[26]~86 ) # (!\slow|count [27]))

	.dataa(\slow|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[26]~86 ),
	.combout(\slow|count[27]~87_combout ),
	.cout(\slow|count[27]~88 ));
// synopsys translate_off
defparam \slow|count[27]~87 .lut_mask = 16'h5A5F;
defparam \slow|count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N23
dffeas \slow|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[27] .is_wysiwyg = "true";
defparam \slow|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneive_lcell_comb \slow|Equal0~8 (
// Equation(s):
// \slow|Equal0~8_combout  = (\slow|count [24]) # ((\slow|count [26]) # ((\slow|count [25]) # (\slow|count [27])))

	.dataa(\slow|count [24]),
	.datab(\slow|count [26]),
	.datac(\slow|count [25]),
	.datad(\slow|count [27]),
	.cin(gnd),
	.combout(\slow|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~8 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
cycloneive_lcell_comb \slow|count[28]~89 (
// Equation(s):
// \slow|count[28]~89_combout  = (\slow|count [28] & (\slow|count[27]~88  $ (GND))) # (!\slow|count [28] & (!\slow|count[27]~88  & VCC))
// \slow|count[28]~90  = CARRY((\slow|count [28] & !\slow|count[27]~88 ))

	.dataa(gnd),
	.datab(\slow|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[27]~88 ),
	.combout(\slow|count[28]~89_combout ),
	.cout(\slow|count[28]~90 ));
// synopsys translate_off
defparam \slow|count[28]~89 .lut_mask = 16'hC30C;
defparam \slow|count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N25
dffeas \slow|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[28] .is_wysiwyg = "true";
defparam \slow|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N26
cycloneive_lcell_comb \slow|count[29]~91 (
// Equation(s):
// \slow|count[29]~91_combout  = (\slow|count [29] & (!\slow|count[28]~90 )) # (!\slow|count [29] & ((\slow|count[28]~90 ) # (GND)))
// \slow|count[29]~92  = CARRY((!\slow|count[28]~90 ) # (!\slow|count [29]))

	.dataa(\slow|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[28]~90 ),
	.combout(\slow|count[29]~91_combout ),
	.cout(\slow|count[29]~92 ));
// synopsys translate_off
defparam \slow|count[29]~91 .lut_mask = 16'h5A5F;
defparam \slow|count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N27
dffeas \slow|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[29] .is_wysiwyg = "true";
defparam \slow|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N28
cycloneive_lcell_comb \slow|count[30]~93 (
// Equation(s):
// \slow|count[30]~93_combout  = (\slow|count [30] & (\slow|count[29]~92  $ (GND))) # (!\slow|count [30] & (!\slow|count[29]~92  & VCC))
// \slow|count[30]~94  = CARRY((\slow|count [30] & !\slow|count[29]~92 ))

	.dataa(gnd),
	.datab(\slow|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[29]~92 ),
	.combout(\slow|count[30]~93_combout ),
	.cout(\slow|count[30]~94 ));
// synopsys translate_off
defparam \slow|count[30]~93 .lut_mask = 16'hC30C;
defparam \slow|count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N29
dffeas \slow|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[30] .is_wysiwyg = "true";
defparam \slow|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N30
cycloneive_lcell_comb \slow|count[31]~95 (
// Equation(s):
// \slow|count[31]~95_combout  = \slow|count [31] $ (\slow|count[30]~94 )

	.dataa(\slow|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slow|count[30]~94 ),
	.combout(\slow|count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \slow|count[31]~95 .lut_mask = 16'h5A5A;
defparam \slow|count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N31
dffeas \slow|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[16]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[31] .is_wysiwyg = "true";
defparam \slow|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneive_lcell_comb \slow|Equal0~9 (
// Equation(s):
// \slow|Equal0~9_combout  = (\slow|count [29]) # ((\slow|count [28]) # ((\slow|count [30]) # (\slow|count [31])))

	.dataa(\slow|count [29]),
	.datab(\slow|count [28]),
	.datac(\slow|count [30]),
	.datad(\slow|count [31]),
	.cin(gnd),
	.combout(\slow|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~9 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneive_lcell_comb \slow|Equal0~6 (
// Equation(s):
// \slow|Equal0~6_combout  = (\slow|count [21]) # ((\slow|count [23]) # ((\slow|count [20]) # (\slow|count [22])))

	.dataa(\slow|count [21]),
	.datab(\slow|count [23]),
	.datac(\slow|count [20]),
	.datad(\slow|count [22]),
	.cin(gnd),
	.combout(\slow|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~6 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneive_lcell_comb \slow|Equal0~5 (
// Equation(s):
// \slow|Equal0~5_combout  = (\slow|count [16]) # ((\slow|count [18]) # ((\slow|count [17]) # (\slow|count [19])))

	.dataa(\slow|count [16]),
	.datab(\slow|count [18]),
	.datac(\slow|count [17]),
	.datad(\slow|count [19]),
	.cin(gnd),
	.combout(\slow|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~5 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneive_lcell_comb \slow|Equal0~7 (
// Equation(s):
// \slow|Equal0~7_combout  = (\slow|Equal0~6_combout ) # (\slow|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slow|Equal0~6_combout ),
	.datad(\slow|Equal0~5_combout ),
	.cin(gnd),
	.combout(\slow|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~7 .lut_mask = 16'hFFF0;
defparam \slow|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneive_lcell_comb \slow|Equal0~2 (
// Equation(s):
// \slow|Equal0~2_combout  = (\slow|count [10]) # ((\slow|count [9]) # ((\slow|count [8]) # (\slow|count [11])))

	.dataa(\slow|count [10]),
	.datab(\slow|count [9]),
	.datac(\slow|count [8]),
	.datad(\slow|count [11]),
	.cin(gnd),
	.combout(\slow|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~2 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
cycloneive_lcell_comb \slow|Equal0~1 (
// Equation(s):
// \slow|Equal0~1_combout  = (\slow|count [7]) # ((\slow|count [6]) # ((\slow|count [4]) # (\slow|count [5])))

	.dataa(\slow|count [7]),
	.datab(\slow|count [6]),
	.datac(\slow|count [4]),
	.datad(\slow|count [5]),
	.cin(gnd),
	.combout(\slow|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~1 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
cycloneive_lcell_comb \slow|Equal0~3 (
// Equation(s):
// \slow|Equal0~3_combout  = (\slow|count [12]) # ((\slow|count [14]) # ((\slow|count [13]) # (\slow|count [15])))

	.dataa(\slow|count [12]),
	.datab(\slow|count [14]),
	.datac(\slow|count [13]),
	.datad(\slow|count [15]),
	.cin(gnd),
	.combout(\slow|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~3 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneive_lcell_comb \slow|Equal0~0 (
// Equation(s):
// \slow|Equal0~0_combout  = (\slow|count [3]) # (((\slow|count [0]) # (!\slow|count [1])) # (!\slow|count [2]))

	.dataa(\slow|count [3]),
	.datab(\slow|count [2]),
	.datac(\slow|count [0]),
	.datad(\slow|count [1]),
	.cin(gnd),
	.combout(\slow|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~0 .lut_mask = 16'hFBFF;
defparam \slow|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneive_lcell_comb \slow|Equal0~4 (
// Equation(s):
// \slow|Equal0~4_combout  = (\slow|Equal0~2_combout ) # ((\slow|Equal0~1_combout ) # ((\slow|Equal0~3_combout ) # (\slow|Equal0~0_combout )))

	.dataa(\slow|Equal0~2_combout ),
	.datab(\slow|Equal0~1_combout ),
	.datac(\slow|Equal0~3_combout ),
	.datad(\slow|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slow|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~4 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneive_lcell_comb \slow|Equal0~10 (
// Equation(s):
// \slow|Equal0~10_combout  = (\slow|Equal0~8_combout ) # ((\slow|Equal0~9_combout ) # ((\slow|Equal0~7_combout ) # (\slow|Equal0~4_combout )))

	.dataa(\slow|Equal0~8_combout ),
	.datab(\slow|Equal0~9_combout ),
	.datac(\slow|Equal0~7_combout ),
	.datad(\slow|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slow|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~10 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
cycloneive_lcell_comb \slow|div_clk~0 (
// Equation(s):
// \slow|div_clk~0_combout  = \slow|div_clk~q  $ (!\slow|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slow|div_clk~q ),
	.datad(\slow|Equal0~10_combout ),
	.cin(gnd),
	.combout(\slow|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \slow|div_clk~0 .lut_mask = 16'hF00F;
defparam \slow|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N7
dffeas \slow|div_clk (
	.clk(\clk~input_o ),
	.d(\slow|div_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slow|div_clk .is_wysiwyg = "true";
defparam \slow|div_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \mcpu|qtdl|clk_choose (
// Equation(s):
// \mcpu|qtdl|clk_choose~combout  = LCELL((\SW_choose~input_o  & (\quick|div_clk~q )) # (!\SW_choose~input_o  & ((\slow|div_clk~q ))))

	.dataa(\SW_choose~input_o ),
	.datab(gnd),
	.datac(\quick|div_clk~q ),
	.datad(\slow|div_clk~q ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clk_choose~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clk_choose .lut_mask = 16'hF5A0;
defparam \mcpu|qtdl|clk_choose .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \mcpu|qtdl|clk_choose~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mcpu|qtdl|clk_choose~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mcpu|qtdl|clk_choose~clkctrl_outclk ));
// synopsys translate_off
defparam \mcpu|qtdl|clk_choose~clkctrl .clock_type = "global clock";
defparam \mcpu|qtdl|clk_choose~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \mcpu|mdr|dout[7]~feeder (
// Equation(s):
// \mcpu|mdr|dout[7]~feeder_combout  = \mcpu|dbus[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|dbus[7]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mdr|dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mdr|dout[7]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mdr|dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \mcpu|mcontrol|t5~0 (
// Equation(s):
// \mcpu|mcontrol|t5~0_combout  = (\mcpu|mcontrol|r0load~3_combout  & (!\mcpu|mcontrol|clr~1_combout  & (\mcpu|mcontrol|t4~q  & !\mcpu|mcontrol|clr~0_combout )))

	.dataa(\mcpu|mcontrol|r0load~3_combout ),
	.datab(\mcpu|mcontrol|clr~1_combout ),
	.datac(\mcpu|mcontrol|t4~q ),
	.datad(\mcpu|mcontrol|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t5~0 .lut_mask = 16'h0020;
defparam \mcpu|mcontrol|t5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \SW2~input (
	.i(SW2),
	.ibar(gnd),
	.o(\SW2~input_o ));
// synopsys translate_off
defparam \SW2~input .bus_hold = "false";
defparam \SW2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cycloneive_io_ibuf \SW1~input (
	.i(SW1),
	.ibar(gnd),
	.o(\SW1~input_o ));
// synopsys translate_off
defparam \SW1~input .bus_hold = "false";
defparam \SW1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneive_lcell_comb \mcpu|mcontrol|reset (
// Equation(s):
// \mcpu|mcontrol|reset~combout  = ((!\SW1~input_o ) # (!\rst~input_o )) # (!\SW2~input_o )

	.dataa(\SW2~input_o ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SW1~input_o ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|reset~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|reset .lut_mask = 16'h5FFF;
defparam \mcpu|mcontrol|reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \mcpu|mcontrol|reset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mcpu|mcontrol|reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mcpu|mcontrol|reset~clkctrl_outclk ));
// synopsys translate_off
defparam \mcpu|mcontrol|reset~clkctrl .clock_type = "global clock";
defparam \mcpu|mcontrol|reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \mcpu|mcontrol|t5 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|t5~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t5 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \mcpu|mcontrol|clr~0 (
// Equation(s):
// \mcpu|mcontrol|clr~0_combout  = (!\mcpu|mcontrol|trload~0_combout  & \mcpu|mcontrol|t5~q )

	.dataa(gnd),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mcontrol|clr~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|clr~0 .lut_mask = 16'h3030;
defparam \mcpu|mcontrol|clr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \mcpu|mcontrol|t1~0 (
// Equation(s):
// \mcpu|mcontrol|t1~0_combout  = (!\mcpu|mcontrol|t0~q  & (!\mcpu|mcontrol|clr~0_combout  & (\mcpu|mcontrol|r0load~3_combout  & !\mcpu|mcontrol|clr~1_combout )))

	.dataa(\mcpu|mcontrol|t0~q ),
	.datab(\mcpu|mcontrol|clr~0_combout ),
	.datac(\mcpu|mcontrol|r0load~3_combout ),
	.datad(\mcpu|mcontrol|clr~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t1~0 .lut_mask = 16'h0010;
defparam \mcpu|mcontrol|t1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \mcpu|mcontrol|t1 (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|t1~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t1 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \mcpu|mcontrol|t2~0 (
// Equation(s):
// \mcpu|mcontrol|t2~0_combout  = (\mcpu|mcontrol|r0load~3_combout  & (!\mcpu|mcontrol|clr~1_combout  & (\mcpu|mcontrol|t1~q  & !\mcpu|mcontrol|clr~0_combout )))

	.dataa(\mcpu|mcontrol|r0load~3_combout ),
	.datab(\mcpu|mcontrol|clr~1_combout ),
	.datac(\mcpu|mcontrol|t1~q ),
	.datad(\mcpu|mcontrol|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t2~0 .lut_mask = 16'h0020;
defparam \mcpu|mcontrol|t2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \mcpu|mcontrol|t2 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|t2~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t2 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \mcpu|mcontrol|t3~0 (
// Equation(s):
// \mcpu|mcontrol|t3~0_combout  = (!\mcpu|mcontrol|clr~1_combout  & (!\mcpu|mcontrol|clr~0_combout  & (\mcpu|mcontrol|r0load~3_combout  & \mcpu|mcontrol|t2~q )))

	.dataa(\mcpu|mcontrol|clr~1_combout ),
	.datab(\mcpu|mcontrol|clr~0_combout ),
	.datac(\mcpu|mcontrol|r0load~3_combout ),
	.datad(\mcpu|mcontrol|t2~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t3~0 .lut_mask = 16'h1000;
defparam \mcpu|mcontrol|t3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \mcpu|mcontrol|t3 (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|t3~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t3 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneive_lcell_comb \mcpu|mcontrol|pcinc~0 (
// Equation(s):
// \mcpu|mcontrol|pcinc~0_combout  = (!\mcpu|mcontrol|t4~q  & !\mcpu|mcontrol|t3~q )

	.dataa(\mcpu|mcontrol|t4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mcontrol|t3~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|pcinc~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|pcinc~0 .lut_mask = 16'h0055;
defparam \mcpu|mcontrol|pcinc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \mcpu|mcontrol|t6~2 (
// Equation(s):
// \mcpu|mcontrol|t6~2_combout  = (\mcpu|mcontrol|t5~q  & (!\mcpu|mcontrol|clr~1_combout  & (\mcpu|mcontrol|trload~0_combout  & \mcpu|mcontrol|r0load~3_combout )))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|clr~1_combout ),
	.datac(\mcpu|mcontrol|trload~0_combout ),
	.datad(\mcpu|mcontrol|r0load~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t6~2 .lut_mask = 16'h2000;
defparam \mcpu|mcontrol|t6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \mcpu|mcontrol|t6 (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|t6~2_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t6 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \mcpu|mcontrol|drload~0 (
// Equation(s):
// \mcpu|mcontrol|drload~0_combout  = (\mcpu|mcontrol|t1~q ) # ((\mcpu|mcontrol|ilad~q  & \mcpu|mcontrol|t6~q ))

	.dataa(\mcpu|mcontrol|ilad~q ),
	.datab(gnd),
	.datac(\mcpu|mcontrol|t1~q ),
	.datad(\mcpu|mcontrol|t6~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|drload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|drload~0 .lut_mask = 16'hFAF0;
defparam \mcpu|mcontrol|drload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \mcpu|mcontrol|drload~1 (
// Equation(s):
// \mcpu|mcontrol|drload~1_combout  = (\mcpu|mcontrol|drload~0_combout ) # ((!\mcpu|mcontrol|pcinc~0_combout  & ((\mcpu|mcontrol|ilad~q ) # (!\mcpu|mcontrol|trload~0_combout ))))

	.dataa(\mcpu|mcontrol|ilad~q ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|pcinc~0_combout ),
	.datad(\mcpu|mcontrol|drload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|drload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|drload~1 .lut_mask = 16'hFF0B;
defparam \mcpu|mcontrol|drload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \mcpu|mdr|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mdr|dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \mcpu|mir|dout[7]~feeder (
// Equation(s):
// \mcpu|mir|dout[7]~feeder_combout  = \mcpu|mdr|dout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mdr|dout [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mir|dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[7]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mir|dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \mcpu|mir|dout[7] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \mcpu|mcontrol|Decoder1~0 (
// Equation(s):
// \mcpu|mcontrol|Decoder1~0_combout  = (\mcpu|mir|dout [6] & !\mcpu|mir|dout [7])

	.dataa(\mcpu|mir|dout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder1~0 .lut_mask = 16'h00AA;
defparam \mcpu|mcontrol|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \mcpu|mcontrol|alus[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|alus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|alus[2] .is_wysiwyg = "true";
defparam \mcpu|mcontrol|alus[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N25
dffeas \mcpu|mcontrol|alus[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mir|dout [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|alus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|alus[1] .is_wysiwyg = "true";
defparam \mcpu|mcontrol|alus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneive_lcell_comb \mcpu|malu|Mux1~1 (
// Equation(s):
// \mcpu|malu|Mux1~1_combout  = (\mcpu|mcontrol|alus [2] & !\mcpu|mcontrol|alus [1])

	.dataa(gnd),
	.datab(\mcpu|mcontrol|alus [2]),
	.datac(gnd),
	.datad(\mcpu|mcontrol|alus [1]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~1 .lut_mask = 16'h00CC;
defparam \mcpu|malu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~6 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~6_combout  = (\mcpu|mir|dout [4] & (!\mcpu|mir|dout [6] & (\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~6 .lut_mask = 16'h0020;
defparam \mcpu|mcontrol|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~8 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~8_combout  = (\mcpu|mir|dout [4] & (\mcpu|mir|dout [6] & (!\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~8 .lut_mask = 16'h0008;
defparam \mcpu|mcontrol|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \mcpu|mcontrol|ixor (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~8_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ixor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ixor .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ixor .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \mcpu|mcontrol|r1load (
// Equation(s):
// \mcpu|mcontrol|r1load~combout  = (\mcpu|mcontrol|t3~q  & \mcpu|mcontrol|imvr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontrol|t3~q ),
	.datad(\mcpu|mcontrol|imvr~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|r1load~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|r1load .lut_mask = 16'hF000;
defparam \mcpu|mcontrol|r1load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \mcpu|mr1|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[3]~23_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \mcpu|dbus[3]~21 (
// Equation(s):
// \mcpu|dbus[3]~21_combout  = ((\mcpu|mr1|dout [3]) # ((!\mcpu|mcontrol|ixor~q  & \mcpu|mcontrol|r1bus~0_combout ))) # (!\mcpu|mcontrol|t4~q )

	.dataa(\mcpu|mcontrol|ixor~q ),
	.datab(\mcpu|mcontrol|t4~q ),
	.datac(\mcpu|mr1|dout [3]),
	.datad(\mcpu|mcontrol|r1bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~21 .lut_mask = 16'hF7F3;
defparam \mcpu|dbus[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneive_lcell_comb \mm|data_out[0]~9 (
// Equation(s):
// \mm|data_out[0]~9_combout  = (\SW1~input_o  & (\mcpu|mcontrol|drload~1_combout  & \SW2~input_o ))

	.dataa(\SW1~input_o ),
	.datab(\mcpu|mcontrol|drload~1_combout ),
	.datac(gnd),
	.datad(\SW2~input_o ),
	.cin(gnd),
	.combout(\mm|data_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out[0]~9 .lut_mask = 16'h8800;
defparam \mm|data_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \mcpu|mr1|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[2]~17_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \mcpu|dbus[2]~15 (
// Equation(s):
// \mcpu|dbus[2]~15_combout  = ((\mcpu|mr1|dout [2]) # ((!\mcpu|mcontrol|ixor~q  & \mcpu|mcontrol|r1bus~0_combout ))) # (!\mcpu|mcontrol|t4~q )

	.dataa(\mcpu|mcontrol|ixor~q ),
	.datab(\mcpu|mcontrol|t4~q ),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mcontrol|r1bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~15 .lut_mask = 16'hF7F3;
defparam \mcpu|dbus[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~10 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~10_combout  = (!\mcpu|mir|dout [4] & (\mcpu|mir|dout [6] & (\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~10 .lut_mask = 16'h0040;
defparam \mcpu|mcontrol|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \mcpu|mcontrol|iinc (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|iinc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|iinc .is_wysiwyg = "true";
defparam \mcpu|mcontrol|iinc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~11 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~11_combout  = (\mcpu|mir|dout [4] & (\mcpu|mir|dout [6] & (\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~11 .lut_mask = 16'h0080;
defparam \mcpu|mcontrol|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \mcpu|mcontrol|inot (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mcontrol|Decoder0~11_combout ),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|inot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|inot .is_wysiwyg = "true";
defparam \mcpu|mcontrol|inot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~12 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~12_combout  = (\mcpu|mir|dout [4] & (!\mcpu|mir|dout [6] & (!\mcpu|mir|dout [5] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~12 .lut_mask = 16'h0200;
defparam \mcpu|mcontrol|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \mcpu|mcontrol|ishr (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ishr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ishr .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ishr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \mcpu|mcontrol|xload~0 (
// Equation(s):
// \mcpu|mcontrol|xload~0_combout  = (\mcpu|mcontrol|iinc~q ) # ((\mcpu|mcontrol|inot~q ) # (\mcpu|mcontrol|ishr~q ))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|iinc~q ),
	.datac(\mcpu|mcontrol|inot~q ),
	.datad(\mcpu|mcontrol|ishr~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|xload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|xload~0 .lut_mask = 16'hFFFC;
defparam \mcpu|mcontrol|xload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \mcpu|mcontrol|xload (
// Equation(s):
// \mcpu|mcontrol|xload~combout  = (\mcpu|mcontrol|xload~0_combout ) # ((\mcpu|mcontrol|ixor~q ) # (!\mcpu|mcontrol|r1bus~0_combout ))

	.dataa(\mcpu|mcontrol|xload~0_combout ),
	.datab(gnd),
	.datac(\mcpu|mcontrol|ixor~q ),
	.datad(\mcpu|mcontrol|r1bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|xload~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|xload .lut_mask = 16'hFAFF;
defparam \mcpu|mcontrol|xload .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \mcpu|mcontrol|r0bus~0 (
// Equation(s):
// \mcpu|mcontrol|r0bus~0_combout  = (\mcpu|mcontrol|t3~q  & ((\mcpu|mcontrol|imvr~q ) # (\mcpu|mcontrol|xload~combout )))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|imvr~q ),
	.datac(\mcpu|mcontrol|t3~q ),
	.datad(\mcpu|mcontrol|xload~combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|r0bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|r0bus~0 .lut_mask = 16'hF0C0;
defparam \mcpu|mcontrol|r0bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \mcpu|mcontrol|Mux0~0 (
// Equation(s):
// \mcpu|mcontrol|Mux0~0_combout  = \mcpu|mir|dout [6] $ (\mcpu|mir|dout [4])

	.dataa(\mcpu|mir|dout [6]),
	.datab(gnd),
	.datac(\mcpu|mir|dout [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Mux0~0 .lut_mask = 16'h5A5A;
defparam \mcpu|mcontrol|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \mcpu|mcontrol|alus[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mcpu|mir|dout [7]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|alus [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|alus[3] .is_wysiwyg = "true";
defparam \mcpu|mcontrol|alus[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N27
dffeas \mcpu|mcontrol|alus[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mir|dout [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|alus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|alus[0] .is_wysiwyg = "true";
defparam \mcpu|mcontrol|alus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneive_lcell_comb \mcpu|malu|Mux1~0 (
// Equation(s):
// \mcpu|malu|Mux1~0_combout  = (\mcpu|mcontrol|alus [3] & (!\mcpu|mcontrol|alus [1] & (\mcpu|mcontrol|alus [0] $ (!\mcpu|mcontrol|alus [2])))) # (!\mcpu|mcontrol|alus [3] & (\mcpu|mcontrol|alus [1] $ ((\mcpu|mcontrol|alus [0]))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(\mcpu|mcontrol|alus [0]),
	.datad(\mcpu|mcontrol|alus [2]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~0 .lut_mask = 16'h3416;
defparam \mcpu|malu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \mcpu|mdr|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[0]~49_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \mcpu|mcontrol|trload~1 (
// Equation(s):
// \mcpu|mcontrol|trload~1_combout  = (\mcpu|mcontrol|t4~q  & ((\mcpu|mcontrol|ilad~q ) # (!\mcpu|mcontrol|trload~0_combout )))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t4~q ),
	.datad(\mcpu|mcontrol|ilad~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|trload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|trload~1 .lut_mask = 16'hF030;
defparam \mcpu|mcontrol|trload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \mcpu|mtr|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneive_lcell_comb \mcpu|dbus[0]~0 (
// Equation(s):
// \mcpu|dbus[0]~0_combout  = (\mcpu|mtr|dout [0]) # (((!\mcpu|mcontrol|ilad~q  & \mcpu|mcontrol|trload~0_combout )) # (!\mcpu|mcontrol|t5~q ))

	.dataa(\mcpu|mtr|dout [0]),
	.datab(\mcpu|mcontrol|ilad~q ),
	.datac(\mcpu|mcontrol|trload~0_combout ),
	.datad(\mcpu|mcontrol|t5~q ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~0 .lut_mask = 16'hBAFF;
defparam \mcpu|dbus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \mcpu|dbus[0]~48 (
// Equation(s):
// \mcpu|dbus[0]~48_combout  = ((\mcpu|mr0|dout [0]) # ((!\mcpu|mcontrol|imvr~q  & !\mcpu|mcontrol|xload~combout ))) # (!\mcpu|mcontrol|t3~q )

	.dataa(\mcpu|mcontrol|t3~q ),
	.datab(\mcpu|mr0|dout [0]),
	.datac(\mcpu|mcontrol|imvr~q ),
	.datad(\mcpu|mcontrol|xload~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~48 .lut_mask = 16'hDDDF;
defparam \mcpu|dbus[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \mcpu|mr1|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[0]~49_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \mcpu|dbus[0]~2 (
// Equation(s):
// \mcpu|dbus[0]~2_combout  = ((\mcpu|mr1|dout [0]) # ((!\mcpu|mcontrol|ixor~q  & \mcpu|mcontrol|r1bus~0_combout ))) # (!\mcpu|mcontrol|t4~q )

	.dataa(\mcpu|mcontrol|ixor~q ),
	.datab(\mcpu|mcontrol|t4~q ),
	.datac(\mcpu|mr1|dout [0]),
	.datad(\mcpu|mcontrol|r1bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~2 .lut_mask = 16'hF7F3;
defparam \mcpu|dbus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \mcpu|dbus[0]~1 (
// Equation(s):
// \mcpu|dbus[0]~1_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [0] & ((\mcpu|mdr|dout [0]) # (!\mcpu|mcontrol|drlbus~combout )))) # (!\mcpu|mcontrol|pcbus~combout  & (((\mcpu|mdr|dout [0]) # (!\mcpu|mcontrol|drlbus~combout ))))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [0]),
	.datac(\mcpu|mdr|dout [0]),
	.datad(\mcpu|mcontrol|drlbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~1 .lut_mask = 16'hD0DD;
defparam \mcpu|dbus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneive_lcell_comb \mcpu|dbus[0]~3 (
// Equation(s):
// \mcpu|dbus[0]~3_combout  = (\mcpu|dbus[0]~2_combout  & (\mcpu|dbus[0]~1_combout  & ((\mm|data_out~8_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mcpu|dbus[0]~2_combout ),
	.datab(\mm|data_out[0]~9_combout ),
	.datac(\mcpu|dbus[0]~1_combout ),
	.datad(\mm|data_out~8_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~3 .lut_mask = 16'hA020;
defparam \mcpu|dbus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \mcpu|dbus[0]~49 (
// Equation(s):
// \mcpu|dbus[0]~49_combout  = ((\mcpu|dbus[0]~0_combout  & (\mcpu|dbus[0]~48_combout  & \mcpu|dbus[0]~3_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[0]~0_combout ),
	.datab(\mcpu|dbus[0]~6_combout ),
	.datac(\mcpu|dbus[0]~48_combout ),
	.datad(\mcpu|dbus[0]~3_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~49 .lut_mask = 16'hB333;
defparam \mcpu|dbus[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \mcpu|mx|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[0]~49_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \mcpu|malu|dout~1 (
// Equation(s):
// \mcpu|malu|dout~1_combout  = \mcpu|mx|dout [0] $ (((\mcpu|dbus[0]~4_combout ) # (!\mcpu|dbus[0]~6_combout )))

	.dataa(gnd),
	.datab(\mcpu|dbus[0]~6_combout ),
	.datac(\mcpu|dbus[0]~4_combout ),
	.datad(\mcpu|mx|dout [0]),
	.cin(gnd),
	.combout(\mcpu|malu|dout~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|dout~1 .lut_mask = 16'h0CF3;
defparam \mcpu|malu|dout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneive_lcell_comb \mcpu|malu|Add0~6 (
// Equation(s):
// \mcpu|malu|Add0~6_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[1]~12_combout ))))

	.dataa(\mcpu|mcontrol|alus [2]),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(\mcpu|mcontrol|alus [3]),
	.datad(\mcpu|dbus[1]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~6 .lut_mask = 16'hF1F4;
defparam \mcpu|malu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \mcpu|malu|Add0~0 (
// Equation(s):
// \mcpu|malu|Add0~0_combout  = (!\mcpu|mcontrol|alus [3] & !\mcpu|mcontrol|alus [2])

	.dataa(gnd),
	.datab(\mcpu|mcontrol|alus [3]),
	.datac(gnd),
	.datad(\mcpu|mcontrol|alus [2]),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~0 .lut_mask = 16'h0033;
defparam \mcpu|malu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneive_lcell_comb \mcpu|malu|Add0~1 (
// Equation(s):
// \mcpu|malu|Add0~1_combout  = (\mcpu|mcontrol|alus [1] $ (((\mcpu|dbus[0]~4_combout ) # (!\mcpu|dbus[0]~6_combout )))) # (!\mcpu|malu|Add0~0_combout )

	.dataa(\mcpu|dbus[0]~6_combout ),
	.datab(\mcpu|malu|Add0~0_combout ),
	.datac(\mcpu|mcontrol|alus [1]),
	.datad(\mcpu|dbus[0]~4_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~1 .lut_mask = 16'h3FB7;
defparam \mcpu|malu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneive_lcell_comb \mcpu|malu|Add0~3 (
// Equation(s):
// \mcpu|malu|Add0~3_cout  = CARRY((!\mcpu|mcontrol|alus [2] & \mcpu|mcontrol|alus [1]))

	.dataa(\mcpu|mcontrol|alus [2]),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mcpu|malu|Add0~3_cout ));
// synopsys translate_off
defparam \mcpu|malu|Add0~3 .lut_mask = 16'h0044;
defparam \mcpu|malu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneive_lcell_comb \mcpu|malu|Add0~4 (
// Equation(s):
// \mcpu|malu|Add0~4_combout  = (\mcpu|mx|dout [0] & ((\mcpu|malu|Add0~1_combout  & (\mcpu|malu|Add0~3_cout  & VCC)) # (!\mcpu|malu|Add0~1_combout  & (!\mcpu|malu|Add0~3_cout )))) # (!\mcpu|mx|dout [0] & ((\mcpu|malu|Add0~1_combout  & 
// (!\mcpu|malu|Add0~3_cout )) # (!\mcpu|malu|Add0~1_combout  & ((\mcpu|malu|Add0~3_cout ) # (GND)))))
// \mcpu|malu|Add0~5  = CARRY((\mcpu|mx|dout [0] & (!\mcpu|malu|Add0~1_combout  & !\mcpu|malu|Add0~3_cout )) # (!\mcpu|mx|dout [0] & ((!\mcpu|malu|Add0~3_cout ) # (!\mcpu|malu|Add0~1_combout ))))

	.dataa(\mcpu|mx|dout [0]),
	.datab(\mcpu|malu|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~3_cout ),
	.combout(\mcpu|malu|Add0~4_combout ),
	.cout(\mcpu|malu|Add0~5 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~4 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneive_lcell_comb \mcpu|malu|Add0~7 (
// Equation(s):
// \mcpu|malu|Add0~7_combout  = ((\mcpu|malu|Add0~6_combout  $ (\mcpu|mx|dout [1] $ (!\mcpu|malu|Add0~5 )))) # (GND)
// \mcpu|malu|Add0~8  = CARRY((\mcpu|malu|Add0~6_combout  & ((\mcpu|mx|dout [1]) # (!\mcpu|malu|Add0~5 ))) # (!\mcpu|malu|Add0~6_combout  & (\mcpu|mx|dout [1] & !\mcpu|malu|Add0~5 )))

	.dataa(\mcpu|malu|Add0~6_combout ),
	.datab(\mcpu|mx|dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~5 ),
	.combout(\mcpu|malu|Add0~7_combout ),
	.cout(\mcpu|malu|Add0~8 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~7 .lut_mask = 16'h698E;
defparam \mcpu|malu|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \mcpu|malu|Mux1~3 (
// Equation(s):
// \mcpu|malu|Mux1~3_combout  = (\mcpu|mcontrol|alus [3]) # (!\mcpu|mcontrol|alus [1])

	.dataa(gnd),
	.datab(\mcpu|mcontrol|alus [3]),
	.datac(\mcpu|mcontrol|alus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~3 .lut_mask = 16'hCFCF;
defparam \mcpu|malu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \mcpu|mx|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneive_lcell_comb \mcpu|malu|Mux1~2 (
// Equation(s):
// \mcpu|malu|Mux1~2_combout  = (\mcpu|mcontrol|alus [1] & ((\mcpu|mcontrol|alus [3]) # (\mcpu|mcontrol|alus [2])))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(\mcpu|mcontrol|alus [3]),
	.datad(\mcpu|mcontrol|alus [2]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~2 .lut_mask = 16'hCCC0;
defparam \mcpu|malu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneive_lcell_comb \mcpu|malu|Mux6~0 (
// Equation(s):
// \mcpu|malu|Mux6~0_combout  = (\mcpu|mcontrol|alus [3] & ((\mcpu|malu|Mux1~2_combout  & ((\mcpu|dbus[1]~12_combout ))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [2])))) # (!\mcpu|mcontrol|alus [3] & (((\mcpu|malu|Mux1~2_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mx|dout [2]),
	.datac(\mcpu|malu|Mux1~2_combout ),
	.datad(\mcpu|dbus[1]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux6~0 .lut_mask = 16'hF858;
defparam \mcpu|malu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
cycloneive_lcell_comb \mcpu|malu|Mux6~1 (
// Equation(s):
// \mcpu|malu|Mux6~1_combout  = (\mcpu|mx|dout [1] & ((\mcpu|malu|Mux1~3_combout  & (\mcpu|malu|Mux6~0_combout )) # (!\mcpu|malu|Mux1~3_combout  & (!\mcpu|malu|Mux6~0_combout  & \mcpu|dbus[1]~12_combout )))) # (!\mcpu|mx|dout [1] & 
// (((\mcpu|malu|Mux6~0_combout ))))

	.dataa(\mcpu|mx|dout [1]),
	.datab(\mcpu|malu|Mux1~3_combout ),
	.datac(\mcpu|malu|Mux6~0_combout ),
	.datad(\mcpu|dbus[1]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux6~1 .lut_mask = 16'hD2D0;
defparam \mcpu|malu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneive_lcell_comb \mcpu|malu|Mux6~2 (
// Equation(s):
// \mcpu|malu|Mux6~2_combout  = (\mcpu|malu|Mux1~0_combout  & ((\mcpu|malu|Mux1~1_combout ) # ((\mcpu|malu|Add0~7_combout )))) # (!\mcpu|malu|Mux1~0_combout  & (!\mcpu|malu|Mux1~1_combout  & ((\mcpu|malu|Mux6~1_combout ))))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|malu|Add0~7_combout ),
	.datad(\mcpu|malu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux6~2 .lut_mask = 16'hB9A8;
defparam \mcpu|malu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \mcpu|malu|Mux6~3 (
// Equation(s):
// \mcpu|malu|Mux6~3_combout  = (\mcpu|malu|Mux1~1_combout  & ((\mcpu|mx|dout [1] & ((!\mcpu|malu|Mux6~2_combout ) # (!\mcpu|dbus[1]~12_combout ))) # (!\mcpu|mx|dout [1] & (\mcpu|dbus[1]~12_combout )))) # (!\mcpu|malu|Mux1~1_combout  & 
// (((\mcpu|malu|Mux6~2_combout ))))

	.dataa(\mcpu|mx|dout [1]),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|dbus[1]~12_combout ),
	.datad(\mcpu|malu|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux6~3 .lut_mask = 16'h7BC8;
defparam \mcpu|malu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \mcpu|mr0|dout[1]~feeder (
// Equation(s):
// \mcpu|mr0|dout[1]~feeder_combout  = \mcpu|malu|Mux6~3_combout 

	.dataa(gnd),
	.datab(\mcpu|malu|Mux6~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mr0|dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mr0|dout[1]~feeder .lut_mask = 16'hCCCC;
defparam \mcpu|mr0|dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~13 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~13_combout  = (!\mcpu|mir|dout [4] & (!\mcpu|mir|dout [6] & (!\mcpu|mir|dout [5] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~13 .lut_mask = 16'h0100;
defparam \mcpu|mcontrol|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \mcpu|mcontrol|iclr (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|iclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|iclr .is_wysiwyg = "true";
defparam \mcpu|mcontrol|iclr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \mcpu|mcontrol|r0load~2 (
// Equation(s):
// \mcpu|mcontrol|r0load~2_combout  = ((\mcpu|mcontrol|iclr~q  & \mcpu|mcontrol|t3~q )) # (!\mcpu|mcontrol|r0load~3_combout )

	.dataa(\mcpu|mcontrol|iclr~q ),
	.datab(gnd),
	.datac(\mcpu|mcontrol|r0load~3_combout ),
	.datad(\mcpu|mcontrol|t3~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|r0load~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|r0load~2 .lut_mask = 16'hAF0F;
defparam \mcpu|mcontrol|r0load~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \mcpu|mr0|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mr0|dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneive_lcell_comb \mcpu|dbus[1]~8 (
// Equation(s):
// \mcpu|dbus[1]~8_combout  = (\mcpu|mr0|dout [1]) # (((!\mcpu|mcontrol|imvr~q  & !\mcpu|mcontrol|xload~combout )) # (!\mcpu|mcontrol|t3~q ))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mcontrol|t3~q ),
	.datac(\mcpu|mcontrol|imvr~q ),
	.datad(\mcpu|mcontrol|xload~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~8 .lut_mask = 16'hBBBF;
defparam \mcpu|dbus[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \mcpu|mdr|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[1]~12_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \mcpu|mtr|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \mcpu|dbus[1]~7 (
// Equation(s):
// \mcpu|dbus[1]~7_combout  = ((\mcpu|mtr|dout [1]) # ((!\mcpu|mcontrol|ilad~q  & \mcpu|mcontrol|trload~0_combout ))) # (!\mcpu|mcontrol|t5~q )

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|ilad~q ),
	.datac(\mcpu|mtr|dout [1]),
	.datad(\mcpu|mcontrol|trload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~7 .lut_mask = 16'hF7F5;
defparam \mcpu|dbus[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \mcpu|mr1|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[1]~12_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \mcpu|dbus[1]~10 (
// Equation(s):
// \mcpu|dbus[1]~10_combout  = ((\mcpu|mr1|dout [1]) # ((!\mcpu|mcontrol|ixor~q  & \mcpu|mcontrol|r1bus~0_combout ))) # (!\mcpu|mcontrol|t4~q )

	.dataa(\mcpu|mcontrol|ixor~q ),
	.datab(\mcpu|mcontrol|t4~q ),
	.datac(\mcpu|mr1|dout [1]),
	.datad(\mcpu|mcontrol|r1bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~10 .lut_mask = 16'hF7F3;
defparam \mcpu|dbus[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \mcpu|dbus[1]~9 (
// Equation(s):
// \mcpu|dbus[1]~9_combout  = (\mcpu|mpc|dout [1] & (((\mcpu|mdr|dout [1]) # (!\mcpu|mcontrol|drlbus~combout )))) # (!\mcpu|mpc|dout [1] & (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [1]) # (!\mcpu|mcontrol|drlbus~combout ))))

	.dataa(\mcpu|mpc|dout [1]),
	.datab(\mcpu|mcontrol|pcbus~combout ),
	.datac(\mcpu|mdr|dout [1]),
	.datad(\mcpu|mcontrol|drlbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~9 .lut_mask = 16'hB0BB;
defparam \mcpu|dbus[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \mcpu|mar|dout[12]~4 (
// Equation(s):
// \mcpu|mar|dout[12]~4_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [12])) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [4])))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [12]),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [4]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[12]~4 .lut_mask = 16'hDD88;
defparam \mcpu|mar|dout[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \mcpu|mpc|Add0~53 (
// Equation(s):
// \mcpu|mpc|Add0~53_combout  = (\mcpu|mpc|dout [11] & (!\mcpu|mpc|Add0~52 )) # (!\mcpu|mpc|dout [11] & ((\mcpu|mpc|Add0~52 ) # (GND)))
// \mcpu|mpc|Add0~54  = CARRY((!\mcpu|mpc|Add0~52 ) # (!\mcpu|mpc|dout [11]))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~52 ),
	.combout(\mcpu|mpc|Add0~53_combout ),
	.cout(\mcpu|mpc|Add0~54 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~53 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \mcpu|mpc|Add0~55 (
// Equation(s):
// \mcpu|mpc|Add0~55_combout  = (\mcpu|mpc|dout [12] & (\mcpu|mpc|Add0~54  $ (GND))) # (!\mcpu|mpc|dout [12] & (!\mcpu|mpc|Add0~54  & VCC))
// \mcpu|mpc|Add0~56  = CARRY((\mcpu|mpc|dout [12] & !\mcpu|mpc|Add0~54 ))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~54 ),
	.combout(\mcpu|mpc|Add0~55_combout ),
	.cout(\mcpu|mpc|Add0~56 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~55 .lut_mask = 16'hC30C;
defparam \mcpu|mpc|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \mcpu|mpc|Add0~74 (
// Equation(s):
// \mcpu|mpc|Add0~74_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mpc|Add0~55_combout ))) # (!\mcpu|mcontrol|trload~0_combout  & (\mcpu|mar|dout[12]~4_combout )))) # (!\mcpu|mcontrol|t5~q  & (((\mcpu|mpc|Add0~55_combout 
// ))))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mar|dout[12]~4_combout ),
	.datad(\mcpu|mpc|Add0~55_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~74 .lut_mask = 16'hFD20;
defparam \mcpu|mpc|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \mcpu|mpc|dout[15]~0 (
// Equation(s):
// \mcpu|mpc|dout[15]~0_combout  = (\mcpu|mcontrol|clr~0_combout ) # ((\mcpu|mcontrol|t1~q ) # ((!\mcpu|mcontrol|pcinc~0_combout  & \mcpu|mcontrol|ilad~q )))

	.dataa(\mcpu|mcontrol|pcinc~0_combout ),
	.datab(\mcpu|mcontrol|clr~0_combout ),
	.datac(\mcpu|mcontrol|t1~q ),
	.datad(\mcpu|mcontrol|ilad~q ),
	.cin(gnd),
	.combout(\mcpu|mpc|dout[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|dout[15]~0 .lut_mask = 16'hFDFC;
defparam \mcpu|mpc|dout[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \mcpu|mpc|dout[12] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~74_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[12] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \mcpu|mpc|Add0~57 (
// Equation(s):
// \mcpu|mpc|Add0~57_combout  = (\mcpu|mpc|dout [13] & (!\mcpu|mpc|Add0~56 )) # (!\mcpu|mpc|dout [13] & ((\mcpu|mpc|Add0~56 ) # (GND)))
// \mcpu|mpc|Add0~58  = CARRY((!\mcpu|mpc|Add0~56 ) # (!\mcpu|mpc|dout [13]))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~56 ),
	.combout(\mcpu|mpc|Add0~57_combout ),
	.cout(\mcpu|mpc|Add0~58 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~57 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \mcpu|mar|dout[13]~5 (
// Equation(s):
// \mcpu|mar|dout[13]~5_combout  = (\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mpc|dout [13]))) # (!\mcpu|mcontrol|pcbus~combout  & (\mcpu|mdr|dout [5]))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mdr|dout [5]),
	.datac(gnd),
	.datad(\mcpu|mpc|dout [13]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[13]~5 .lut_mask = 16'hEE44;
defparam \mcpu|mar|dout[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \mcpu|mpc|Add0~75 (
// Equation(s):
// \mcpu|mpc|Add0~75_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~57_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mar|dout[13]~5_combout ))))) # (!\mcpu|mcontrol|t5~q  & (\mcpu|mpc|Add0~57_combout ))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mpc|Add0~57_combout ),
	.datac(\mcpu|mcontrol|trload~0_combout ),
	.datad(\mcpu|mar|dout[13]~5_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~75 .lut_mask = 16'hCEC4;
defparam \mcpu|mpc|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \mcpu|mpc|dout[13] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~75_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[13] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \mcpu|mpc|Add0~59 (
// Equation(s):
// \mcpu|mpc|Add0~59_combout  = (\mcpu|mpc|dout [14] & (\mcpu|mpc|Add0~58  $ (GND))) # (!\mcpu|mpc|dout [14] & (!\mcpu|mpc|Add0~58  & VCC))
// \mcpu|mpc|Add0~60  = CARRY((\mcpu|mpc|dout [14] & !\mcpu|mpc|Add0~58 ))

	.dataa(\mcpu|mpc|dout [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~58 ),
	.combout(\mcpu|mpc|Add0~59_combout ),
	.cout(\mcpu|mpc|Add0~60 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~59 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \mcpu|mpc|Add0~76 (
// Equation(s):
// \mcpu|mpc|Add0~76_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mpc|Add0~59_combout ))) # (!\mcpu|mcontrol|trload~0_combout  & (\mcpu|mar|dout[14]~6_combout )))) # (!\mcpu|mcontrol|t5~q  & (((\mcpu|mpc|Add0~59_combout 
// ))))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mar|dout[14]~6_combout ),
	.datad(\mcpu|mpc|Add0~59_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~76 .lut_mask = 16'hFD20;
defparam \mcpu|mpc|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \mcpu|mpc|dout[14] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~76_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[14] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \mcpu|mar|dout[14]~6 (
// Equation(s):
// \mcpu|mar|dout[14]~6_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [14])) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [6])))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [14]),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [6]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[14]~6 .lut_mask = 16'hDD88;
defparam \mcpu|mar|dout[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \mcpu|mpc|Add0~35 (
// Equation(s):
// \mcpu|mpc|Add0~35_combout  = (\mcpu|mpc|dout [2] & (\mcpu|mpc|Add0~34  $ (GND))) # (!\mcpu|mpc|dout [2] & (!\mcpu|mpc|Add0~34  & VCC))
// \mcpu|mpc|Add0~36  = CARRY((\mcpu|mpc|dout [2] & !\mcpu|mpc|Add0~34 ))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~34 ),
	.combout(\mcpu|mpc|Add0~35_combout ),
	.cout(\mcpu|mpc|Add0~36 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~35 .lut_mask = 16'hC30C;
defparam \mcpu|mpc|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \mcpu|mpc|Add0~37 (
// Equation(s):
// \mcpu|mpc|Add0~37_combout  = (\mcpu|mpc|dout [3] & (!\mcpu|mpc|Add0~36 )) # (!\mcpu|mpc|dout [3] & ((\mcpu|mpc|Add0~36 ) # (GND)))
// \mcpu|mpc|Add0~38  = CARRY((!\mcpu|mpc|Add0~36 ) # (!\mcpu|mpc|dout [3]))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~36 ),
	.combout(\mcpu|mpc|Add0~37_combout ),
	.cout(\mcpu|mpc|Add0~38 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~37 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \mcpu|mpc|Add0~65 (
// Equation(s):
// \mcpu|mpc|Add0~65_combout  = (\mcpu|mcontrol|trload~0_combout  & (((\mcpu|mpc|Add0~37_combout )))) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & (\mcpu|dbus[3]~23_combout )) # (!\mcpu|mcontrol|t5~q  & ((\mcpu|mpc|Add0~37_combout )))))

	.dataa(\mcpu|dbus[3]~23_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mpc|Add0~37_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~65 .lut_mask = 16'hEF20;
defparam \mcpu|mpc|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \mcpu|mpc|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~65_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \mcpu|mpc|Add0~39 (
// Equation(s):
// \mcpu|mpc|Add0~39_combout  = (\mcpu|mpc|dout [4] & (\mcpu|mpc|Add0~38  $ (GND))) # (!\mcpu|mpc|dout [4] & (!\mcpu|mpc|Add0~38  & VCC))
// \mcpu|mpc|Add0~40  = CARRY((\mcpu|mpc|dout [4] & !\mcpu|mpc|Add0~38 ))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~38 ),
	.combout(\mcpu|mpc|Add0~39_combout ),
	.cout(\mcpu|mpc|Add0~40 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~39 .lut_mask = 16'hC30C;
defparam \mcpu|mpc|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \mcpu|mpc|Add0~66 (
// Equation(s):
// \mcpu|mpc|Add0~66_combout  = (\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~39_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & ((\mcpu|dbus[4]~27_combout ))) # (!\mcpu|mcontrol|t5~q  & (\mcpu|mpc|Add0~39_combout ))))

	.dataa(\mcpu|mpc|Add0~39_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|dbus[4]~27_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~66 .lut_mask = 16'hBA8A;
defparam \mcpu|mpc|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \mcpu|mpc|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~66_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \mcpu|mpc|Add0~41 (
// Equation(s):
// \mcpu|mpc|Add0~41_combout  = (\mcpu|mpc|dout [5] & (!\mcpu|mpc|Add0~40 )) # (!\mcpu|mpc|dout [5] & ((\mcpu|mpc|Add0~40 ) # (GND)))
// \mcpu|mpc|Add0~42  = CARRY((!\mcpu|mpc|Add0~40 ) # (!\mcpu|mpc|dout [5]))

	.dataa(\mcpu|mpc|dout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~40 ),
	.combout(\mcpu|mpc|Add0~41_combout ),
	.cout(\mcpu|mpc|Add0~42 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~41 .lut_mask = 16'h5A5F;
defparam \mcpu|mpc|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \mcpu|mpc|Add0~67 (
// Equation(s):
// \mcpu|mpc|Add0~67_combout  = (\mcpu|mcontrol|trload~0_combout  & (((\mcpu|mpc|Add0~41_combout )))) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & (\mcpu|dbus[5]~31_combout )) # (!\mcpu|mcontrol|t5~q  & ((\mcpu|mpc|Add0~41_combout )))))

	.dataa(\mcpu|dbus[5]~31_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mpc|Add0~41_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~67 .lut_mask = 16'hEF20;
defparam \mcpu|mpc|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \mcpu|mpc|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~67_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \mcpu|mpc|Add0~43 (
// Equation(s):
// \mcpu|mpc|Add0~43_combout  = (\mcpu|mpc|dout [6] & (\mcpu|mpc|Add0~42  $ (GND))) # (!\mcpu|mpc|dout [6] & (!\mcpu|mpc|Add0~42  & VCC))
// \mcpu|mpc|Add0~44  = CARRY((\mcpu|mpc|dout [6] & !\mcpu|mpc|Add0~42 ))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~42 ),
	.combout(\mcpu|mpc|Add0~43_combout ),
	.cout(\mcpu|mpc|Add0~44 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~43 .lut_mask = 16'hC30C;
defparam \mcpu|mpc|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \mcpu|mpc|Add0~68 (
// Equation(s):
// \mcpu|mpc|Add0~68_combout  = (\mcpu|mcontrol|trload~0_combout  & (((\mcpu|mpc|Add0~43_combout )))) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & (\mcpu|dbus[6]~35_combout )) # (!\mcpu|mcontrol|t5~q  & ((\mcpu|mpc|Add0~43_combout )))))

	.dataa(\mcpu|dbus[6]~35_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mpc|Add0~43_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~68 .lut_mask = 16'hEF20;
defparam \mcpu|mpc|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \mcpu|mpc|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~68_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \mcpu|mpc|Add0~45 (
// Equation(s):
// \mcpu|mpc|Add0~45_combout  = (\mcpu|mpc|dout [7] & (!\mcpu|mpc|Add0~44 )) # (!\mcpu|mpc|dout [7] & ((\mcpu|mpc|Add0~44 ) # (GND)))
// \mcpu|mpc|Add0~46  = CARRY((!\mcpu|mpc|Add0~44 ) # (!\mcpu|mpc|dout [7]))

	.dataa(\mcpu|mpc|dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~44 ),
	.combout(\mcpu|mpc|Add0~45_combout ),
	.cout(\mcpu|mpc|Add0~46 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~45 .lut_mask = 16'h5A5F;
defparam \mcpu|mpc|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \mcpu|mpc|Add0~69 (
// Equation(s):
// \mcpu|mpc|Add0~69_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~45_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|dbus[7]~39_combout ))))) # (!\mcpu|mcontrol|t5~q  & (((\mcpu|mpc|Add0~45_combout ))))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mpc|Add0~45_combout ),
	.datad(\mcpu|dbus[7]~39_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~69 .lut_mask = 16'hF2D0;
defparam \mcpu|mpc|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \mcpu|mpc|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~69_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \mcpu|mpc|Add0~47 (
// Equation(s):
// \mcpu|mpc|Add0~47_combout  = (\mcpu|mpc|dout [8] & (\mcpu|mpc|Add0~46  $ (GND))) # (!\mcpu|mpc|dout [8] & (!\mcpu|mpc|Add0~46  & VCC))
// \mcpu|mpc|Add0~48  = CARRY((\mcpu|mpc|dout [8] & !\mcpu|mpc|Add0~46 ))

	.dataa(\mcpu|mpc|dout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~46 ),
	.combout(\mcpu|mpc|Add0~47_combout ),
	.cout(\mcpu|mpc|Add0~48 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~47 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \mcpu|mar|dout[8]~0 (
// Equation(s):
// \mcpu|mar|dout[8]~0_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [8])) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [0])))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [8]),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [0]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[8]~0 .lut_mask = 16'hDD88;
defparam \mcpu|mar|dout[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \mcpu|mpc|Add0~70 (
// Equation(s):
// \mcpu|mpc|Add0~70_combout  = (\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~47_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & ((\mcpu|mar|dout[8]~0_combout ))) # (!\mcpu|mcontrol|t5~q  & (\mcpu|mpc|Add0~47_combout ))))

	.dataa(\mcpu|mcontrol|trload~0_combout ),
	.datab(\mcpu|mpc|Add0~47_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mar|dout[8]~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~70 .lut_mask = 16'hDC8C;
defparam \mcpu|mpc|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \mcpu|mpc|dout[8] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~70_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[8] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \mcpu|mpc|Add0~49 (
// Equation(s):
// \mcpu|mpc|Add0~49_combout  = (\mcpu|mpc|dout [9] & (!\mcpu|mpc|Add0~48 )) # (!\mcpu|mpc|dout [9] & ((\mcpu|mpc|Add0~48 ) # (GND)))
// \mcpu|mpc|Add0~50  = CARRY((!\mcpu|mpc|Add0~48 ) # (!\mcpu|mpc|dout [9]))

	.dataa(\mcpu|mpc|dout [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~48 ),
	.combout(\mcpu|mpc|Add0~49_combout ),
	.cout(\mcpu|mpc|Add0~50 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~49 .lut_mask = 16'h5A5F;
defparam \mcpu|mpc|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \mcpu|mpc|Add0~71 (
// Equation(s):
// \mcpu|mpc|Add0~71_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~49_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mar|dout[9]~1_combout ))))) # (!\mcpu|mcontrol|t5~q  & (((\mcpu|mpc|Add0~49_combout ))))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mpc|Add0~49_combout ),
	.datad(\mcpu|mar|dout[9]~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~71 .lut_mask = 16'hF2D0;
defparam \mcpu|mpc|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \mcpu|mpc|dout[9] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~71_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[9] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \mcpu|mar|dout[9]~1 (
// Equation(s):
// \mcpu|mar|dout[9]~1_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [9])) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [1])))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [9]),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [1]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[9]~1 .lut_mask = 16'hDD88;
defparam \mcpu|mar|dout[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \mcpu|mcontrol|arload (
// Equation(s):
// \mcpu|mcontrol|arload~combout  = (\mcpu|mcontrol|t0~q  & (!\mcpu|mcontrol|t2~q  & ((!\mcpu|mcontrol|t5~q ) # (!\mcpu|mcontrol|ilad~q ))))

	.dataa(\mcpu|mcontrol|ilad~q ),
	.datab(\mcpu|mcontrol|t0~q ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mcontrol|t2~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|arload~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|arload .lut_mask = 16'h004C;
defparam \mcpu|mcontrol|arload .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~3 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~3_combout  = (\mcpu|mir|dout [5] & (!\mcpu|mir|dout [6] & (\mcpu|mir|dout [4] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [5]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [4]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~3 .lut_mask = 16'h2000;
defparam \mcpu|mcontrol|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \mcpu|mcontrol|ijmp (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ijmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ijmp .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ijmp .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N15
dffeas \mcpu|mx|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[7]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneive_lcell_comb \mcpu|malu|Mux0~3 (
// Equation(s):
// \mcpu|malu|Mux0~3_combout  = (\mcpu|mx|dout [7] & (((!\mcpu|dbus[7]~39_combout  & !\mcpu|mcontrol|alus [1])) # (!\mcpu|mcontrol|alus [0]))) # (!\mcpu|mx|dout [7] & ((\mcpu|dbus[7]~39_combout ) # ((\mcpu|mcontrol|alus [1]))))

	.dataa(\mcpu|mx|dout [7]),
	.datab(\mcpu|dbus[7]~39_combout ),
	.datac(\mcpu|mcontrol|alus [0]),
	.datad(\mcpu|mcontrol|alus [1]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~3 .lut_mask = 16'h5F6E;
defparam \mcpu|malu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneive_lcell_comb \mcpu|malu|Add0~24 (
// Equation(s):
// \mcpu|malu|Add0~24_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[7]~39_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(\mcpu|dbus[7]~39_combout ),
	.datad(\mcpu|mcontrol|alus [2]),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~24 .lut_mask = 16'hAABE;
defparam \mcpu|malu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \mcpu|malu|Add0~21 (
// Equation(s):
// \mcpu|malu|Add0~21_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[6]~35_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(\mcpu|dbus[6]~35_combout ),
	.datad(\mcpu|mcontrol|alus [2]),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~21 .lut_mask = 16'hAABE;
defparam \mcpu|malu|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \mcpu|mx|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[5]~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \mcpu|malu|Add0~18 (
// Equation(s):
// \mcpu|malu|Add0~18_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[5]~31_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [2]),
	.datac(\mcpu|mcontrol|alus [1]),
	.datad(\mcpu|dbus[5]~31_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~18 .lut_mask = 16'hABBA;
defparam \mcpu|malu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \mcpu|malu|Add0~15 (
// Equation(s):
// \mcpu|malu|Add0~15_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[4]~27_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [2]),
	.datac(\mcpu|mcontrol|alus [1]),
	.datad(\mcpu|dbus[4]~27_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~15 .lut_mask = 16'hABBA;
defparam \mcpu|malu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \mcpu|mx|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[4]~27_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \mcpu|malu|Add0~12 (
// Equation(s):
// \mcpu|malu|Add0~12_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[3]~23_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [2]),
	.datac(\mcpu|mcontrol|alus [1]),
	.datad(\mcpu|dbus[3]~23_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~12 .lut_mask = 16'hABBA;
defparam \mcpu|malu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \mcpu|mx|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[3]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \mcpu|malu|Add0~9 (
// Equation(s):
// \mcpu|malu|Add0~9_combout  = (\mcpu|mcontrol|alus [3]) # ((!\mcpu|mcontrol|alus [2] & (\mcpu|mcontrol|alus [1] $ (\mcpu|dbus[2]~17_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [2]),
	.datac(\mcpu|mcontrol|alus [1]),
	.datad(\mcpu|dbus[2]~17_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~9 .lut_mask = 16'hABBA;
defparam \mcpu|malu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneive_lcell_comb \mcpu|malu|Add0~10 (
// Equation(s):
// \mcpu|malu|Add0~10_combout  = (\mcpu|malu|Add0~9_combout  & ((\mcpu|mx|dout [2] & (\mcpu|malu|Add0~8  & VCC)) # (!\mcpu|mx|dout [2] & (!\mcpu|malu|Add0~8 )))) # (!\mcpu|malu|Add0~9_combout  & ((\mcpu|mx|dout [2] & (!\mcpu|malu|Add0~8 )) # (!\mcpu|mx|dout 
// [2] & ((\mcpu|malu|Add0~8 ) # (GND)))))
// \mcpu|malu|Add0~11  = CARRY((\mcpu|malu|Add0~9_combout  & (!\mcpu|mx|dout [2] & !\mcpu|malu|Add0~8 )) # (!\mcpu|malu|Add0~9_combout  & ((!\mcpu|malu|Add0~8 ) # (!\mcpu|mx|dout [2]))))

	.dataa(\mcpu|malu|Add0~9_combout ),
	.datab(\mcpu|mx|dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~8 ),
	.combout(\mcpu|malu|Add0~10_combout ),
	.cout(\mcpu|malu|Add0~11 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~10 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneive_lcell_comb \mcpu|malu|Add0~13 (
// Equation(s):
// \mcpu|malu|Add0~13_combout  = ((\mcpu|malu|Add0~12_combout  $ (\mcpu|mx|dout [3] $ (!\mcpu|malu|Add0~11 )))) # (GND)
// \mcpu|malu|Add0~14  = CARRY((\mcpu|malu|Add0~12_combout  & ((\mcpu|mx|dout [3]) # (!\mcpu|malu|Add0~11 ))) # (!\mcpu|malu|Add0~12_combout  & (\mcpu|mx|dout [3] & !\mcpu|malu|Add0~11 )))

	.dataa(\mcpu|malu|Add0~12_combout ),
	.datab(\mcpu|mx|dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~11 ),
	.combout(\mcpu|malu|Add0~13_combout ),
	.cout(\mcpu|malu|Add0~14 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~13 .lut_mask = 16'h698E;
defparam \mcpu|malu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneive_lcell_comb \mcpu|malu|Add0~16 (
// Equation(s):
// \mcpu|malu|Add0~16_combout  = (\mcpu|malu|Add0~15_combout  & ((\mcpu|mx|dout [4] & (\mcpu|malu|Add0~14  & VCC)) # (!\mcpu|mx|dout [4] & (!\mcpu|malu|Add0~14 )))) # (!\mcpu|malu|Add0~15_combout  & ((\mcpu|mx|dout [4] & (!\mcpu|malu|Add0~14 )) # 
// (!\mcpu|mx|dout [4] & ((\mcpu|malu|Add0~14 ) # (GND)))))
// \mcpu|malu|Add0~17  = CARRY((\mcpu|malu|Add0~15_combout  & (!\mcpu|mx|dout [4] & !\mcpu|malu|Add0~14 )) # (!\mcpu|malu|Add0~15_combout  & ((!\mcpu|malu|Add0~14 ) # (!\mcpu|mx|dout [4]))))

	.dataa(\mcpu|malu|Add0~15_combout ),
	.datab(\mcpu|mx|dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~14 ),
	.combout(\mcpu|malu|Add0~16_combout ),
	.cout(\mcpu|malu|Add0~17 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~16 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneive_lcell_comb \mcpu|malu|Add0~19 (
// Equation(s):
// \mcpu|malu|Add0~19_combout  = ((\mcpu|mx|dout [5] $ (\mcpu|malu|Add0~18_combout  $ (!\mcpu|malu|Add0~17 )))) # (GND)
// \mcpu|malu|Add0~20  = CARRY((\mcpu|mx|dout [5] & ((\mcpu|malu|Add0~18_combout ) # (!\mcpu|malu|Add0~17 ))) # (!\mcpu|mx|dout [5] & (\mcpu|malu|Add0~18_combout  & !\mcpu|malu|Add0~17 )))

	.dataa(\mcpu|mx|dout [5]),
	.datab(\mcpu|malu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~17 ),
	.combout(\mcpu|malu|Add0~19_combout ),
	.cout(\mcpu|malu|Add0~20 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~19 .lut_mask = 16'h698E;
defparam \mcpu|malu|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneive_lcell_comb \mcpu|malu|Add0~22 (
// Equation(s):
// \mcpu|malu|Add0~22_combout  = (\mcpu|mx|dout [6] & ((\mcpu|malu|Add0~21_combout  & (\mcpu|malu|Add0~20  & VCC)) # (!\mcpu|malu|Add0~21_combout  & (!\mcpu|malu|Add0~20 )))) # (!\mcpu|mx|dout [6] & ((\mcpu|malu|Add0~21_combout  & (!\mcpu|malu|Add0~20 )) # 
// (!\mcpu|malu|Add0~21_combout  & ((\mcpu|malu|Add0~20 ) # (GND)))))
// \mcpu|malu|Add0~23  = CARRY((\mcpu|mx|dout [6] & (!\mcpu|malu|Add0~21_combout  & !\mcpu|malu|Add0~20 )) # (!\mcpu|mx|dout [6] & ((!\mcpu|malu|Add0~20 ) # (!\mcpu|malu|Add0~21_combout ))))

	.dataa(\mcpu|mx|dout [6]),
	.datab(\mcpu|malu|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~20 ),
	.combout(\mcpu|malu|Add0~22_combout ),
	.cout(\mcpu|malu|Add0~23 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~22 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneive_lcell_comb \mcpu|malu|Add0~25 (
// Equation(s):
// \mcpu|malu|Add0~25_combout  = \mcpu|mx|dout [7] $ (\mcpu|malu|Add0~23  $ (!\mcpu|malu|Add0~24_combout ))

	.dataa(gnd),
	.datab(\mcpu|mx|dout [7]),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~24_combout ),
	.cin(\mcpu|malu|Add0~23 ),
	.combout(\mcpu|malu|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~25 .lut_mask = 16'h3CC3;
defparam \mcpu|malu|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \mcpu|malu|Mux0~4 (
// Equation(s):
// \mcpu|malu|Mux0~4_combout  = (\mcpu|malu|Mux0~3_combout  & ((\mcpu|mcontrol|alus [0]) # ((\mcpu|malu|Add0~25_combout ) # (!\mcpu|mcontrol|alus [1]))))

	.dataa(\mcpu|mcontrol|alus [0]),
	.datab(\mcpu|mcontrol|alus [1]),
	.datac(\mcpu|malu|Mux0~3_combout ),
	.datad(\mcpu|malu|Add0~25_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~4 .lut_mask = 16'hF0B0;
defparam \mcpu|malu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneive_lcell_comb \mcpu|malu|Mux0~1 (
// Equation(s):
// \mcpu|malu|Mux0~1_combout  = (\mcpu|mcontrol|alus [1] & ((\mcpu|mcontrol|alus [0] & (\mcpu|mx|dout [7] & !\mcpu|mcontrol|alus [3])) # (!\mcpu|mcontrol|alus [0] & ((\mcpu|mcontrol|alus [3])))))

	.dataa(\mcpu|mx|dout [7]),
	.datab(\mcpu|mcontrol|alus [0]),
	.datac(\mcpu|mcontrol|alus [3]),
	.datad(\mcpu|mcontrol|alus [1]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~1 .lut_mask = 16'h3800;
defparam \mcpu|malu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cycloneive_lcell_comb \mcpu|malu|Mux0~0 (
// Equation(s):
// \mcpu|malu|Mux0~0_combout  = (\mcpu|mcontrol|alus [3] & (!\mcpu|mcontrol|alus [0] & !\mcpu|mcontrol|alus [1])) # (!\mcpu|mcontrol|alus [3] & (\mcpu|mcontrol|alus [0] $ (\mcpu|mcontrol|alus [1])))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [0]),
	.datac(gnd),
	.datad(\mcpu|mcontrol|alus [1]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~0 .lut_mask = 16'h1166;
defparam \mcpu|malu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \mcpu|malu|Mux0~2 (
// Equation(s):
// \mcpu|malu|Mux0~2_combout  = (\mcpu|malu|Mux0~1_combout  & ((\mcpu|dbus[7]~39_combout ) # ((\mcpu|malu|Mux0~0_combout  & \mcpu|malu|Add0~25_combout )))) # (!\mcpu|malu|Mux0~1_combout  & (\mcpu|malu|Mux0~0_combout  & ((\mcpu|malu|Add0~25_combout ))))

	.dataa(\mcpu|malu|Mux0~1_combout ),
	.datab(\mcpu|malu|Mux0~0_combout ),
	.datac(\mcpu|dbus[7]~39_combout ),
	.datad(\mcpu|malu|Add0~25_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~2 .lut_mask = 16'hECA0;
defparam \mcpu|malu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \mcpu|malu|Mux0~5 (
// Equation(s):
// \mcpu|malu|Mux0~5_combout  = (\mcpu|mcontrol|alus [2] & (!\mcpu|mcontrol|alus [3] & (\mcpu|malu|Mux0~4_combout ))) # (!\mcpu|mcontrol|alus [2] & (((\mcpu|malu|Mux0~2_combout ))))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|mcontrol|alus [2]),
	.datac(\mcpu|malu|Mux0~4_combout ),
	.datad(\mcpu|malu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~5 .lut_mask = 16'h7340;
defparam \mcpu|malu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \mcpu|mcontrol|zload~0 (
// Equation(s):
// \mcpu|mcontrol|zload~0_combout  = (\mcpu|mcontrol|t3~q  & (!\mcpu|mcontrol|iclr~q  & ((!\mcpu|mcontrol|xload~combout ) # (!\mcpu|mcontrol|t4~q )))) # (!\mcpu|mcontrol|t3~q  & (((!\mcpu|mcontrol|xload~combout )) # (!\mcpu|mcontrol|t4~q )))

	.dataa(\mcpu|mcontrol|t3~q ),
	.datab(\mcpu|mcontrol|t4~q ),
	.datac(\mcpu|mcontrol|iclr~q ),
	.datad(\mcpu|mcontrol|xload~combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|zload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|zload~0 .lut_mask = 16'h135F;
defparam \mcpu|mcontrol|zload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \mcpu|malu|Mux2~0 (
// Equation(s):
// \mcpu|malu|Mux2~0_combout  = (\mcpu|mcontrol|alus [3] & ((\mcpu|malu|Mux1~2_combout  & ((\mcpu|dbus[5]~31_combout ))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [6])))) # (!\mcpu|mcontrol|alus [3] & (\mcpu|malu|Mux1~2_combout ))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|malu|Mux1~2_combout ),
	.datac(\mcpu|mx|dout [6]),
	.datad(\mcpu|dbus[5]~31_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux2~0 .lut_mask = 16'hEC64;
defparam \mcpu|malu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cycloneive_lcell_comb \mcpu|malu|Mux2~1 (
// Equation(s):
// \mcpu|malu|Mux2~1_combout  = (\mcpu|mx|dout [5] & ((\mcpu|malu|Mux1~3_combout  & (\mcpu|malu|Mux2~0_combout )) # (!\mcpu|malu|Mux1~3_combout  & (!\mcpu|malu|Mux2~0_combout  & \mcpu|dbus[5]~31_combout )))) # (!\mcpu|mx|dout [5] & 
// (((\mcpu|malu|Mux2~0_combout ))))

	.dataa(\mcpu|mx|dout [5]),
	.datab(\mcpu|malu|Mux1~3_combout ),
	.datac(\mcpu|malu|Mux2~0_combout ),
	.datad(\mcpu|dbus[5]~31_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux2~1 .lut_mask = 16'hD2D0;
defparam \mcpu|malu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \mcpu|malu|Mux2~2 (
// Equation(s):
// \mcpu|malu|Mux2~2_combout  = (\mcpu|malu|Mux1~0_combout  & ((\mcpu|malu|Mux1~1_combout ) # ((\mcpu|malu|Add0~19_combout )))) # (!\mcpu|malu|Mux1~0_combout  & (!\mcpu|malu|Mux1~1_combout  & (\mcpu|malu|Mux2~1_combout )))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|malu|Mux2~1_combout ),
	.datad(\mcpu|malu|Add0~19_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux2~2 .lut_mask = 16'hBA98;
defparam \mcpu|malu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \mcpu|malu|Mux2~3 (
// Equation(s):
// \mcpu|malu|Mux2~3_combout  = (\mcpu|malu|Mux1~1_combout  & ((\mcpu|dbus[5]~31_combout  & ((!\mcpu|malu|Mux2~2_combout ) # (!\mcpu|mx|dout [5]))) # (!\mcpu|dbus[5]~31_combout  & (\mcpu|mx|dout [5])))) # (!\mcpu|malu|Mux1~1_combout  & 
// (((\mcpu|malu|Mux2~2_combout ))))

	.dataa(\mcpu|dbus[5]~31_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|mx|dout [5]),
	.datad(\mcpu|malu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux2~3 .lut_mask = 16'h7BC8;
defparam \mcpu|malu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \mcpu|malu|Mux5~0 (
// Equation(s):
// \mcpu|malu|Mux5~0_combout  = (\mcpu|mcontrol|alus [3] & ((\mcpu|malu|Mux1~2_combout  & ((\mcpu|dbus[2]~17_combout ))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [3])))) # (!\mcpu|mcontrol|alus [3] & (\mcpu|malu|Mux1~2_combout ))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|malu|Mux1~2_combout ),
	.datac(\mcpu|mx|dout [3]),
	.datad(\mcpu|dbus[2]~17_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux5~0 .lut_mask = 16'hEC64;
defparam \mcpu|malu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \mcpu|malu|Mux5~1 (
// Equation(s):
// \mcpu|malu|Mux5~1_combout  = (\mcpu|mx|dout [2] & ((\mcpu|malu|Mux1~3_combout  & (\mcpu|malu|Mux5~0_combout )) # (!\mcpu|malu|Mux1~3_combout  & (!\mcpu|malu|Mux5~0_combout  & \mcpu|dbus[2]~17_combout )))) # (!\mcpu|mx|dout [2] & 
// (((\mcpu|malu|Mux5~0_combout ))))

	.dataa(\mcpu|mx|dout [2]),
	.datab(\mcpu|malu|Mux1~3_combout ),
	.datac(\mcpu|malu|Mux5~0_combout ),
	.datad(\mcpu|dbus[2]~17_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux5~1 .lut_mask = 16'hD2D0;
defparam \mcpu|malu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \mcpu|mr0|dout[2]~feeder (
// Equation(s):
// \mcpu|mr0|dout[2]~feeder_combout  = \mcpu|malu|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|malu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\mcpu|mr0|dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mr0|dout[2]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mr0|dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \mcpu|mr0|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mr0|dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \mcpu|mtr|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \mcpu|mcontrol|trbus (
// Equation(s):
// \mcpu|mcontrol|trbus~combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|ilad~q ) # (!\mcpu|mcontrol|trload~0_combout )))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|ilad~q ),
	.datac(\mcpu|mcontrol|trload~0_combout ),
	.datad(\mcpu|mcontrol|t5~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|trbus~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|trbus .lut_mask = 16'hCF00;
defparam \mcpu|mcontrol|trbus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \mcpu|dbus[2]~13 (
// Equation(s):
// \mcpu|dbus[2]~13_combout  = (\mcpu|mr0|dout [2] & ((\mcpu|mtr|dout [2]) # ((!\mcpu|mcontrol|trbus~combout )))) # (!\mcpu|mr0|dout [2] & (!\mcpu|mcontrol|r0bus~0_combout  & ((\mcpu|mtr|dout [2]) # (!\mcpu|mcontrol|trbus~combout ))))

	.dataa(\mcpu|mr0|dout [2]),
	.datab(\mcpu|mtr|dout [2]),
	.datac(\mcpu|mcontrol|trbus~combout ),
	.datad(\mcpu|mcontrol|r0bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~13 .lut_mask = 16'h8ACF;
defparam \mcpu|dbus[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \mcpu|malu|Mux5~2 (
// Equation(s):
// \mcpu|malu|Mux5~2_combout  = (\mcpu|dbus[0]~6_combout  & ((!\mcpu|dbus[2]~13_combout ) # (!\mcpu|dbus[2]~16_combout )))

	.dataa(\mcpu|dbus[2]~16_combout ),
	.datab(\mcpu|dbus[0]~6_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[2]~13_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux5~2 .lut_mask = 16'h44CC;
defparam \mcpu|malu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \mcpu|malu|Mux5~3 (
// Equation(s):
// \mcpu|malu|Mux5~3_combout  = (\mcpu|malu|Mux1~1_combout  & ((\mcpu|mx|dout [2] & (\mcpu|malu|Mux1~0_combout  & !\mcpu|malu|Mux5~2_combout )) # (!\mcpu|mx|dout [2] & ((\mcpu|malu|Mux5~2_combout ))))) # (!\mcpu|malu|Mux1~1_combout  & 
// (((\mcpu|malu|Mux1~0_combout ))))

	.dataa(\mcpu|mx|dout [2]),
	.datab(\mcpu|malu|Mux1~0_combout ),
	.datac(\mcpu|malu|Mux1~1_combout ),
	.datad(\mcpu|malu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux5~3 .lut_mask = 16'h5C8C;
defparam \mcpu|malu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \mcpu|malu|Mux5~4 (
// Equation(s):
// \mcpu|malu|Mux5~4_combout  = (\mcpu|malu|Mux1~1_combout  & (((!\mcpu|malu|Mux5~3_combout )))) # (!\mcpu|malu|Mux1~1_combout  & ((\mcpu|malu|Mux5~3_combout  & (\mcpu|malu|Add0~10_combout )) # (!\mcpu|malu|Mux5~3_combout  & ((\mcpu|malu|Mux5~1_combout )))))

	.dataa(\mcpu|malu|Add0~10_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|malu|Mux5~1_combout ),
	.datad(\mcpu|malu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux5~4 .lut_mask = 16'h22FC;
defparam \mcpu|malu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \mcpu|malu|Mux4~0 (
// Equation(s):
// \mcpu|malu|Mux4~0_combout  = (\mcpu|malu|Mux1~2_combout  & (((\mcpu|dbus[3]~23_combout ) # (!\mcpu|mcontrol|alus [3])))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [4] & (\mcpu|mcontrol|alus [3])))

	.dataa(\mcpu|mx|dout [4]),
	.datab(\mcpu|malu|Mux1~2_combout ),
	.datac(\mcpu|mcontrol|alus [3]),
	.datad(\mcpu|dbus[3]~23_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux4~0 .lut_mask = 16'hEC2C;
defparam \mcpu|malu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \mcpu|malu|Mux4~1 (
// Equation(s):
// \mcpu|malu|Mux4~1_combout  = (\mcpu|malu|Mux1~3_combout  & (((\mcpu|malu|Mux4~0_combout )))) # (!\mcpu|malu|Mux1~3_combout  & ((\mcpu|mx|dout [3] & (\mcpu|dbus[3]~23_combout  & !\mcpu|malu|Mux4~0_combout )) # (!\mcpu|mx|dout [3] & 
// ((\mcpu|malu|Mux4~0_combout )))))

	.dataa(\mcpu|dbus[3]~23_combout ),
	.datab(\mcpu|malu|Mux1~3_combout ),
	.datac(\mcpu|mx|dout [3]),
	.datad(\mcpu|malu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux4~1 .lut_mask = 16'hCF20;
defparam \mcpu|malu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneive_lcell_comb \mcpu|malu|Mux4~2 (
// Equation(s):
// \mcpu|malu|Mux4~2_combout  = (\mcpu|malu|Mux1~0_combout  & ((\mcpu|malu|Add0~13_combout ) # ((\mcpu|malu|Mux1~1_combout )))) # (!\mcpu|malu|Mux1~0_combout  & (((!\mcpu|malu|Mux1~1_combout  & \mcpu|malu|Mux4~1_combout ))))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|Add0~13_combout ),
	.datac(\mcpu|malu|Mux1~1_combout ),
	.datad(\mcpu|malu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux4~2 .lut_mask = 16'hADA8;
defparam \mcpu|malu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneive_lcell_comb \mcpu|malu|Mux4~3 (
// Equation(s):
// \mcpu|malu|Mux4~3_combout  = (\mcpu|malu|Mux1~1_combout  & ((\mcpu|dbus[3]~23_combout  & ((!\mcpu|mx|dout [3]) # (!\mcpu|malu|Mux4~2_combout ))) # (!\mcpu|dbus[3]~23_combout  & ((\mcpu|mx|dout [3]))))) # (!\mcpu|malu|Mux1~1_combout  & 
// (((\mcpu|malu|Mux4~2_combout ))))

	.dataa(\mcpu|dbus[3]~23_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|malu|Mux4~2_combout ),
	.datad(\mcpu|mx|dout [3]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux4~3 .lut_mask = 16'h7CB8;
defparam \mcpu|malu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneive_lcell_comb \mcpu|mz|dout[0]~0 (
// Equation(s):
// \mcpu|mz|dout[0]~0_combout  = (!\mcpu|malu|Mux7~3_combout  & (!\mcpu|malu|Mux5~4_combout  & (!\mcpu|malu|Mux4~3_combout  & !\mcpu|malu|Mux6~3_combout )))

	.dataa(\mcpu|malu|Mux7~3_combout ),
	.datab(\mcpu|malu|Mux5~4_combout ),
	.datac(\mcpu|malu|Mux4~3_combout ),
	.datad(\mcpu|malu|Mux6~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mz|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mz|dout[0]~0 .lut_mask = 16'h0001;
defparam \mcpu|mz|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \mcpu|malu|Mux3~0 (
// Equation(s):
// \mcpu|malu|Mux3~0_combout  = (\mcpu|mcontrol|alus [3] & ((\mcpu|malu|Mux1~2_combout  & ((\mcpu|dbus[4]~27_combout ))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [5])))) # (!\mcpu|mcontrol|alus [3] & (\mcpu|malu|Mux1~2_combout ))

	.dataa(\mcpu|mcontrol|alus [3]),
	.datab(\mcpu|malu|Mux1~2_combout ),
	.datac(\mcpu|mx|dout [5]),
	.datad(\mcpu|dbus[4]~27_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux3~0 .lut_mask = 16'hEC64;
defparam \mcpu|malu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \mcpu|malu|Mux3~1 (
// Equation(s):
// \mcpu|malu|Mux3~1_combout  = (\mcpu|malu|Mux3~0_combout  & (((\mcpu|malu|Mux1~3_combout )) # (!\mcpu|mx|dout [4]))) # (!\mcpu|malu|Mux3~0_combout  & (\mcpu|mx|dout [4] & (\mcpu|dbus[4]~27_combout  & !\mcpu|malu|Mux1~3_combout )))

	.dataa(\mcpu|malu|Mux3~0_combout ),
	.datab(\mcpu|mx|dout [4]),
	.datac(\mcpu|dbus[4]~27_combout ),
	.datad(\mcpu|malu|Mux1~3_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux3~1 .lut_mask = 16'hAA62;
defparam \mcpu|malu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \mcpu|malu|Mux3~2 (
// Equation(s):
// \mcpu|malu|Mux3~2_combout  = (\mcpu|malu|Mux1~0_combout  & ((\mcpu|malu|Mux1~1_combout ) # ((\mcpu|malu|Add0~16_combout )))) # (!\mcpu|malu|Mux1~0_combout  & (!\mcpu|malu|Mux1~1_combout  & ((\mcpu|malu|Mux3~1_combout ))))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|malu|Add0~16_combout ),
	.datad(\mcpu|malu|Mux3~1_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux3~2 .lut_mask = 16'hB9A8;
defparam \mcpu|malu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \mcpu|malu|Mux3~3 (
// Equation(s):
// \mcpu|malu|Mux3~3_combout  = (\mcpu|malu|Mux1~1_combout  & ((\mcpu|mx|dout [4] & ((!\mcpu|malu|Mux3~2_combout ) # (!\mcpu|dbus[4]~27_combout ))) # (!\mcpu|mx|dout [4] & (\mcpu|dbus[4]~27_combout )))) # (!\mcpu|malu|Mux1~1_combout  & 
// (((\mcpu|malu|Mux3~2_combout ))))

	.dataa(\mcpu|mx|dout [4]),
	.datab(\mcpu|dbus[4]~27_combout ),
	.datac(\mcpu|malu|Mux1~1_combout ),
	.datad(\mcpu|malu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux3~3 .lut_mask = 16'h6FE0;
defparam \mcpu|malu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneive_lcell_comb \mcpu|mz|dout[0]~1 (
// Equation(s):
// \mcpu|mz|dout[0]~1_combout  = (!\mcpu|malu|Mux2~3_combout  & (\mcpu|mz|dout[0]~0_combout  & (!\mcpu|malu|Mux1~7_combout  & !\mcpu|malu|Mux3~3_combout )))

	.dataa(\mcpu|malu|Mux2~3_combout ),
	.datab(\mcpu|mz|dout[0]~0_combout ),
	.datac(\mcpu|malu|Mux1~7_combout ),
	.datad(\mcpu|malu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mz|dout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mz|dout[0]~1 .lut_mask = 16'h0004;
defparam \mcpu|mz|dout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneive_lcell_comb \mcpu|mz|dout[0]~2 (
// Equation(s):
// \mcpu|mz|dout[0]~2_combout  = (\mcpu|mcontrol|zload~0_combout  & (((\mcpu|mz|dout [0])))) # (!\mcpu|mcontrol|zload~0_combout  & (!\mcpu|malu|Mux0~5_combout  & ((\mcpu|mz|dout[0]~1_combout ))))

	.dataa(\mcpu|malu|Mux0~5_combout ),
	.datab(\mcpu|mcontrol|zload~0_combout ),
	.datac(\mcpu|mz|dout [0]),
	.datad(\mcpu|mz|dout[0]~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mz|dout[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mz|dout[0]~2 .lut_mask = 16'hD1C0;
defparam \mcpu|mz|dout[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N7
dffeas \mcpu|mz|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mz|dout[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mz|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mz|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mz|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~1 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~1_combout  = (!\mcpu|mir|dout [5] & (\mcpu|mir|dout [6] & (!\mcpu|mir|dout [4] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [5]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [4]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~1 .lut_mask = 16'h0400;
defparam \mcpu|mcontrol|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \mcpu|mcontrol|ijpz (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ijpz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ijpz .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ijpz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \mcpu|mcontrol|arinc~0 (
// Equation(s):
// \mcpu|mcontrol|arinc~0_combout  = (!\mcpu|mcontrol|ilad~q  & ((\mcpu|mz|dout [0] & ((!\mcpu|mcontrol|ijpz~q ))) # (!\mcpu|mz|dout [0] & (!\mcpu|mcontrol|ijpnz~q ))))

	.dataa(\mcpu|mcontrol|ijpnz~q ),
	.datab(\mcpu|mz|dout [0]),
	.datac(\mcpu|mcontrol|ijpz~q ),
	.datad(\mcpu|mcontrol|ilad~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|arinc~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|arinc~0 .lut_mask = 16'h001D;
defparam \mcpu|mcontrol|arinc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N12
cycloneive_lcell_comb \mcpu|mcontrol|arinc~1 (
// Equation(s):
// \mcpu|mcontrol|arinc~1_combout  = ((!\mcpu|mcontrol|ijmp~q  & \mcpu|mcontrol|arinc~0_combout )) # (!\mcpu|mcontrol|t3~q )

	.dataa(gnd),
	.datab(\mcpu|mcontrol|ijmp~q ),
	.datac(\mcpu|mcontrol|t3~q ),
	.datad(\mcpu|mcontrol|arinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|arinc~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|arinc~1 .lut_mask = 16'h3F0F;
defparam \mcpu|mcontrol|arinc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N0
cycloneive_lcell_comb \mcpu|mar|Add0~0 (
// Equation(s):
// \mcpu|mar|Add0~0_combout  = \mcpu|mar|dout [0] $ (VCC)
// \mcpu|mar|Add0~1  = CARRY(\mcpu|mar|dout [0])

	.dataa(\mcpu|mar|dout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mcpu|mar|Add0~0_combout ),
	.cout(\mcpu|mar|Add0~1 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~0 .lut_mask = 16'h55AA;
defparam \mcpu|mar|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N10
cycloneive_lcell_comb \mcpu|mar|dout~8 (
// Equation(s):
// \mcpu|mar|dout~8_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mcontrol|arinc~1_combout  & ((\mcpu|mar|dout [0]))) # (!\mcpu|mcontrol|arinc~1_combout  & (\mcpu|mar|Add0~0_combout ))))

	.dataa(\mcpu|mar|Add0~0_combout ),
	.datab(\mcpu|mcontrol|arload~combout ),
	.datac(\mcpu|mar|dout [0]),
	.datad(\mcpu|mcontrol|arinc~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~8 .lut_mask = 16'hC088;
defparam \mcpu|mar|dout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N20
cycloneive_lcell_comb \mcpu|mar|dout~9 (
// Equation(s):
// \mcpu|mar|dout~9_combout  = (\mcpu|mar|dout~8_combout ) # ((!\mcpu|mcontrol|arload~combout  & ((\mcpu|dbus[0]~4_combout ) # (!\mcpu|dbus[0]~6_combout ))))

	.dataa(\mcpu|dbus[0]~4_combout ),
	.datab(\mcpu|mar|dout~8_combout ),
	.datac(\mcpu|mcontrol|arload~combout ),
	.datad(\mcpu|dbus[0]~6_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~9 .lut_mask = 16'hCECF;
defparam \mcpu|mar|dout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N12
cycloneive_lcell_comb \mcpu|mar|dout[0]~feeder (
// Equation(s):
// \mcpu|mar|dout[0]~feeder_combout  = \mcpu|mar|dout~9_combout 

	.dataa(\mcpu|mar|dout~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mar|dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[0]~feeder .lut_mask = 16'hAAAA;
defparam \mcpu|mar|dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N13
dffeas \mcpu|mar|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N2
cycloneive_lcell_comb \mcpu|mar|Add0~2 (
// Equation(s):
// \mcpu|mar|Add0~2_combout  = (\mcpu|mar|dout [1] & (!\mcpu|mar|Add0~1 )) # (!\mcpu|mar|dout [1] & ((\mcpu|mar|Add0~1 ) # (GND)))
// \mcpu|mar|Add0~3  = CARRY((!\mcpu|mar|Add0~1 ) # (!\mcpu|mar|dout [1]))

	.dataa(\mcpu|mar|dout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~1 ),
	.combout(\mcpu|mar|Add0~2_combout ),
	.cout(\mcpu|mar|Add0~3 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~2 .lut_mask = 16'h5A5F;
defparam \mcpu|mar|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N2
cycloneive_lcell_comb \mcpu|mar|dout~10 (
// Equation(s):
// \mcpu|mar|dout~10_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mcontrol|arinc~1_combout  & ((\mcpu|mar|dout [1]))) # (!\mcpu|mcontrol|arinc~1_combout  & (\mcpu|mar|Add0~2_combout ))))

	.dataa(\mcpu|mar|Add0~2_combout ),
	.datab(\mcpu|mcontrol|arinc~1_combout ),
	.datac(\mcpu|mar|dout [1]),
	.datad(\mcpu|mcontrol|arload~combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~10 .lut_mask = 16'hE200;
defparam \mcpu|mar|dout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N6
cycloneive_lcell_comb \mcpu|mar|dout~11 (
// Equation(s):
// \mcpu|mar|dout~11_combout  = (\mcpu|mar|dout~10_combout ) # ((!\mcpu|mcontrol|arload~combout  & \mcpu|dbus[1]~12_combout ))

	.dataa(gnd),
	.datab(\mcpu|mar|dout~10_combout ),
	.datac(\mcpu|mcontrol|arload~combout ),
	.datad(\mcpu|dbus[1]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~11 .lut_mask = 16'hCFCC;
defparam \mcpu|mar|dout~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N3
dffeas \mcpu|mar|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mar|dout~11_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N4
cycloneive_lcell_comb \mcpu|mar|Add0~4 (
// Equation(s):
// \mcpu|mar|Add0~4_combout  = (\mcpu|mar|dout [2] & (\mcpu|mar|Add0~3  $ (GND))) # (!\mcpu|mar|dout [2] & (!\mcpu|mar|Add0~3  & VCC))
// \mcpu|mar|Add0~5  = CARRY((\mcpu|mar|dout [2] & !\mcpu|mar|Add0~3 ))

	.dataa(\mcpu|mar|dout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~3 ),
	.combout(\mcpu|mar|Add0~4_combout ),
	.cout(\mcpu|mar|Add0~5 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~4 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N24
cycloneive_lcell_comb \mcpu|mar|dout~12 (
// Equation(s):
// \mcpu|mar|dout~12_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mcontrol|arinc~1_combout  & (\mcpu|mar|dout [2])) # (!\mcpu|mcontrol|arinc~1_combout  & ((\mcpu|mar|Add0~4_combout )))))

	.dataa(\mcpu|mcontrol|arinc~1_combout ),
	.datab(\mcpu|mar|dout [2]),
	.datac(\mcpu|mar|Add0~4_combout ),
	.datad(\mcpu|mcontrol|arload~combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~12 .lut_mask = 16'hD800;
defparam \mcpu|mar|dout~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N4
cycloneive_lcell_comb \mcpu|mar|dout~13 (
// Equation(s):
// \mcpu|mar|dout~13_combout  = (\mcpu|mar|dout~12_combout ) # ((!\mcpu|mcontrol|arload~combout  & \mcpu|dbus[2]~17_combout ))

	.dataa(\mcpu|mar|dout~12_combout ),
	.datab(\mcpu|mcontrol|arload~combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[2]~17_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~13 .lut_mask = 16'hBBAA;
defparam \mcpu|mar|dout~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N5
dffeas \mcpu|mar|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N6
cycloneive_lcell_comb \mcpu|mar|Add0~6 (
// Equation(s):
// \mcpu|mar|Add0~6_combout  = (\mcpu|mar|dout [3] & (!\mcpu|mar|Add0~5 )) # (!\mcpu|mar|dout [3] & ((\mcpu|mar|Add0~5 ) # (GND)))
// \mcpu|mar|Add0~7  = CARRY((!\mcpu|mar|Add0~5 ) # (!\mcpu|mar|dout [3]))

	.dataa(gnd),
	.datab(\mcpu|mar|dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~5 ),
	.combout(\mcpu|mar|Add0~6_combout ),
	.cout(\mcpu|mar|Add0~7 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~6 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N14
cycloneive_lcell_comb \mcpu|mar|dout~14 (
// Equation(s):
// \mcpu|mar|dout~14_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mcontrol|arinc~1_combout  & ((\mcpu|mar|dout [3]))) # (!\mcpu|mcontrol|arinc~1_combout  & (\mcpu|mar|Add0~6_combout ))))

	.dataa(\mcpu|mcontrol|arinc~1_combout ),
	.datab(\mcpu|mar|Add0~6_combout ),
	.datac(\mcpu|mcontrol|arload~combout ),
	.datad(\mcpu|mar|dout [3]),
	.cin(gnd),
	.combout(\mcpu|mar|dout~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~14 .lut_mask = 16'hE040;
defparam \mcpu|mar|dout~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N14
cycloneive_lcell_comb \mcpu|mar|dout~15 (
// Equation(s):
// \mcpu|mar|dout~15_combout  = (\mcpu|mar|dout~14_combout ) # ((!\mcpu|mcontrol|arload~combout  & \mcpu|dbus[3]~23_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|arload~combout ),
	.datac(\mcpu|dbus[3]~23_combout ),
	.datad(\mcpu|mar|dout~14_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~15_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~15 .lut_mask = 16'hFF30;
defparam \mcpu|mar|dout~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N15
dffeas \mcpu|mar|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N8
cycloneive_lcell_comb \mcpu|mar|Add0~8 (
// Equation(s):
// \mcpu|mar|Add0~8_combout  = (\mcpu|mar|dout [4] & (\mcpu|mar|Add0~7  $ (GND))) # (!\mcpu|mar|dout [4] & (!\mcpu|mar|Add0~7  & VCC))
// \mcpu|mar|Add0~9  = CARRY((\mcpu|mar|dout [4] & !\mcpu|mar|Add0~7 ))

	.dataa(\mcpu|mar|dout [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~7 ),
	.combout(\mcpu|mar|Add0~8_combout ),
	.cout(\mcpu|mar|Add0~9 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~8 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N4
cycloneive_lcell_comb \mcpu|mar|dout~16 (
// Equation(s):
// \mcpu|mar|dout~16_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mcontrol|arinc~1_combout  & (\mcpu|mar|dout [4])) # (!\mcpu|mcontrol|arinc~1_combout  & ((\mcpu|mar|Add0~8_combout )))))

	.dataa(\mcpu|mcontrol|arinc~1_combout ),
	.datab(\mcpu|mar|dout [4]),
	.datac(\mcpu|mcontrol|arload~combout ),
	.datad(\mcpu|mar|Add0~8_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~16_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~16 .lut_mask = 16'hD080;
defparam \mcpu|mar|dout~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N8
cycloneive_lcell_comb \mcpu|mar|dout~17 (
// Equation(s):
// \mcpu|mar|dout~17_combout  = (\mcpu|mar|dout~16_combout ) # ((!\mcpu|mcontrol|arload~combout  & \mcpu|dbus[4]~27_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|arload~combout ),
	.datac(\mcpu|mar|dout~16_combout ),
	.datad(\mcpu|dbus[4]~27_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~17_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~17 .lut_mask = 16'hF3F0;
defparam \mcpu|mar|dout~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N9
dffeas \mcpu|mar|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N10
cycloneive_lcell_comb \mcpu|mar|Add0~10 (
// Equation(s):
// \mcpu|mar|Add0~10_combout  = (\mcpu|mar|dout [5] & (!\mcpu|mar|Add0~9 )) # (!\mcpu|mar|dout [5] & ((\mcpu|mar|Add0~9 ) # (GND)))
// \mcpu|mar|Add0~11  = CARRY((!\mcpu|mar|Add0~9 ) # (!\mcpu|mar|dout [5]))

	.dataa(\mcpu|mar|dout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~9 ),
	.combout(\mcpu|mar|Add0~10_combout ),
	.cout(\mcpu|mar|Add0~11 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~10 .lut_mask = 16'h5A5F;
defparam \mcpu|mar|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \mcpu|mar|dout~18 (
// Equation(s):
// \mcpu|mar|dout~18_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mar|Add0~10_combout ))) # (!\mcpu|mcontrol|arload~combout  & (\mcpu|dbus[5]~31_combout ))

	.dataa(\mcpu|dbus[5]~31_combout ),
	.datab(\mcpu|mcontrol|arload~combout ),
	.datac(gnd),
	.datad(\mcpu|mar|Add0~10_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~18 .lut_mask = 16'hEE22;
defparam \mcpu|mar|dout~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N22
cycloneive_lcell_comb \mcpu|mar|dout[7]~19 (
// Equation(s):
// \mcpu|mar|dout[7]~19_combout  = ((\mcpu|mcontrol|t3~q  & ((\mcpu|mcontrol|ijmp~q ) # (!\mcpu|mcontrol|arinc~0_combout )))) # (!\mcpu|mcontrol|arload~combout )

	.dataa(\mcpu|mcontrol|t3~q ),
	.datab(\mcpu|mcontrol|arinc~0_combout ),
	.datac(\mcpu|mcontrol|arload~combout ),
	.datad(\mcpu|mcontrol|ijmp~q ),
	.cin(gnd),
	.combout(\mcpu|mar|dout[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[7]~19 .lut_mask = 16'hAF2F;
defparam \mcpu|mar|dout[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \mcpu|mar|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N12
cycloneive_lcell_comb \mcpu|mar|Add0~12 (
// Equation(s):
// \mcpu|mar|Add0~12_combout  = (\mcpu|mar|dout [6] & (\mcpu|mar|Add0~11  $ (GND))) # (!\mcpu|mar|dout [6] & (!\mcpu|mar|Add0~11  & VCC))
// \mcpu|mar|Add0~13  = CARRY((\mcpu|mar|dout [6] & !\mcpu|mar|Add0~11 ))

	.dataa(\mcpu|mar|dout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~11 ),
	.combout(\mcpu|mar|Add0~12_combout ),
	.cout(\mcpu|mar|Add0~13 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~12 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \mcpu|mar|dout~20 (
// Equation(s):
// \mcpu|mar|dout~20_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mar|Add0~12_combout ))) # (!\mcpu|mcontrol|arload~combout  & (\mcpu|dbus[6]~35_combout ))

	.dataa(\mcpu|dbus[6]~35_combout ),
	.datab(\mcpu|mcontrol|arload~combout ),
	.datac(gnd),
	.datad(\mcpu|mar|Add0~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~20_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~20 .lut_mask = 16'hEE22;
defparam \mcpu|mar|dout~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \mcpu|mar|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N14
cycloneive_lcell_comb \mcpu|mar|Add0~14 (
// Equation(s):
// \mcpu|mar|Add0~14_combout  = (\mcpu|mar|dout [7] & (!\mcpu|mar|Add0~13 )) # (!\mcpu|mar|dout [7] & ((\mcpu|mar|Add0~13 ) # (GND)))
// \mcpu|mar|Add0~15  = CARRY((!\mcpu|mar|Add0~13 ) # (!\mcpu|mar|dout [7]))

	.dataa(\mcpu|mar|dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~13 ),
	.combout(\mcpu|mar|Add0~14_combout ),
	.cout(\mcpu|mar|Add0~15 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~14 .lut_mask = 16'h5A5F;
defparam \mcpu|mar|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N16
cycloneive_lcell_comb \mcpu|mar|Add0~16 (
// Equation(s):
// \mcpu|mar|Add0~16_combout  = (\mcpu|mar|dout [8] & (\mcpu|mar|Add0~15  $ (GND))) # (!\mcpu|mar|dout [8] & (!\mcpu|mar|Add0~15  & VCC))
// \mcpu|mar|Add0~17  = CARRY((\mcpu|mar|dout [8] & !\mcpu|mar|Add0~15 ))

	.dataa(\mcpu|mar|dout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~15 ),
	.combout(\mcpu|mar|Add0~16_combout ),
	.cout(\mcpu|mar|Add0~17 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~16 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \mcpu|mar|dout[8] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[8]~0_combout ),
	.asdata(\mcpu|mar|Add0~16_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[8] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N18
cycloneive_lcell_comb \mcpu|mar|Add0~18 (
// Equation(s):
// \mcpu|mar|Add0~18_combout  = (\mcpu|mar|dout [9] & (!\mcpu|mar|Add0~17 )) # (!\mcpu|mar|dout [9] & ((\mcpu|mar|Add0~17 ) # (GND)))
// \mcpu|mar|Add0~19  = CARRY((!\mcpu|mar|Add0~17 ) # (!\mcpu|mar|dout [9]))

	.dataa(gnd),
	.datab(\mcpu|mar|dout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~17 ),
	.combout(\mcpu|mar|Add0~18_combout ),
	.cout(\mcpu|mar|Add0~19 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~18 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \mcpu|mar|dout[9] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[9]~1_combout ),
	.asdata(\mcpu|mar|Add0~18_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[9] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N20
cycloneive_lcell_comb \mcpu|mar|Add0~20 (
// Equation(s):
// \mcpu|mar|Add0~20_combout  = (\mcpu|mar|dout [10] & (\mcpu|mar|Add0~19  $ (GND))) # (!\mcpu|mar|dout [10] & (!\mcpu|mar|Add0~19  & VCC))
// \mcpu|mar|Add0~21  = CARRY((\mcpu|mar|dout [10] & !\mcpu|mar|Add0~19 ))

	.dataa(gnd),
	.datab(\mcpu|mar|dout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~19 ),
	.combout(\mcpu|mar|Add0~20_combout ),
	.cout(\mcpu|mar|Add0~21 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~20 .lut_mask = 16'hC30C;
defparam \mcpu|mar|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \mcpu|mar|dout[10] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[10]~2_combout ),
	.asdata(\mcpu|mar|Add0~20_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[10] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N22
cycloneive_lcell_comb \mcpu|mar|Add0~22 (
// Equation(s):
// \mcpu|mar|Add0~22_combout  = (\mcpu|mar|dout [11] & (!\mcpu|mar|Add0~21 )) # (!\mcpu|mar|dout [11] & ((\mcpu|mar|Add0~21 ) # (GND)))
// \mcpu|mar|Add0~23  = CARRY((!\mcpu|mar|Add0~21 ) # (!\mcpu|mar|dout [11]))

	.dataa(gnd),
	.datab(\mcpu|mar|dout [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~21 ),
	.combout(\mcpu|mar|Add0~22_combout ),
	.cout(\mcpu|mar|Add0~23 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~22 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N24
cycloneive_lcell_comb \mcpu|mar|Add0~24 (
// Equation(s):
// \mcpu|mar|Add0~24_combout  = (\mcpu|mar|dout [12] & (\mcpu|mar|Add0~23  $ (GND))) # (!\mcpu|mar|dout [12] & (!\mcpu|mar|Add0~23  & VCC))
// \mcpu|mar|Add0~25  = CARRY((\mcpu|mar|dout [12] & !\mcpu|mar|Add0~23 ))

	.dataa(gnd),
	.datab(\mcpu|mar|dout [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~23 ),
	.combout(\mcpu|mar|Add0~24_combout ),
	.cout(\mcpu|mar|Add0~25 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~24 .lut_mask = 16'hC30C;
defparam \mcpu|mar|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \mcpu|mar|dout[12] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[12]~4_combout ),
	.asdata(\mcpu|mar|Add0~24_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[12] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N26
cycloneive_lcell_comb \mcpu|mar|Add0~26 (
// Equation(s):
// \mcpu|mar|Add0~26_combout  = (\mcpu|mar|dout [13] & (!\mcpu|mar|Add0~25 )) # (!\mcpu|mar|dout [13] & ((\mcpu|mar|Add0~25 ) # (GND)))
// \mcpu|mar|Add0~27  = CARRY((!\mcpu|mar|Add0~25 ) # (!\mcpu|mar|dout [13]))

	.dataa(gnd),
	.datab(\mcpu|mar|dout [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~25 ),
	.combout(\mcpu|mar|Add0~26_combout ),
	.cout(\mcpu|mar|Add0~27 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~26 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \mcpu|mar|dout[13] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[13]~5_combout ),
	.asdata(\mcpu|mar|Add0~26_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[13] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N28
cycloneive_lcell_comb \mcpu|mar|Add0~28 (
// Equation(s):
// \mcpu|mar|Add0~28_combout  = (\mcpu|mar|dout [14] & (\mcpu|mar|Add0~27  $ (GND))) # (!\mcpu|mar|dout [14] & (!\mcpu|mar|Add0~27  & VCC))
// \mcpu|mar|Add0~29  = CARRY((\mcpu|mar|dout [14] & !\mcpu|mar|Add0~27 ))

	.dataa(\mcpu|mar|dout [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~27 ),
	.combout(\mcpu|mar|Add0~28_combout ),
	.cout(\mcpu|mar|Add0~29 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~28 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \mcpu|mar|dout[14] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[14]~6_combout ),
	.asdata(\mcpu|mar|Add0~28_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[14] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \mcpu|mpc|Add0~61 (
// Equation(s):
// \mcpu|mpc|Add0~61_combout  = \mcpu|mpc|Add0~60  $ (\mcpu|mpc|dout [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mpc|dout [15]),
	.cin(\mcpu|mpc|Add0~60 ),
	.combout(\mcpu|mpc|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~61 .lut_mask = 16'h0FF0;
defparam \mcpu|mpc|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \mcpu|mpc|Add0~77 (
// Equation(s):
// \mcpu|mpc|Add0~77_combout  = (\mcpu|mcontrol|trload~0_combout  & (((\mcpu|mpc|Add0~61_combout )))) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & (\mcpu|mar|dout[15]~7_combout )) # (!\mcpu|mcontrol|t5~q  & ((\mcpu|mpc|Add0~61_combout 
// )))))

	.dataa(\mcpu|mar|dout[15]~7_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mpc|Add0~61_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~77 .lut_mask = 16'hEF20;
defparam \mcpu|mpc|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \mcpu|mpc|dout[15] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~77_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[15] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \mcpu|mar|dout[15]~7 (
// Equation(s):
// \mcpu|mar|dout[15]~7_combout  = (\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mpc|dout [15]))) # (!\mcpu|mcontrol|pcbus~combout  & (\mcpu|mdr|dout [7]))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mdr|dout [7]),
	.datac(gnd),
	.datad(\mcpu|mpc|dout [15]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[15]~7 .lut_mask = 16'hEE44;
defparam \mcpu|mar|dout[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N30
cycloneive_lcell_comb \mcpu|mar|Add0~30 (
// Equation(s):
// \mcpu|mar|Add0~30_combout  = \mcpu|mar|Add0~29  $ (\mcpu|mar|dout [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mar|dout [15]),
	.cin(\mcpu|mar|Add0~29 ),
	.combout(\mcpu|mar|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Add0~30 .lut_mask = 16'h0FF0;
defparam \mcpu|mar|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \mcpu|mar|dout[15] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[15]~7_combout ),
	.asdata(\mcpu|mar|Add0~30_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[15] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \mm|WideOr0~2 (
// Equation(s):
// \mm|WideOr0~2_combout  = (\mcpu|mar|dout [14]) # ((\mcpu|mar|dout [15]) # (\mcpu|mar|dout [13]))

	.dataa(\mcpu|mar|dout [14]),
	.datab(gnd),
	.datac(\mcpu|mar|dout [15]),
	.datad(\mcpu|mar|dout [13]),
	.cin(gnd),
	.combout(\mm|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm|WideOr0~2 .lut_mask = 16'hFFFA;
defparam \mm|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \mcpu|mcontrol|drload~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mcpu|mcontrol|drload~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mcpu|mcontrol|drload~1clkctrl_outclk ));
// synopsys translate_off
defparam \mcpu|mcontrol|drload~1clkctrl .clock_type = "global clock";
defparam \mcpu|mcontrol|drload~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \mm|memory~0feeder (
// Equation(s):
// \mm|memory~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|memory~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~0feeder .lut_mask = 16'hFFFF;
defparam \mm|memory~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \mm|memory~0 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mm|memory~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~0 .is_wysiwyg = "true";
defparam \mm|memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \mem|div_clk~1 (
// Equation(s):
// \mem|div_clk~1_combout  = (!\mem|div_clk~q ) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\mem|div_clk~q ),
	.cin(gnd),
	.combout(\mem|div_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem|div_clk~1 .lut_mask = 16'h33FF;
defparam \mem|div_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \mem|div_clk~feeder (
// Equation(s):
// \mem|div_clk~feeder_combout  = \mem|div_clk~1_combout 

	.dataa(\mem|div_clk~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|div_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|div_clk~feeder .lut_mask = 16'hAAAA;
defparam \mem|div_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N11
dffeas \mem|div_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem|div_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem|div_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|div_clk .is_wysiwyg = "true";
defparam \mem|div_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \mem|div_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mem|div_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mem|div_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \mem|div_clk~clkctrl .clock_type = "global clock";
defparam \mem|div_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \D[1]~input (
	.i(D[1]),
	.ibar(gnd),
	.o(\D[1]~input_o ));
// synopsys translate_off
defparam \D[1]~input .bus_hold = "false";
defparam \D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N15
cycloneive_io_ibuf \A1~input (
	.i(A1),
	.ibar(gnd),
	.o(\A1~input_o ));
// synopsys translate_off
defparam \A1~input .bus_hold = "false";
defparam \A1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \mm|A_d1~0 (
// Equation(s):
// \mm|A_d1~0_combout  = !\A1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A1~input_o ),
	.cin(gnd),
	.combout(\mm|A_d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm|A_d1~0 .lut_mask = 16'h00FF;
defparam \mm|A_d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \mm|A_d1 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|A_d1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|A_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|A_d1 .is_wysiwyg = "true";
defparam \mm|A_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \mm|A_d2 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|A_d1~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|A_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|A_d2 .is_wysiwyg = "true";
defparam \mm|A_d2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \mm|cnt~0 (
// Equation(s):
// \mm|cnt~0_combout  = (\mm|A_d1~q  & (!\mm|A_d2~q  & (\SW1~input_o  $ (\SW2~input_o ))))

	.dataa(\SW1~input_o ),
	.datab(\mm|A_d1~q ),
	.datac(\mm|A_d2~q ),
	.datad(\SW2~input_o ),
	.cin(gnd),
	.combout(\mm|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm|cnt~0 .lut_mask = 16'h0408;
defparam \mm|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \mm|Add0~0 (
// Equation(s):
// \mm|Add0~0_combout  = \mm|cnt [0] $ (VCC)
// \mm|Add0~1  = CARRY(\mm|cnt [0])

	.dataa(gnd),
	.datab(\mm|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mm|Add0~0_combout ),
	.cout(\mm|Add0~1 ));
// synopsys translate_off
defparam \mm|Add0~0 .lut_mask = 16'h33CC;
defparam \mm|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \mm|cnt~1 (
// Equation(s):
// \mm|cnt~1_combout  = (\mm|cnt~0_combout  & (\mm|Add0~0_combout )) # (!\mm|cnt~0_combout  & ((\mm|cnt [0])))

	.dataa(\mm|Add0~0_combout ),
	.datab(gnd),
	.datac(\mm|cnt [0]),
	.datad(\mm|cnt~0_combout ),
	.cin(gnd),
	.combout(\mm|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm|cnt~1 .lut_mask = 16'hAAF0;
defparam \mm|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \mm|cnt[0] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mm|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|cnt[0] .is_wysiwyg = "true";
defparam \mm|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \mm|Add0~2 (
// Equation(s):
// \mm|Add0~2_combout  = (\mm|cnt [1] & (!\mm|Add0~1 )) # (!\mm|cnt [1] & ((\mm|Add0~1 ) # (GND)))
// \mm|Add0~3  = CARRY((!\mm|Add0~1 ) # (!\mm|cnt [1]))

	.dataa(\mm|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm|Add0~1 ),
	.combout(\mm|Add0~2_combout ),
	.cout(\mm|Add0~3 ));
// synopsys translate_off
defparam \mm|Add0~2 .lut_mask = 16'h5A5F;
defparam \mm|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \mm|cnt~2 (
// Equation(s):
// \mm|cnt~2_combout  = (\mm|cnt~0_combout  & ((\mm|Add0~2_combout ))) # (!\mm|cnt~0_combout  & (\mm|cnt [1]))

	.dataa(gnd),
	.datab(\mm|cnt~0_combout ),
	.datac(\mm|cnt [1]),
	.datad(\mm|Add0~2_combout ),
	.cin(gnd),
	.combout(\mm|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm|cnt~2 .lut_mask = 16'hFC30;
defparam \mm|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \mm|cnt[1] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mm|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|cnt[1] .is_wysiwyg = "true";
defparam \mm|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \mm|always4~0 (
// Equation(s):
// \mm|always4~0_combout  = (!\SW2~input_o  & (\SW1~input_o  & (\mm|A_d1~q  & !\mm|A_d2~q )))

	.dataa(\SW2~input_o ),
	.datab(\SW1~input_o ),
	.datac(\mm|A_d1~q ),
	.datad(\mm|A_d2~q ),
	.cin(gnd),
	.combout(\mm|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm|always4~0 .lut_mask = 16'h0040;
defparam \mm|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \mm|Add0~4 (
// Equation(s):
// \mm|Add0~4_combout  = (\mm|cnt [2] & (\mm|Add0~3  $ (GND))) # (!\mm|cnt [2] & (!\mm|Add0~3  & VCC))
// \mm|Add0~5  = CARRY((\mm|cnt [2] & !\mm|Add0~3 ))

	.dataa(\mm|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm|Add0~3 ),
	.combout(\mm|Add0~4_combout ),
	.cout(\mm|Add0~5 ));
// synopsys translate_off
defparam \mm|Add0~4 .lut_mask = 16'hA50A;
defparam \mm|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \mm|cnt~3 (
// Equation(s):
// \mm|cnt~3_combout  = (\mm|cnt~0_combout  & ((\mm|Add0~4_combout ))) # (!\mm|cnt~0_combout  & (\mm|cnt [2]))

	.dataa(gnd),
	.datab(\mm|cnt~0_combout ),
	.datac(\mm|cnt [2]),
	.datad(\mm|Add0~4_combout ),
	.cin(gnd),
	.combout(\mm|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm|cnt~3 .lut_mask = 16'hFC30;
defparam \mm|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \mm|cnt[2] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mm|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|cnt[2] .is_wysiwyg = "true";
defparam \mm|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \mm|Add0~6 (
// Equation(s):
// \mm|Add0~6_combout  = (\mm|cnt [3] & (!\mm|Add0~5 )) # (!\mm|cnt [3] & ((\mm|Add0~5 ) # (GND)))
// \mm|Add0~7  = CARRY((!\mm|Add0~5 ) # (!\mm|cnt [3]))

	.dataa(gnd),
	.datab(\mm|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm|Add0~5 ),
	.combout(\mm|Add0~6_combout ),
	.cout(\mm|Add0~7 ));
// synopsys translate_off
defparam \mm|Add0~6 .lut_mask = 16'h3C3F;
defparam \mm|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \mm|cnt~4 (
// Equation(s):
// \mm|cnt~4_combout  = (\mm|cnt~0_combout  & ((\mm|Add0~6_combout ))) # (!\mm|cnt~0_combout  & (\mm|cnt [3]))

	.dataa(gnd),
	.datab(\mm|cnt~0_combout ),
	.datac(\mm|cnt [3]),
	.datad(\mm|Add0~6_combout ),
	.cin(gnd),
	.combout(\mm|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm|cnt~4 .lut_mask = 16'hFC30;
defparam \mm|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \mm|cnt[3] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mm|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|cnt[3] .is_wysiwyg = "true";
defparam \mm|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \mm|Add0~8 (
// Equation(s):
// \mm|Add0~8_combout  = \mm|cnt [4] $ (!\mm|Add0~7 )

	.dataa(\mm|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mm|Add0~7 ),
	.combout(\mm|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm|Add0~8 .lut_mask = 16'hA5A5;
defparam \mm|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \mm|cnt~5 (
// Equation(s):
// \mm|cnt~5_combout  = (\mm|cnt~0_combout  & ((\mm|Add0~8_combout ))) # (!\mm|cnt~0_combout  & (\mm|cnt [4]))

	.dataa(\mm|cnt [4]),
	.datab(\mm|cnt~0_combout ),
	.datac(gnd),
	.datad(\mm|Add0~8_combout ),
	.cin(gnd),
	.combout(\mm|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm|cnt~5 .lut_mask = 16'hEE22;
defparam \mm|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \mm|cnt[4] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt~5_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|cnt[4] .is_wysiwyg = "true";
defparam \mm|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \mm|memory~46 (
// Equation(s):
// \mm|memory~46_combout  = (!\mm|cnt [4] & (!\mm|cnt [0] & (!\mm|cnt [2] & !\mm|cnt [3])))

	.dataa(\mm|cnt [4]),
	.datab(\mm|cnt [0]),
	.datac(\mm|cnt [2]),
	.datad(\mm|cnt [3]),
	.cin(gnd),
	.combout(\mm|memory~46_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~46 .lut_mask = 16'h0001;
defparam \mm|memory~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \mm|memory~47 (
// Equation(s):
// \mm|memory~47_combout  = (!\mm|cnt [1] & (\rst~input_o  & (\mm|always4~0_combout  & \mm|memory~46_combout )))

	.dataa(\mm|cnt [1]),
	.datab(\rst~input_o ),
	.datac(\mm|always4~0_combout ),
	.datad(\mm|memory~46_combout ),
	.cin(gnd),
	.combout(\mm|memory~47_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~47 .lut_mask = 16'h4000;
defparam \mm|memory~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \mm|memory~2 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~2 .is_wysiwyg = "true";
defparam \mm|memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \mm|comb~0 (
// Equation(s):
// \mm|comb~0_combout  = (\rst~input_o  & \mm|always4~0_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\mm|always4~0_combout ),
	.cin(gnd),
	.combout(\mm|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm|comb~0 .lut_mask = 16'hCC00;
defparam \mm|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \D[0]~input (
	.i(D[0]),
	.ibar(gnd),
	.o(\D[0]~input_o ));
// synopsys translate_off
defparam \D[0]~input .bus_hold = "false";
defparam \D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \D[2]~input (
	.i(D[2]),
	.ibar(gnd),
	.o(\D[2]~input_o ));
// synopsys translate_off
defparam \D[2]~input .bus_hold = "false";
defparam \D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \D[3]~input (
	.i(D[3]),
	.ibar(gnd),
	.o(\D[3]~input_o ));
// synopsys translate_off
defparam \D[3]~input .bus_hold = "false";
defparam \D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \D[4]~input (
	.i(D[4]),
	.ibar(gnd),
	.o(\D[4]~input_o ));
// synopsys translate_off
defparam \D[4]~input .bus_hold = "false";
defparam \D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \D[5]~input (
	.i(D[5]),
	.ibar(gnd),
	.o(\D[5]~input_o ));
// synopsys translate_off
defparam \D[5]~input .bus_hold = "false";
defparam \D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \D[6]~input (
	.i(D[6]),
	.ibar(gnd),
	.o(\D[6]~input_o ));
// synopsys translate_off
defparam \D[6]~input .bus_hold = "false";
defparam \D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \D[7]~input (
	.i(D[7]),
	.ibar(gnd),
	.o(\D[7]~input_o ));
// synopsys translate_off
defparam \D[7]~input .bus_hold = "false";
defparam \D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cycloneive_ram_block \mm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mm|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem|div_clk~clkctrl_outclk ),
	.clk1(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.ena0(\mm|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D[7]~input_o ,\D[6]~input_o ,\D[5]~input_o ,\D[4]~input_o ,\D[3]~input_o ,\D[2]~input_o ,\D[1]~input_o ,\D[0]~input_o }),
	.portaaddr({\mm|cnt [4],\mm|cnt [3],\mm|cnt [2],\mm|cnt [1],\mm|cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mcpu|mar|dout~17_combout ,\mcpu|mar|dout~15_combout ,\mcpu|mar|dout~13_combout ,\mcpu|mar|dout~11_combout ,\mcpu|mar|dout~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:mm|altsyncram:memory_rtl_0|altsyncram_qsc1:auto_generated|ALTSYNCRAM";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \mm|memory~39 (
// Equation(s):
// \mm|memory~39_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a1 ))) # (!\mm|memory~0_q  & (\mm|memory~2_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~2_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mm|memory~39_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~39 .lut_mask = 16'hFC30;
defparam \mm|memory~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \mm|data_rom[1] (
// Equation(s):
// \mm|data_rom [1] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|memory~39_combout )) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|data_rom [1])))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datac(\mm|memory~39_combout ),
	.datad(\mm|data_rom [1]),
	.cin(gnd),
	.combout(\mm|data_rom [1]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[1] .lut_mask = 16'hF3C0;
defparam \mm|data_rom[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \mm|data_out~10 (
// Equation(s):
// \mm|data_out~10_combout  = (!\mm|WideOr0~0_combout  & (!\mm|WideOr0~2_combout  & (!\mm|WideOr0~1_combout  & \mm|data_rom [1])))

	.dataa(\mm|WideOr0~0_combout ),
	.datab(\mm|WideOr0~2_combout ),
	.datac(\mm|WideOr0~1_combout ),
	.datad(\mm|data_rom [1]),
	.cin(gnd),
	.combout(\mm|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~10 .lut_mask = 16'h0100;
defparam \mm|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
cycloneive_lcell_comb \mcpu|dbus[1]~11 (
// Equation(s):
// \mcpu|dbus[1]~11_combout  = (\mcpu|dbus[1]~10_combout  & (\mcpu|dbus[1]~9_combout  & ((\mm|data_out~10_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mcpu|dbus[1]~10_combout ),
	.datab(\mm|data_out[0]~9_combout ),
	.datac(\mcpu|dbus[1]~9_combout ),
	.datad(\mm|data_out~10_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~11 .lut_mask = 16'hA020;
defparam \mcpu|dbus[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneive_lcell_comb \mcpu|dbus[1]~12 (
// Equation(s):
// \mcpu|dbus[1]~12_combout  = ((\mcpu|dbus[1]~8_combout  & (\mcpu|dbus[1]~7_combout  & \mcpu|dbus[1]~11_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[1]~8_combout ),
	.datab(\mcpu|dbus[1]~7_combout ),
	.datac(\mcpu|dbus[1]~11_combout ),
	.datad(\mcpu|dbus[0]~6_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~12 .lut_mask = 16'h80FF;
defparam \mcpu|dbus[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N13
dffeas \mcpu|mx|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \mcpu|malu|Mux7~0 (
// Equation(s):
// \mcpu|malu|Mux7~0_combout  = (\mcpu|mcontrol|alus [3] & ((\mcpu|malu|Mux1~2_combout  & ((\mcpu|dbus[0]~49_combout ))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [1])))) # (!\mcpu|mcontrol|alus [3] & (((\mcpu|malu|Mux1~2_combout ))))

	.dataa(\mcpu|mx|dout [1]),
	.datab(\mcpu|mcontrol|alus [3]),
	.datac(\mcpu|dbus[0]~49_combout ),
	.datad(\mcpu|malu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux7~0 .lut_mask = 16'hF388;
defparam \mcpu|malu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \mcpu|malu|Mux7~1 (
// Equation(s):
// \mcpu|malu|Mux7~1_combout  = (\mcpu|mx|dout [0] & ((\mcpu|malu|Mux7~0_combout  & ((\mcpu|malu|Mux1~3_combout ))) # (!\mcpu|malu|Mux7~0_combout  & (\mcpu|dbus[0]~49_combout  & !\mcpu|malu|Mux1~3_combout )))) # (!\mcpu|mx|dout [0] & 
// (((\mcpu|malu|Mux7~0_combout ))))

	.dataa(\mcpu|dbus[0]~49_combout ),
	.datab(\mcpu|mx|dout [0]),
	.datac(\mcpu|malu|Mux7~0_combout ),
	.datad(\mcpu|malu|Mux1~3_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux7~1 .lut_mask = 16'hF038;
defparam \mcpu|malu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \mcpu|malu|dout~0 (
// Equation(s):
// \mcpu|malu|dout~0_combout  = (\mcpu|mx|dout [0]) # ((\mcpu|dbus[0]~4_combout ) # (!\mcpu|dbus[0]~6_combout ))

	.dataa(gnd),
	.datab(\mcpu|mx|dout [0]),
	.datac(\mcpu|dbus[0]~4_combout ),
	.datad(\mcpu|dbus[0]~6_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|dout~0 .lut_mask = 16'hFCFF;
defparam \mcpu|malu|dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \mcpu|malu|Mux7~2 (
// Equation(s):
// \mcpu|malu|Mux7~2_combout  = (\mcpu|malu|Mux1~0_combout  & (\mcpu|malu|Mux1~1_combout )) # (!\mcpu|malu|Mux1~0_combout  & ((\mcpu|malu|Mux1~1_combout  & ((\mcpu|malu|dout~0_combout ))) # (!\mcpu|malu|Mux1~1_combout  & (\mcpu|malu|Mux7~1_combout ))))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|malu|Mux7~1_combout ),
	.datad(\mcpu|malu|dout~0_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux7~2 .lut_mask = 16'hDC98;
defparam \mcpu|malu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneive_lcell_comb \mcpu|malu|Mux7~3 (
// Equation(s):
// \mcpu|malu|Mux7~3_combout  = (\mcpu|malu|Mux1~0_combout  & ((\mcpu|malu|Mux7~2_combout  & (\mcpu|malu|dout~1_combout )) # (!\mcpu|malu|Mux7~2_combout  & ((\mcpu|malu|Add0~4_combout ))))) # (!\mcpu|malu|Mux1~0_combout  & (((\mcpu|malu|Mux7~2_combout ))))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|dout~1_combout ),
	.datac(\mcpu|malu|Mux7~2_combout ),
	.datad(\mcpu|malu|Add0~4_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux7~3 .lut_mask = 16'hDAD0;
defparam \mcpu|malu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \mcpu|mr0|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|malu|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneive_lcell_comb \mcpu|dbus[0]~4 (
// Equation(s):
// \mcpu|dbus[0]~4_combout  = (\mcpu|dbus[0]~0_combout  & (\mcpu|dbus[0]~3_combout  & ((\mcpu|mr0|dout [0]) # (!\mcpu|mcontrol|r0bus~0_combout ))))

	.dataa(\mcpu|mcontrol|r0bus~0_combout ),
	.datab(\mcpu|mr0|dout [0]),
	.datac(\mcpu|dbus[0]~0_combout ),
	.datad(\mcpu|dbus[0]~3_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~4 .lut_mask = 16'hD000;
defparam \mcpu|dbus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \mcpu|mpc|Add0~30 (
// Equation(s):
// \mcpu|mpc|Add0~30_combout  = \mcpu|mpc|dout [0] $ (VCC)
// \mcpu|mpc|Add0~31  = CARRY(\mcpu|mpc|dout [0])

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~30_combout ),
	.cout(\mcpu|mpc|Add0~31 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~30 .lut_mask = 16'h33CC;
defparam \mcpu|mpc|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \mcpu|mpc|Add0~32 (
// Equation(s):
// \mcpu|mpc|Add0~32_combout  = (\mcpu|mcontrol|clr~0_combout  & ((\mcpu|dbus[0]~4_combout ) # ((!\mcpu|dbus[0]~6_combout )))) # (!\mcpu|mcontrol|clr~0_combout  & (((\mcpu|mpc|Add0~30_combout ))))

	.dataa(\mcpu|dbus[0]~4_combout ),
	.datab(\mcpu|mcontrol|clr~0_combout ),
	.datac(\mcpu|mpc|Add0~30_combout ),
	.datad(\mcpu|dbus[0]~6_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~32 .lut_mask = 16'hB8FC;
defparam \mcpu|mpc|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \mcpu|mpc|dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \mcpu|mpc|Add0~33 (
// Equation(s):
// \mcpu|mpc|Add0~33_combout  = (\mcpu|mpc|dout [1] & (!\mcpu|mpc|Add0~31 )) # (!\mcpu|mpc|dout [1] & ((\mcpu|mpc|Add0~31 ) # (GND)))
// \mcpu|mpc|Add0~34  = CARRY((!\mcpu|mpc|Add0~31 ) # (!\mcpu|mpc|dout [1]))

	.dataa(gnd),
	.datab(\mcpu|mpc|dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~31 ),
	.combout(\mcpu|mpc|Add0~33_combout ),
	.cout(\mcpu|mpc|Add0~34 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~33 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \mcpu|mpc|Add0~63 (
// Equation(s):
// \mcpu|mpc|Add0~63_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~33_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|dbus[1]~12_combout ))))) # (!\mcpu|mcontrol|t5~q  & (\mcpu|mpc|Add0~33_combout ))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mpc|Add0~33_combout ),
	.datac(\mcpu|mcontrol|trload~0_combout ),
	.datad(\mcpu|dbus[1]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~63 .lut_mask = 16'hCEC4;
defparam \mcpu|mpc|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \mcpu|mpc|dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mpc|Add0~63_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \mcpu|mpc|Add0~64 (
// Equation(s):
// \mcpu|mpc|Add0~64_combout  = (\mcpu|mcontrol|t5~q  & ((\mcpu|mcontrol|trload~0_combout  & (\mcpu|mpc|Add0~35_combout )) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|dbus[2]~17_combout ))))) # (!\mcpu|mcontrol|t5~q  & (((\mcpu|mpc|Add0~35_combout ))))

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mpc|Add0~35_combout ),
	.datad(\mcpu|dbus[2]~17_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~64 .lut_mask = 16'hF2D0;
defparam \mcpu|mpc|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \mcpu|mpc|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \mcpu|dbus[2]~14 (
// Equation(s):
// \mcpu|dbus[2]~14_combout  = (\mcpu|mcontrol|drlbus~combout  & (\mcpu|mdr|dout [2] & ((\mcpu|mpc|dout [2]) # (!\mcpu|mcontrol|pcbus~combout )))) # (!\mcpu|mcontrol|drlbus~combout  & ((\mcpu|mpc|dout [2]) # ((!\mcpu|mcontrol|pcbus~combout ))))

	.dataa(\mcpu|mcontrol|drlbus~combout ),
	.datab(\mcpu|mpc|dout [2]),
	.datac(\mcpu|mdr|dout [2]),
	.datad(\mcpu|mcontrol|pcbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~14 .lut_mask = 16'hC4F5;
defparam \mcpu|dbus[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \mm|memory~3 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~3 .is_wysiwyg = "true";
defparam \mm|memory~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \mm|memory~40 (
// Equation(s):
// \mm|memory~40_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a2 ))) # (!\mm|memory~0_q  & (\mm|memory~3_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~3_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mm|memory~40_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~40 .lut_mask = 16'hFC30;
defparam \mm|memory~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \mm|data_rom[2] (
// Equation(s):
// \mm|data_rom [2] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|memory~40_combout )) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|data_rom [2])))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datac(\mm|memory~40_combout ),
	.datad(\mm|data_rom [2]),
	.cin(gnd),
	.combout(\mm|data_rom [2]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[2] .lut_mask = 16'hF3C0;
defparam \mm|data_rom[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \mm|data_out~11 (
// Equation(s):
// \mm|data_out~11_combout  = (!\mm|WideOr0~2_combout  & (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~0_combout  & \mm|data_rom [2])))

	.dataa(\mm|WideOr0~2_combout ),
	.datab(\mm|WideOr0~1_combout ),
	.datac(\mm|WideOr0~0_combout ),
	.datad(\mm|data_rom [2]),
	.cin(gnd),
	.combout(\mm|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~11 .lut_mask = 16'h0100;
defparam \mm|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \mcpu|dbus[2]~16 (
// Equation(s):
// \mcpu|dbus[2]~16_combout  = (\mcpu|dbus[2]~15_combout  & (\mcpu|dbus[2]~14_combout  & ((\mm|data_out~11_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mm|data_out[0]~9_combout ),
	.datab(\mcpu|dbus[2]~15_combout ),
	.datac(\mcpu|dbus[2]~14_combout ),
	.datad(\mm|data_out~11_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~16 .lut_mask = 16'hC040;
defparam \mcpu|dbus[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \mcpu|dbus[2]~17 (
// Equation(s):
// \mcpu|dbus[2]~17_combout  = ((\mcpu|dbus[2]~16_combout  & \mcpu|dbus[2]~13_combout )) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[0]~6_combout ),
	.datab(\mcpu|dbus[2]~16_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[2]~13_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~17 .lut_mask = 16'hDD55;
defparam \mcpu|dbus[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \mcpu|mdr|dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[2]~17_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \mcpu|mar|dout[10]~2 (
// Equation(s):
// \mcpu|mar|dout[10]~2_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [10])) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [2])))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [10]),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [2]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[10]~2 .lut_mask = 16'hDD88;
defparam \mcpu|mar|dout[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \mcpu|mpc|Add0~51 (
// Equation(s):
// \mcpu|mpc|Add0~51_combout  = (\mcpu|mpc|dout [10] & (\mcpu|mpc|Add0~50  $ (GND))) # (!\mcpu|mpc|dout [10] & (!\mcpu|mpc|Add0~50  & VCC))
// \mcpu|mpc|Add0~52  = CARRY((\mcpu|mpc|dout [10] & !\mcpu|mpc|Add0~50 ))

	.dataa(\mcpu|mpc|dout [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~50 ),
	.combout(\mcpu|mpc|Add0~51_combout ),
	.cout(\mcpu|mpc|Add0~52 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~51 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \mcpu|mpc|Add0~72 (
// Equation(s):
// \mcpu|mpc|Add0~72_combout  = (\mcpu|mcontrol|trload~0_combout  & (((\mcpu|mpc|Add0~51_combout )))) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & (\mcpu|mar|dout[10]~2_combout )) # (!\mcpu|mcontrol|t5~q  & ((\mcpu|mpc|Add0~51_combout 
// )))))

	.dataa(\mcpu|mar|dout[10]~2_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mpc|Add0~51_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~72 .lut_mask = 16'hEF20;
defparam \mcpu|mpc|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \mcpu|mpc|dout[10] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~72_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[10] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \mcpu|mpc|Add0~73 (
// Equation(s):
// \mcpu|mpc|Add0~73_combout  = (\mcpu|mcontrol|trload~0_combout  & (((\mcpu|mpc|Add0~53_combout )))) # (!\mcpu|mcontrol|trload~0_combout  & ((\mcpu|mcontrol|t5~q  & (\mcpu|mar|dout[11]~3_combout )) # (!\mcpu|mcontrol|t5~q  & ((\mcpu|mpc|Add0~53_combout 
// )))))

	.dataa(\mcpu|mar|dout[11]~3_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mpc|Add0~53_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~73 .lut_mask = 16'hEF20;
defparam \mcpu|mpc|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \mcpu|mpc|dout[11] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Add0~73_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|dout[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|dout[11] .is_wysiwyg = "true";
defparam \mcpu|mpc|dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \mcpu|mar|dout[11]~3 (
// Equation(s):
// \mcpu|mar|dout[11]~3_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [11])) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [3])))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [11]),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [3]),
	.cin(gnd),
	.combout(\mcpu|mar|dout[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout[11]~3 .lut_mask = 16'hDD88;
defparam \mcpu|mar|dout[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \mcpu|mar|dout[11] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout[11]~3_combout ),
	.asdata(\mcpu|mar|Add0~22_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontrol|arload~combout ),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[11] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \mm|WideOr0~1 (
// Equation(s):
// \mm|WideOr0~1_combout  = (\mcpu|mar|dout [11]) # ((\mcpu|mar|dout [12]) # ((\mcpu|mar|dout [10]) # (\mcpu|mar|dout [9])))

	.dataa(\mcpu|mar|dout [11]),
	.datab(\mcpu|mar|dout [12]),
	.datac(\mcpu|mar|dout [10]),
	.datad(\mcpu|mar|dout [9]),
	.cin(gnd),
	.combout(\mm|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \mm|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \mm|memory~4 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~4 .is_wysiwyg = "true";
defparam \mm|memory~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \mm|memory~41 (
// Equation(s):
// \mm|memory~41_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a3 ))) # (!\mm|memory~0_q  & (\mm|memory~4_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~4_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\mm|memory~41_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~41 .lut_mask = 16'hFC30;
defparam \mm|memory~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \mm|data_rom[3] (
// Equation(s):
// \mm|data_rom [3] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|memory~41_combout )) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|data_rom [3])))

	.dataa(\mm|memory~41_combout ),
	.datab(gnd),
	.datac(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datad(\mm|data_rom [3]),
	.cin(gnd),
	.combout(\mm|data_rom [3]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[3] .lut_mask = 16'hAFA0;
defparam \mm|data_rom[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \mm|data_out~12 (
// Equation(s):
// \mm|data_out~12_combout  = (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~0_combout  & (!\mm|WideOr0~2_combout  & \mm|data_rom [3])))

	.dataa(\mm|WideOr0~1_combout ),
	.datab(\mm|WideOr0~0_combout ),
	.datac(\mm|WideOr0~2_combout ),
	.datad(\mm|data_rom [3]),
	.cin(gnd),
	.combout(\mm|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~12 .lut_mask = 16'h0100;
defparam \mm|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \mcpu|dbus[3]~20 (
// Equation(s):
// \mcpu|dbus[3]~20_combout  = (\mcpu|mcontrol|drlbus~combout  & (\mcpu|mdr|dout [3] & ((\mcpu|mpc|dout [3]) # (!\mcpu|mcontrol|pcbus~combout )))) # (!\mcpu|mcontrol|drlbus~combout  & ((\mcpu|mpc|dout [3]) # ((!\mcpu|mcontrol|pcbus~combout ))))

	.dataa(\mcpu|mcontrol|drlbus~combout ),
	.datab(\mcpu|mpc|dout [3]),
	.datac(\mcpu|mdr|dout [3]),
	.datad(\mcpu|mcontrol|pcbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~20 .lut_mask = 16'hC4F5;
defparam \mcpu|dbus[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \mcpu|dbus[3]~22 (
// Equation(s):
// \mcpu|dbus[3]~22_combout  = (\mcpu|dbus[3]~21_combout  & (\mcpu|dbus[3]~20_combout  & ((\mm|data_out~12_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mcpu|dbus[3]~21_combout ),
	.datab(\mm|data_out[0]~9_combout ),
	.datac(\mm|data_out~12_combout ),
	.datad(\mcpu|dbus[3]~20_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~22 .lut_mask = 16'hA200;
defparam \mcpu|dbus[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \mcpu|mtr|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \mcpu|dbus[3]~18 (
// Equation(s):
// \mcpu|dbus[3]~18_combout  = ((\mcpu|mtr|dout [3]) # ((!\mcpu|mcontrol|ilad~q  & \mcpu|mcontrol|trload~0_combout ))) # (!\mcpu|mcontrol|t5~q )

	.dataa(\mcpu|mcontrol|t5~q ),
	.datab(\mcpu|mcontrol|ilad~q ),
	.datac(\mcpu|mtr|dout [3]),
	.datad(\mcpu|mcontrol|trload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~18 .lut_mask = 16'hF7F5;
defparam \mcpu|dbus[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \mcpu|mr0|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|malu|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \mcpu|dbus[3]~19 (
// Equation(s):
// \mcpu|dbus[3]~19_combout  = (\mcpu|mr0|dout [3]) # (((!\mcpu|mcontrol|imvr~q  & !\mcpu|mcontrol|xload~combout )) # (!\mcpu|mcontrol|t3~q ))

	.dataa(\mcpu|mr0|dout [3]),
	.datab(\mcpu|mcontrol|imvr~q ),
	.datac(\mcpu|mcontrol|t3~q ),
	.datad(\mcpu|mcontrol|xload~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~19 .lut_mask = 16'hAFBF;
defparam \mcpu|dbus[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \mcpu|dbus[3]~23 (
// Equation(s):
// \mcpu|dbus[3]~23_combout  = ((\mcpu|dbus[3]~22_combout  & (\mcpu|dbus[3]~18_combout  & \mcpu|dbus[3]~19_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[3]~22_combout ),
	.datab(\mcpu|dbus[3]~18_combout ),
	.datac(\mcpu|dbus[0]~6_combout ),
	.datad(\mcpu|dbus[3]~19_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~23 .lut_mask = 16'h8F0F;
defparam \mcpu|dbus[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \mcpu|mdr|dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[3]~23_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \mcpu|mir|dout[3]~feeder (
// Equation(s):
// \mcpu|mir|dout[3]~feeder_combout  = \mcpu|mdr|dout [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mdr|dout [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mir|dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[3]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mir|dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \mcpu|mir|dout[3] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[3] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \mcpu|mir|dout[2]~feeder (
// Equation(s):
// \mcpu|mir|dout[2]~feeder_combout  = \mcpu|mdr|dout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [2]),
	.cin(gnd),
	.combout(\mcpu|mir|dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[2]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \mcpu|mir|dout[2] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[2] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \mcpu|mir|dout[1] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[1] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \mcpu|mir|dout[0]~feeder (
// Equation(s):
// \mcpu|mir|dout[0]~feeder_combout  = \mcpu|mdr|dout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [0]),
	.cin(gnd),
	.combout(\mcpu|mir|dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[0]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \mcpu|mir|dout[0] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[0] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \mcpu|mcontrol|Equal1~0 (
// Equation(s):
// \mcpu|mcontrol|Equal1~0_combout  = (!\mcpu|mir|dout [3] & (!\mcpu|mir|dout [2] & (!\mcpu|mir|dout [1] & !\mcpu|mir|dout [0])))

	.dataa(\mcpu|mir|dout [3]),
	.datab(\mcpu|mir|dout [2]),
	.datac(\mcpu|mir|dout [1]),
	.datad(\mcpu|mir|dout [0]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Equal1~0 .lut_mask = 16'h0001;
defparam \mcpu|mcontrol|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \mcpu|mcontrol|iand (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|iand~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|iand .is_wysiwyg = "true";
defparam \mcpu|mcontrol|iand .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~7 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~7_combout  = (!\mcpu|mir|dout [4] & (\mcpu|mir|dout [6] & (!\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~7 .lut_mask = 16'h0004;
defparam \mcpu|mcontrol|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \mcpu|mcontrol|ior (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ior~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ior .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ior .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~4 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~4_combout  = (\mcpu|mir|dout [4] & (!\mcpu|mir|dout [6] & (!\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~4 .lut_mask = 16'h0002;
defparam \mcpu|mcontrol|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \mcpu|mcontrol|iadd (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|iadd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|iadd .is_wysiwyg = "true";
defparam \mcpu|mcontrol|iadd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~5 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~5_combout  = (!\mcpu|mir|dout [4] & (!\mcpu|mir|dout [6] & (\mcpu|mir|dout [5] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~5 .lut_mask = 16'h0010;
defparam \mcpu|mcontrol|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \mcpu|mcontrol|isub (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|isub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|isub .is_wysiwyg = "true";
defparam \mcpu|mcontrol|isub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \mcpu|mcontrol|r1bus~0 (
// Equation(s):
// \mcpu|mcontrol|r1bus~0_combout  = (!\mcpu|mcontrol|iand~q  & (!\mcpu|mcontrol|ior~q  & (!\mcpu|mcontrol|iadd~q  & !\mcpu|mcontrol|isub~q )))

	.dataa(\mcpu|mcontrol|iand~q ),
	.datab(\mcpu|mcontrol|ior~q ),
	.datac(\mcpu|mcontrol|iadd~q ),
	.datad(\mcpu|mcontrol|isub~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|r1bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|r1bus~0 .lut_mask = 16'h0001;
defparam \mcpu|mcontrol|r1bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \mcpu|mcontrol|xload~1 (
// Equation(s):
// \mcpu|mcontrol|xload~1_combout  = (\mcpu|mcontrol|t3~q  & (((\mcpu|mcontrol|xload~0_combout ) # (\mcpu|mcontrol|ixor~q )) # (!\mcpu|mcontrol|r1bus~0_combout )))

	.dataa(\mcpu|mcontrol|t3~q ),
	.datab(\mcpu|mcontrol|r1bus~0_combout ),
	.datac(\mcpu|mcontrol|xload~0_combout ),
	.datad(\mcpu|mcontrol|ixor~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|xload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|xload~1 .lut_mask = 16'hAAA2;
defparam \mcpu|mcontrol|xload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \mcpu|mx|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[6]~35_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|xload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mx|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mx|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mx|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \mcpu|malu|Mux1~4 (
// Equation(s):
// \mcpu|malu|Mux1~4_combout  = (\mcpu|mcontrol|alus [3] & ((\mcpu|malu|Mux1~2_combout  & ((\mcpu|dbus[6]~35_combout ))) # (!\mcpu|malu|Mux1~2_combout  & (\mcpu|mx|dout [7])))) # (!\mcpu|mcontrol|alus [3] & (((\mcpu|malu|Mux1~2_combout ))))

	.dataa(\mcpu|mx|dout [7]),
	.datab(\mcpu|mcontrol|alus [3]),
	.datac(\mcpu|dbus[6]~35_combout ),
	.datad(\mcpu|malu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~4 .lut_mask = 16'hF388;
defparam \mcpu|malu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneive_lcell_comb \mcpu|malu|Mux1~5 (
// Equation(s):
// \mcpu|malu|Mux1~5_combout  = (\mcpu|mx|dout [6] & ((\mcpu|malu|Mux1~4_combout  & ((\mcpu|malu|Mux1~3_combout ))) # (!\mcpu|malu|Mux1~4_combout  & (\mcpu|dbus[6]~35_combout  & !\mcpu|malu|Mux1~3_combout )))) # (!\mcpu|mx|dout [6] & 
// (((\mcpu|malu|Mux1~4_combout ))))

	.dataa(\mcpu|mx|dout [6]),
	.datab(\mcpu|dbus[6]~35_combout ),
	.datac(\mcpu|malu|Mux1~4_combout ),
	.datad(\mcpu|malu|Mux1~3_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~5 .lut_mask = 16'hF058;
defparam \mcpu|malu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \mcpu|malu|Mux1~6 (
// Equation(s):
// \mcpu|malu|Mux1~6_combout  = (\mcpu|malu|Mux1~0_combout  & (((\mcpu|malu|Mux1~1_combout ) # (\mcpu|malu|Add0~22_combout )))) # (!\mcpu|malu|Mux1~0_combout  & (\mcpu|malu|Mux1~5_combout  & (!\mcpu|malu|Mux1~1_combout )))

	.dataa(\mcpu|malu|Mux1~0_combout ),
	.datab(\mcpu|malu|Mux1~5_combout ),
	.datac(\mcpu|malu|Mux1~1_combout ),
	.datad(\mcpu|malu|Add0~22_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~6 .lut_mask = 16'hAEA4;
defparam \mcpu|malu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \mcpu|malu|Mux1~7 (
// Equation(s):
// \mcpu|malu|Mux1~7_combout  = (\mcpu|malu|Mux1~1_combout  & ((\mcpu|dbus[6]~35_combout  & ((!\mcpu|malu|Mux1~6_combout ) # (!\mcpu|mx|dout [6]))) # (!\mcpu|dbus[6]~35_combout  & (\mcpu|mx|dout [6])))) # (!\mcpu|malu|Mux1~1_combout  & 
// (((\mcpu|malu|Mux1~6_combout ))))

	.dataa(\mcpu|dbus[6]~35_combout ),
	.datab(\mcpu|malu|Mux1~1_combout ),
	.datac(\mcpu|mx|dout [6]),
	.datad(\mcpu|malu|Mux1~6_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~7 .lut_mask = 16'h7BC8;
defparam \mcpu|malu|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \mcpu|mr0|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|malu|Mux1~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \mcpu|mtr|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [6]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \mcpu|dbus[6]~32 (
// Equation(s):
// \mcpu|dbus[6]~32_combout  = (\mcpu|mr0|dout [6] & (((\mcpu|mtr|dout [6])) # (!\mcpu|mcontrol|trbus~combout ))) # (!\mcpu|mr0|dout [6] & (!\mcpu|mcontrol|r0bus~0_combout  & ((\mcpu|mtr|dout [6]) # (!\mcpu|mcontrol|trbus~combout ))))

	.dataa(\mcpu|mr0|dout [6]),
	.datab(\mcpu|mcontrol|trbus~combout ),
	.datac(\mcpu|mtr|dout [6]),
	.datad(\mcpu|mcontrol|r0bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~32 .lut_mask = 16'hA2F3;
defparam \mcpu|dbus[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \mcpu|dbus[6]~33 (
// Equation(s):
// \mcpu|dbus[6]~33_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [6] & ((\mcpu|mdr|dout [6]) # (!\mcpu|mcontrol|drlbus~combout )))) # (!\mcpu|mcontrol|pcbus~combout  & (((\mcpu|mdr|dout [6])) # (!\mcpu|mcontrol|drlbus~combout )))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mcontrol|drlbus~combout ),
	.datac(\mcpu|mdr|dout [6]),
	.datad(\mcpu|mpc|dout [6]),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~33 .lut_mask = 16'hF351;
defparam \mcpu|dbus[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \mcpu|mcontrol|r1bus~1 (
// Equation(s):
// \mcpu|mcontrol|r1bus~1_combout  = (\mcpu|mcontrol|t4~q  & ((\mcpu|mcontrol|ixor~q ) # (!\mcpu|mcontrol|r1bus~0_combout )))

	.dataa(\mcpu|mcontrol|t4~q ),
	.datab(gnd),
	.datac(\mcpu|mcontrol|ixor~q ),
	.datad(\mcpu|mcontrol|r1bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|r1bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|r1bus~1 .lut_mask = 16'hA0AA;
defparam \mcpu|mcontrol|r1bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N11
dffeas \mcpu|mr1|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[6]~35_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \mm|memory~7 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~7 .is_wysiwyg = "true";
defparam \mm|memory~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \mm|memory~44 (
// Equation(s):
// \mm|memory~44_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\mm|memory~0_q  & (\mm|memory~7_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~7_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mm|memory~44_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~44 .lut_mask = 16'hFC30;
defparam \mm|memory~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \mm|data_rom[6] (
// Equation(s):
// \mm|data_rom [6] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|memory~44_combout ))) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|data_rom [6]))

	.dataa(gnd),
	.datab(\mm|data_rom [6]),
	.datac(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datad(\mm|memory~44_combout ),
	.cin(gnd),
	.combout(\mm|data_rom [6]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[6] .lut_mask = 16'hFC0C;
defparam \mm|data_rom[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \mm|data_out~15 (
// Equation(s):
// \mm|data_out~15_combout  = (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~0_combout  & (\mm|data_rom [6] & !\mm|WideOr0~2_combout )))

	.dataa(\mm|WideOr0~1_combout ),
	.datab(\mm|WideOr0~0_combout ),
	.datac(\mm|data_rom [6]),
	.datad(\mm|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mm|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~15 .lut_mask = 16'h0010;
defparam \mm|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \mcpu|dbus[6]~34 (
// Equation(s):
// \mcpu|dbus[6]~34_combout  = (\mcpu|mcontrol|r1bus~1_combout  & (\mcpu|mr1|dout [6] & ((\mm|data_out~15_combout ) # (!\mm|data_out[0]~9_combout )))) # (!\mcpu|mcontrol|r1bus~1_combout  & (((\mm|data_out~15_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mcpu|mcontrol|r1bus~1_combout ),
	.datab(\mcpu|mr1|dout [6]),
	.datac(\mm|data_out[0]~9_combout ),
	.datad(\mm|data_out~15_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~34 .lut_mask = 16'hDD0D;
defparam \mcpu|dbus[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \mcpu|dbus[6]~35 (
// Equation(s):
// \mcpu|dbus[6]~35_combout  = ((\mcpu|dbus[6]~32_combout  & (\mcpu|dbus[6]~33_combout  & \mcpu|dbus[6]~34_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[6]~32_combout ),
	.datab(\mcpu|dbus[6]~33_combout ),
	.datac(\mcpu|dbus[6]~34_combout ),
	.datad(\mcpu|dbus[0]~6_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~35 .lut_mask = 16'h80FF;
defparam \mcpu|dbus[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \mcpu|mdr|dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[6]~35_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \mcpu|mir|dout[6]~feeder (
// Equation(s):
// \mcpu|mir|dout[6]~feeder_combout  = \mcpu|mdr|dout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mdr|dout [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mir|dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[6]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mir|dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \mcpu|mir|dout[6] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[6] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~0 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~0_combout  = (!\mcpu|mir|dout [5] & (\mcpu|mir|dout [6] & (\mcpu|mir|dout [4] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [5]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [4]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~0 .lut_mask = 16'h4000;
defparam \mcpu|mcontrol|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \mcpu|mcontrol|ijpnz (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ijpnz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ijpnz .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ijpnz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneive_lcell_comb \mcpu|mcontrol|trload~0 (
// Equation(s):
// \mcpu|mcontrol|trload~0_combout  = (!\mcpu|mcontrol|ijmp~q  & ((\mcpu|mz|dout [0] & ((!\mcpu|mcontrol|ijpz~q ))) # (!\mcpu|mz|dout [0] & (!\mcpu|mcontrol|ijpnz~q ))))

	.dataa(\mcpu|mcontrol|ijpnz~q ),
	.datab(\mcpu|mz|dout [0]),
	.datac(\mcpu|mcontrol|ijpz~q ),
	.datad(\mcpu|mcontrol|ijmp~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|trload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|trload~0 .lut_mask = 16'h001D;
defparam \mcpu|mcontrol|trload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \mcpu|mcontrol|clr~2 (
// Equation(s):
// \mcpu|mcontrol|clr~2_combout  = (\mcpu|mcontrol|r0load~3_combout  & (!\mcpu|mcontrol|clr~1_combout  & ((\mcpu|mcontrol|trload~0_combout ) # (!\mcpu|mcontrol|t5~q ))))

	.dataa(\mcpu|mcontrol|r0load~3_combout ),
	.datab(\mcpu|mcontrol|trload~0_combout ),
	.datac(\mcpu|mcontrol|t5~q ),
	.datad(\mcpu|mcontrol|clr~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|clr~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|clr~2 .lut_mask = 16'h008A;
defparam \mcpu|mcontrol|clr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \mcpu|mcontrol|t0 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|clr~2_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t0 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneive_lcell_comb \mcpu|mcontrol|pcbus (
// Equation(s):
// \mcpu|mcontrol|pcbus~combout  = (\mcpu|mcontrol|t2~q ) # (!\mcpu|mcontrol|t0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontrol|t0~q ),
	.datad(\mcpu|mcontrol|t2~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|pcbus~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|pcbus .lut_mask = 16'hFF0F;
defparam \mcpu|mcontrol|pcbus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneive_lcell_comb \mcpu|dbus[4]~25 (
// Equation(s):
// \mcpu|dbus[4]~25_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [4] & ((\mcpu|mdr|dout [4]) # (!\mcpu|mcontrol|drlbus~combout )))) # (!\mcpu|mcontrol|pcbus~combout  & (((\mcpu|mdr|dout [4]) # (!\mcpu|mcontrol|drlbus~combout ))))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mpc|dout [4]),
	.datac(\mcpu|mdr|dout [4]),
	.datad(\mcpu|mcontrol|drlbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~25 .lut_mask = 16'hD0DD;
defparam \mcpu|dbus[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \mcpu|mr0|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|malu|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \mcpu|mtr|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \mcpu|dbus[4]~24 (
// Equation(s):
// \mcpu|dbus[4]~24_combout  = (\mcpu|mcontrol|trbus~combout  & (\mcpu|mtr|dout [4] & ((\mcpu|mr0|dout [4]) # (!\mcpu|mcontrol|r0bus~0_combout )))) # (!\mcpu|mcontrol|trbus~combout  & ((\mcpu|mr0|dout [4]) # ((!\mcpu|mcontrol|r0bus~0_combout ))))

	.dataa(\mcpu|mcontrol|trbus~combout ),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mtr|dout [4]),
	.datad(\mcpu|mcontrol|r0bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~24 .lut_mask = 16'hC4F5;
defparam \mcpu|dbus[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N3
dffeas \mcpu|mr1|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[4]~27_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \mm|memory~5 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~5 .is_wysiwyg = "true";
defparam \mm|memory~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \mm|memory~42 (
// Equation(s):
// \mm|memory~42_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a4 ))) # (!\mm|memory~0_q  & (\mm|memory~5_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~5_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mm|memory~42_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~42 .lut_mask = 16'hFC30;
defparam \mm|memory~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \mm|data_rom[4] (
// Equation(s):
// \mm|data_rom [4] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|memory~42_combout )) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|data_rom [4])))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datac(\mm|memory~42_combout ),
	.datad(\mm|data_rom [4]),
	.cin(gnd),
	.combout(\mm|data_rom [4]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[4] .lut_mask = 16'hF3C0;
defparam \mm|data_rom[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \mm|data_out~13 (
// Equation(s):
// \mm|data_out~13_combout  = (!\mm|WideOr0~2_combout  & (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~0_combout  & \mm|data_rom [4])))

	.dataa(\mm|WideOr0~2_combout ),
	.datab(\mm|WideOr0~1_combout ),
	.datac(\mm|WideOr0~0_combout ),
	.datad(\mm|data_rom [4]),
	.cin(gnd),
	.combout(\mm|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~13 .lut_mask = 16'h0100;
defparam \mm|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cycloneive_lcell_comb \mcpu|dbus[4]~26 (
// Equation(s):
// \mcpu|dbus[4]~26_combout  = (\mcpu|mcontrol|r1bus~1_combout  & (\mcpu|mr1|dout [4] & ((\mm|data_out~13_combout ) # (!\mm|data_out[0]~9_combout )))) # (!\mcpu|mcontrol|r1bus~1_combout  & (((\mm|data_out~13_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mcpu|mcontrol|r1bus~1_combout ),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mm|data_out~13_combout ),
	.datad(\mm|data_out[0]~9_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~26 .lut_mask = 16'hD0DD;
defparam \mcpu|dbus[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \mcpu|dbus[4]~27 (
// Equation(s):
// \mcpu|dbus[4]~27_combout  = ((\mcpu|dbus[4]~25_combout  & (\mcpu|dbus[4]~24_combout  & \mcpu|dbus[4]~26_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[4]~25_combout ),
	.datab(\mcpu|dbus[0]~6_combout ),
	.datac(\mcpu|dbus[4]~24_combout ),
	.datad(\mcpu|dbus[4]~26_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~27 .lut_mask = 16'hB333;
defparam \mcpu|dbus[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \mcpu|mdr|dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[4]~27_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \mcpu|mir|dout[4]~feeder (
// Equation(s):
// \mcpu|mir|dout[4]~feeder_combout  = \mcpu|mdr|dout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [4]),
	.cin(gnd),
	.combout(\mcpu|mir|dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[4]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \mcpu|mir|dout[4] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[4] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~9 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~9_combout  = (!\mcpu|mir|dout [4] & (!\mcpu|mir|dout [6] & (\mcpu|mir|dout [5] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [4]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [5]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~9 .lut_mask = 16'h1000;
defparam \mcpu|mcontrol|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \mcpu|mcontrol|imvr (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|imvr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|imvr .is_wysiwyg = "true";
defparam \mcpu|mcontrol|imvr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~14 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~14_combout  = (!\mcpu|mir|dout [5] & (!\mcpu|mir|dout [6] & (!\mcpu|mir|dout [4] & !\mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [5]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [4]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~14 .lut_mask = 16'h0001;
defparam \mcpu|mcontrol|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \mcpu|mcontrol|inop (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|inop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|inop .is_wysiwyg = "true";
defparam \mcpu|mcontrol|inop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \mcpu|mcontrol|clr~1 (
// Equation(s):
// \mcpu|mcontrol|clr~1_combout  = (\mcpu|mcontrol|t3~q  & ((\mcpu|mcontrol|imvr~q ) # ((\mcpu|mcontrol|iclr~q ) # (\mcpu|mcontrol|inop~q ))))

	.dataa(\mcpu|mcontrol|imvr~q ),
	.datab(\mcpu|mcontrol|iclr~q ),
	.datac(\mcpu|mcontrol|t3~q ),
	.datad(\mcpu|mcontrol|inop~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|clr~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|clr~1 .lut_mask = 16'hF0E0;
defparam \mcpu|mcontrol|clr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \mcpu|mcontrol|t4~0 (
// Equation(s):
// \mcpu|mcontrol|t4~0_combout  = (!\mcpu|mcontrol|clr~1_combout  & (\mcpu|mcontrol|t3~q  & (\mcpu|mcontrol|r0load~3_combout  & !\mcpu|mcontrol|clr~0_combout )))

	.dataa(\mcpu|mcontrol|clr~1_combout ),
	.datab(\mcpu|mcontrol|t3~q ),
	.datac(\mcpu|mcontrol|r0load~3_combout ),
	.datad(\mcpu|mcontrol|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t4~0 .lut_mask = 16'h0040;
defparam \mcpu|mcontrol|t4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \mcpu|mcontrol|t4 (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|t4~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t4 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \mcpu|mcontrol|r0load~3 (
// Equation(s):
// \mcpu|mcontrol|r0load~3_combout  = (\mcpu|mcontrol|t7~q  & (!\mcpu|mcontrol|ilad~q  & ((!\mcpu|mcontrol|xload~combout ) # (!\mcpu|mcontrol|t4~q )))) # (!\mcpu|mcontrol|t7~q  & (((!\mcpu|mcontrol|xload~combout ) # (!\mcpu|mcontrol|t4~q ))))

	.dataa(\mcpu|mcontrol|t7~q ),
	.datab(\mcpu|mcontrol|ilad~q ),
	.datac(\mcpu|mcontrol|t4~q ),
	.datad(\mcpu|mcontrol|xload~combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|r0load~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|r0load~3 .lut_mask = 16'h0777;
defparam \mcpu|mcontrol|r0load~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \mcpu|mcontrol|t7~0 (
// Equation(s):
// \mcpu|mcontrol|t7~0_combout  = (\mcpu|mcontrol|r0load~3_combout  & (!\mcpu|mcontrol|clr~1_combout  & (\mcpu|mcontrol|t6~q  & !\mcpu|mcontrol|clr~0_combout )))

	.dataa(\mcpu|mcontrol|r0load~3_combout ),
	.datab(\mcpu|mcontrol|clr~1_combout ),
	.datac(\mcpu|mcontrol|t6~q ),
	.datad(\mcpu|mcontrol|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|t7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|t7~0 .lut_mask = 16'h0020;
defparam \mcpu|mcontrol|t7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \mcpu|mcontrol|t7 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mcontrol|t7~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|t7 .is_wysiwyg = "true";
defparam \mcpu|mcontrol|t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \mcpu|mcontrol|drlbus (
// Equation(s):
// \mcpu|mcontrol|drlbus~combout  = (\mcpu|mcontrol|t7~q  & \mcpu|mcontrol|ilad~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontrol|t7~q ),
	.datad(\mcpu|mcontrol|ilad~q ),
	.cin(gnd),
	.combout(\mcpu|mcontrol|drlbus~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|drlbus .lut_mask = 16'hF000;
defparam \mcpu|mcontrol|drlbus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneive_lcell_comb \mcpu|dbus[5]~29 (
// Equation(s):
// \mcpu|dbus[5]~29_combout  = (\mcpu|mcontrol|drlbus~combout  & (\mcpu|mdr|dout [5] & ((\mcpu|mpc|dout [5]) # (!\mcpu|mcontrol|pcbus~combout )))) # (!\mcpu|mcontrol|drlbus~combout  & (((\mcpu|mpc|dout [5])) # (!\mcpu|mcontrol|pcbus~combout )))

	.dataa(\mcpu|mcontrol|drlbus~combout ),
	.datab(\mcpu|mcontrol|pcbus~combout ),
	.datac(\mcpu|mdr|dout [5]),
	.datad(\mcpu|mpc|dout [5]),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~29 .lut_mask = 16'hF531;
defparam \mcpu|dbus[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N1
dffeas \mcpu|mr1|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[5]~31_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \mm|memory~6 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~6 .is_wysiwyg = "true";
defparam \mm|memory~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \mm|memory~43 (
// Equation(s):
// \mm|memory~43_combout  = (\mm|memory~0_q  & (\mm|memory_rtl_0|auto_generated|ram_block1a5 )) # (!\mm|memory~0_q  & ((\mm|memory~6_q )))

	.dataa(gnd),
	.datab(\mm|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mm|memory~6_q ),
	.datad(\mm|memory~0_q ),
	.cin(gnd),
	.combout(\mm|memory~43_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~43 .lut_mask = 16'hCCF0;
defparam \mm|memory~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \mm|data_rom[5] (
// Equation(s):
// \mm|data_rom [5] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|memory~43_combout )) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|data_rom [5])))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datac(\mm|memory~43_combout ),
	.datad(\mm|data_rom [5]),
	.cin(gnd),
	.combout(\mm|data_rom [5]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[5] .lut_mask = 16'hF3C0;
defparam \mm|data_rom[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \mm|data_out~14 (
// Equation(s):
// \mm|data_out~14_combout  = (!\mm|WideOr0~2_combout  & (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~0_combout  & \mm|data_rom [5])))

	.dataa(\mm|WideOr0~2_combout ),
	.datab(\mm|WideOr0~1_combout ),
	.datac(\mm|WideOr0~0_combout ),
	.datad(\mm|data_rom [5]),
	.cin(gnd),
	.combout(\mm|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~14 .lut_mask = 16'h0100;
defparam \mm|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cycloneive_lcell_comb \mcpu|dbus[5]~30 (
// Equation(s):
// \mcpu|dbus[5]~30_combout  = (\mcpu|mr1|dout [5] & (((\mm|data_out~14_combout )) # (!\mm|data_out[0]~9_combout ))) # (!\mcpu|mr1|dout [5] & (!\mcpu|mcontrol|r1bus~1_combout  & ((\mm|data_out~14_combout ) # (!\mm|data_out[0]~9_combout ))))

	.dataa(\mcpu|mr1|dout [5]),
	.datab(\mm|data_out[0]~9_combout ),
	.datac(\mcpu|mcontrol|r1bus~1_combout ),
	.datad(\mm|data_out~14_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~30 .lut_mask = 16'hAF23;
defparam \mcpu|dbus[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \mcpu|mr0|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|malu|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \mcpu|mtr|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [5]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \mcpu|dbus[5]~28 (
// Equation(s):
// \mcpu|dbus[5]~28_combout  = (\mcpu|mcontrol|trbus~combout  & (\mcpu|mtr|dout [5] & ((\mcpu|mr0|dout [5]) # (!\mcpu|mcontrol|r0bus~0_combout )))) # (!\mcpu|mcontrol|trbus~combout  & ((\mcpu|mr0|dout [5]) # ((!\mcpu|mcontrol|r0bus~0_combout ))))

	.dataa(\mcpu|mcontrol|trbus~combout ),
	.datab(\mcpu|mr0|dout [5]),
	.datac(\mcpu|mtr|dout [5]),
	.datad(\mcpu|mcontrol|r0bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~28 .lut_mask = 16'hC4F5;
defparam \mcpu|dbus[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \mcpu|dbus[5]~31 (
// Equation(s):
// \mcpu|dbus[5]~31_combout  = ((\mcpu|dbus[5]~29_combout  & (\mcpu|dbus[5]~30_combout  & \mcpu|dbus[5]~28_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[5]~29_combout ),
	.datab(\mcpu|dbus[0]~6_combout ),
	.datac(\mcpu|dbus[5]~30_combout ),
	.datad(\mcpu|dbus[5]~28_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~31 .lut_mask = 16'hB333;
defparam \mcpu|dbus[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \mcpu|mdr|dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[5]~31_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|drload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mdr|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \mcpu|mir|dout[5]~feeder (
// Equation(s):
// \mcpu|mir|dout[5]~feeder_combout  = \mcpu|mdr|dout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|dout [5]),
	.cin(gnd),
	.combout(\mcpu|mir|dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|dout[5]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \mcpu|mir|dout[5] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|dout[5] .is_wysiwyg = "true";
defparam \mcpu|mir|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \mcpu|mcontrol|Decoder0~2 (
// Equation(s):
// \mcpu|mcontrol|Decoder0~2_combout  = (\mcpu|mir|dout [5] & (\mcpu|mir|dout [6] & (!\mcpu|mir|dout [4] & \mcpu|mir|dout [7])))

	.dataa(\mcpu|mir|dout [5]),
	.datab(\mcpu|mir|dout [6]),
	.datac(\mcpu|mir|dout [4]),
	.datad(\mcpu|mir|dout [7]),
	.cin(gnd),
	.combout(\mcpu|mcontrol|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontrol|Decoder0~2 .lut_mask = 16'h0800;
defparam \mcpu|mcontrol|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \mcpu|mcontrol|ilad (
	.clk(\mcpu|qtdl|clk_choose~combout ),
	.d(\mcpu|mcontrol|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontrol|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontrol|ilad~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontrol|ilad .is_wysiwyg = "true";
defparam \mcpu|mcontrol|ilad .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneive_lcell_comb \mcpu|dbus[0]~5 (
// Equation(s):
// \mcpu|dbus[0]~5_combout  = (\mcpu|mcontrol|trbus~combout ) # ((\mcpu|mcontrol|pcbus~combout ) # ((\mcpu|mcontrol|ilad~q  & \mcpu|mcontrol|t7~q )))

	.dataa(\mcpu|mcontrol|ilad~q ),
	.datab(\mcpu|mcontrol|t7~q ),
	.datac(\mcpu|mcontrol|trbus~combout ),
	.datad(\mcpu|mcontrol|pcbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~5 .lut_mask = 16'hFFF8;
defparam \mcpu|dbus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneive_lcell_comb \mcpu|dbus[0]~6 (
// Equation(s):
// \mcpu|dbus[0]~6_combout  = (\mcpu|dbus[0]~5_combout ) # ((\mm|data_out[0]~9_combout ) # ((\mcpu|mcontrol|r1bus~1_combout ) # (\mcpu|mcontrol|r0bus~0_combout )))

	.dataa(\mcpu|dbus[0]~5_combout ),
	.datab(\mm|data_out[0]~9_combout ),
	.datac(\mcpu|mcontrol|r1bus~1_combout ),
	.datad(\mcpu|mcontrol|r0bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~6 .lut_mask = 16'hFFFE;
defparam \mcpu|dbus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \mcpu|mr0|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|malu|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontrol|r0load~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr0|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mr0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \mcpu|mtr|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|dout [7]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|trload~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mtr|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \mcpu|dbus[7]~36 (
// Equation(s):
// \mcpu|dbus[7]~36_combout  = (\mcpu|mr0|dout [7] & (((\mcpu|mtr|dout [7])) # (!\mcpu|mcontrol|trbus~combout ))) # (!\mcpu|mr0|dout [7] & (!\mcpu|mcontrol|r0bus~0_combout  & ((\mcpu|mtr|dout [7]) # (!\mcpu|mcontrol|trbus~combout ))))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mcontrol|trbus~combout ),
	.datac(\mcpu|mtr|dout [7]),
	.datad(\mcpu|mcontrol|r0bus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~36 .lut_mask = 16'hA2F3;
defparam \mcpu|dbus[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \mcpu|dbus[7]~37 (
// Equation(s):
// \mcpu|dbus[7]~37_combout  = (\mcpu|mcontrol|pcbus~combout  & (\mcpu|mpc|dout [7] & ((\mcpu|mdr|dout [7]) # (!\mcpu|mcontrol|drlbus~combout )))) # (!\mcpu|mcontrol|pcbus~combout  & ((\mcpu|mdr|dout [7]) # ((!\mcpu|mcontrol|drlbus~combout ))))

	.dataa(\mcpu|mcontrol|pcbus~combout ),
	.datab(\mcpu|mdr|dout [7]),
	.datac(\mcpu|mpc|dout [7]),
	.datad(\mcpu|mcontrol|drlbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~37 .lut_mask = 16'hC4F5;
defparam \mcpu|dbus[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N5
dffeas \mcpu|mr1|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[7]~39_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontrol|r1load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr1|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr1|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mr1|dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \mm|memory~8 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~8 .is_wysiwyg = "true";
defparam \mm|memory~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \mm|memory~45 (
// Equation(s):
// \mm|memory~45_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a7 ))) # (!\mm|memory~0_q  & (\mm|memory~8_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~8_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mm|memory~45_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~45 .lut_mask = 16'hFC30;
defparam \mm|memory~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \mm|data_rom[7] (
// Equation(s):
// \mm|data_rom [7] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|memory~45_combout ))) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|data_rom [7]))

	.dataa(gnd),
	.datab(\mm|data_rom [7]),
	.datac(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datad(\mm|memory~45_combout ),
	.cin(gnd),
	.combout(\mm|data_rom [7]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[7] .lut_mask = 16'hFC0C;
defparam \mm|data_rom[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \mm|data_out~16 (
// Equation(s):
// \mm|data_out~16_combout  = (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~2_combout  & (\mm|data_rom [7] & !\mm|WideOr0~0_combout )))

	.dataa(\mm|WideOr0~1_combout ),
	.datab(\mm|WideOr0~2_combout ),
	.datac(\mm|data_rom [7]),
	.datad(\mm|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\mm|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~16 .lut_mask = 16'h0010;
defparam \mm|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cycloneive_lcell_comb \mcpu|dbus[7]~38 (
// Equation(s):
// \mcpu|dbus[7]~38_combout  = (\mcpu|mcontrol|r1bus~1_combout  & (\mcpu|mr1|dout [7] & ((\mm|data_out~16_combout ) # (!\mm|data_out[0]~9_combout )))) # (!\mcpu|mcontrol|r1bus~1_combout  & (((\mm|data_out~16_combout )) # (!\mm|data_out[0]~9_combout )))

	.dataa(\mcpu|mcontrol|r1bus~1_combout ),
	.datab(\mm|data_out[0]~9_combout ),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mm|data_out~16_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~38 .lut_mask = 16'hF531;
defparam \mcpu|dbus[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneive_lcell_comb \mcpu|dbus[7]~39 (
// Equation(s):
// \mcpu|dbus[7]~39_combout  = ((\mcpu|dbus[7]~36_combout  & (\mcpu|dbus[7]~37_combout  & \mcpu|dbus[7]~38_combout ))) # (!\mcpu|dbus[0]~6_combout )

	.dataa(\mcpu|dbus[0]~6_combout ),
	.datab(\mcpu|dbus[7]~36_combout ),
	.datac(\mcpu|dbus[7]~37_combout ),
	.datad(\mcpu|dbus[7]~38_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~39 .lut_mask = 16'hD555;
defparam \mcpu|dbus[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \mcpu|mar|dout~21 (
// Equation(s):
// \mcpu|mar|dout~21_combout  = (\mcpu|mcontrol|arload~combout  & ((\mcpu|mar|Add0~14_combout ))) # (!\mcpu|mcontrol|arload~combout  & (\mcpu|dbus[7]~39_combout ))

	.dataa(gnd),
	.datab(\mcpu|dbus[7]~39_combout ),
	.datac(\mcpu|mcontrol|arload~combout ),
	.datad(\mcpu|mar|Add0~14_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|dout~21_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|dout~21 .lut_mask = 16'hFC0C;
defparam \mcpu|mar|dout~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \mcpu|mar|dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|dout~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|dout[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|dout[7] .is_wysiwyg = "true";
defparam \mcpu|mar|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \mm|WideOr0~0 (
// Equation(s):
// \mm|WideOr0~0_combout  = (\mcpu|mar|dout [7]) # ((\mcpu|mar|dout [5]) # ((\mcpu|mar|dout [6]) # (\mcpu|mar|dout [8])))

	.dataa(\mcpu|mar|dout [7]),
	.datab(\mcpu|mar|dout [5]),
	.datac(\mcpu|mar|dout [6]),
	.datad(\mcpu|mar|dout [8]),
	.cin(gnd),
	.combout(\mm|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \mm|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \mm|memory~1 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~1 .is_wysiwyg = "true";
defparam \mm|memory~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \mm|memory~38 (
// Equation(s):
// \mm|memory~38_combout  = (\mm|memory~0_q  & ((\mm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\mm|memory~0_q  & (\mm|memory~1_q ))

	.dataa(gnd),
	.datab(\mm|memory~0_q ),
	.datac(\mm|memory~1_q ),
	.datad(\mm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mm|memory~38_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~38 .lut_mask = 16'hFC30;
defparam \mm|memory~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \mm|data_rom[0] (
// Equation(s):
// \mm|data_rom [0] = (GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & (\mm|memory~38_combout )) # (!GLOBAL(\mcpu|mcontrol|drload~1clkctrl_outclk ) & ((\mm|data_rom [0])))

	.dataa(gnd),
	.datab(\mcpu|mcontrol|drload~1clkctrl_outclk ),
	.datac(\mm|memory~38_combout ),
	.datad(\mm|data_rom [0]),
	.cin(gnd),
	.combout(\mm|data_rom [0]),
	.cout());
// synopsys translate_off
defparam \mm|data_rom[0] .lut_mask = 16'hF3C0;
defparam \mm|data_rom[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \mm|data_out~8 (
// Equation(s):
// \mm|data_out~8_combout  = (!\mm|WideOr0~0_combout  & (!\mm|WideOr0~1_combout  & (!\mm|WideOr0~2_combout  & \mm|data_rom [0])))

	.dataa(\mm|WideOr0~0_combout ),
	.datab(\mm|WideOr0~1_combout ),
	.datac(\mm|WideOr0~2_combout ),
	.datad(\mm|data_rom [0]),
	.cin(gnd),
	.combout(\mm|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm|data_out~8 .lut_mask = 16'h0100;
defparam \mm|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \mm|Equal1~0 (
// Equation(s):
// \mm|Equal1~0_combout  = (\SW2~input_o  & \SW1~input_o )

	.dataa(\SW2~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW1~input_o ),
	.cin(gnd),
	.combout(\mm|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm|Equal1~0 .lut_mask = 16'hAA00;
defparam \mm|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \mcpu|dbus[1]~40 (
// Equation(s):
// \mcpu|dbus[1]~40_combout  = (\mcpu|dbus[1]~7_combout  & (\mcpu|dbus[1]~11_combout  & ((\mcpu|mr0|dout [1]) # (!\mcpu|mcontrol|r0bus~0_combout ))))

	.dataa(\mcpu|dbus[1]~7_combout ),
	.datab(\mcpu|dbus[1]~11_combout ),
	.datac(\mcpu|mcontrol|r0bus~0_combout ),
	.datad(\mcpu|mr0|dout [1]),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~40 .lut_mask = 16'h8808;
defparam \mcpu|dbus[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \mcpu|dbus[2]~41 (
// Equation(s):
// \mcpu|dbus[2]~41_combout  = ((\mcpu|mtr|dout [2]) # ((!\mcpu|mcontrol|ilad~q  & \mcpu|mcontrol|trload~0_combout ))) # (!\mcpu|mcontrol|t5~q )

	.dataa(\mcpu|mcontrol|ilad~q ),
	.datab(\mcpu|mcontrol|t5~q ),
	.datac(\mcpu|mtr|dout [2]),
	.datad(\mcpu|mcontrol|trload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~41 .lut_mask = 16'hF7F3;
defparam \mcpu|dbus[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \mcpu|dbus[2]~42 (
// Equation(s):
// \mcpu|dbus[2]~42_combout  = (\mcpu|dbus[2]~16_combout  & (\mcpu|dbus[2]~41_combout  & ((\mcpu|mr0|dout [2]) # (!\mcpu|mcontrol|r0bus~0_combout ))))

	.dataa(\mcpu|dbus[2]~16_combout ),
	.datab(\mcpu|mcontrol|r0bus~0_combout ),
	.datac(\mcpu|dbus[2]~41_combout ),
	.datad(\mcpu|mr0|dout [2]),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~42 .lut_mask = 16'hA020;
defparam \mcpu|dbus[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \mcpu|dbus[3]~43 (
// Equation(s):
// \mcpu|dbus[3]~43_combout  = (\mcpu|dbus[3]~22_combout  & (\mcpu|dbus[3]~18_combout  & ((\mcpu|mr0|dout [3]) # (!\mcpu|mcontrol|r0bus~0_combout ))))

	.dataa(\mcpu|dbus[3]~22_combout ),
	.datab(\mcpu|dbus[3]~18_combout ),
	.datac(\mcpu|mcontrol|r0bus~0_combout ),
	.datad(\mcpu|mr0|dout [3]),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~43 .lut_mask = 16'h8808;
defparam \mcpu|dbus[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \mcpu|dbus[4]~44 (
// Equation(s):
// \mcpu|dbus[4]~44_combout  = (\mcpu|dbus[4]~25_combout  & (\mcpu|dbus[4]~26_combout  & \mcpu|dbus[4]~24_combout ))

	.dataa(\mcpu|dbus[4]~25_combout ),
	.datab(\mcpu|dbus[4]~26_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[4]~24_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~44 .lut_mask = 16'h8800;
defparam \mcpu|dbus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneive_lcell_comb \mcpu|dbus[5]~45 (
// Equation(s):
// \mcpu|dbus[5]~45_combout  = (\mcpu|dbus[5]~30_combout  & (\mcpu|dbus[5]~29_combout  & \mcpu|dbus[5]~28_combout ))

	.dataa(\mcpu|dbus[5]~30_combout ),
	.datab(\mcpu|dbus[5]~29_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[5]~28_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~45 .lut_mask = 16'h8800;
defparam \mcpu|dbus[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \mcpu|dbus[6]~46 (
// Equation(s):
// \mcpu|dbus[6]~46_combout  = (\mcpu|dbus[6]~34_combout  & (\mcpu|dbus[6]~33_combout  & \mcpu|dbus[6]~32_combout ))

	.dataa(\mcpu|dbus[6]~34_combout ),
	.datab(\mcpu|dbus[6]~33_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[6]~32_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~46 .lut_mask = 16'h8800;
defparam \mcpu|dbus[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \mcpu|dbus[7]~47 (
// Equation(s):
// \mcpu|dbus[7]~47_combout  = (\mcpu|dbus[7]~38_combout  & (\mcpu|dbus[7]~37_combout  & \mcpu|dbus[7]~36_combout ))

	.dataa(\mcpu|dbus[7]~38_combout ),
	.datab(gnd),
	.datac(\mcpu|dbus[7]~37_combout ),
	.datad(\mcpu|dbus[7]~36_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~47 .lut_mask = 16'hA000;
defparam \mcpu|dbus[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \mm|memory_rtl_1_bypass[4] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \mm|memory_rtl_1_bypass[1] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \mm|memory_rtl_1_bypass[2] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \mm|memory_rtl_1_bypass[3] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \mm|memory~19 (
// Equation(s):
// \mm|memory~19_combout  = (\mm|memory_rtl_1_bypass [4] & (\mm|memory_rtl_1_bypass [3] & (\mm|memory_rtl_1_bypass [1] $ (!\mm|memory_rtl_1_bypass [2])))) # (!\mm|memory_rtl_1_bypass [4] & (!\mm|memory_rtl_1_bypass [3] & (\mm|memory_rtl_1_bypass [1] $ 
// (!\mm|memory_rtl_1_bypass [2]))))

	.dataa(\mm|memory_rtl_1_bypass [4]),
	.datab(\mm|memory_rtl_1_bypass [1]),
	.datac(\mm|memory_rtl_1_bypass [2]),
	.datad(\mm|memory_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\mm|memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~19 .lut_mask = 16'h8241;
defparam \mm|memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \mm|memory_rtl_1_bypass[7] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \mm|memory_rtl_1_bypass[5] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \mm|memory_rtl_1_bypass[6] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt~3_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \mm|memory_rtl_1_bypass[8] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt~4_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \mm|memory~20 (
// Equation(s):
// \mm|memory~20_combout  = (\mm|memory_rtl_1_bypass [7] & (\mm|memory_rtl_1_bypass [8] & (\mm|memory_rtl_1_bypass [5] $ (!\mm|memory_rtl_1_bypass [6])))) # (!\mm|memory_rtl_1_bypass [7] & (!\mm|memory_rtl_1_bypass [8] & (\mm|memory_rtl_1_bypass [5] $ 
// (!\mm|memory_rtl_1_bypass [6]))))

	.dataa(\mm|memory_rtl_1_bypass [7]),
	.datab(\mm|memory_rtl_1_bypass [5]),
	.datac(\mm|memory_rtl_1_bypass [6]),
	.datad(\mm|memory_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\mm|memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~20 .lut_mask = 16'h8241;
defparam \mm|memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \mm|memory_rtl_1_bypass[9] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|cnt [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \mm|memory_rtl_1_bypass[0] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mm|comb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \mm|memory_rtl_1_bypass[10] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mm|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \mm|memory~21 (
// Equation(s):
// \mm|memory~21_combout  = (\mm|memory_rtl_1_bypass [0] & (\mm|memory_rtl_1_bypass [9] $ (!\mm|memory_rtl_1_bypass [10])))

	.dataa(\mm|memory_rtl_1_bypass [9]),
	.datab(\mm|memory_rtl_1_bypass [0]),
	.datac(gnd),
	.datad(\mm|memory_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\mm|memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~21 .lut_mask = 16'h8844;
defparam \mm|memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \mm|memory~22 (
// Equation(s):
// \mm|memory~22_combout  = (\mm|memory~19_combout  & (\mm|memory~20_combout  & \mm|memory~21_combout ))

	.dataa(\mm|memory~19_combout ),
	.datab(\mm|memory~20_combout ),
	.datac(gnd),
	.datad(\mm|memory~21_combout ),
	.cin(gnd),
	.combout(\mm|memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~22 .lut_mask = 16'h8800;
defparam \mm|memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \mm|memory_rtl_1_bypass[11] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y14_N0
cycloneive_ram_block \mm|memory_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\mm|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem|div_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D[7]~input_o ,\D[6]~input_o ,\D[5]~input_o ,\D[4]~input_o ,\D[3]~input_o ,\D[2]~input_o ,\D[1]~input_o ,\D[0]~input_o }),
	.portaaddr({\mm|cnt [4],\mm|cnt [3],\mm|cnt [2],\mm|cnt [1],\mm|cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mm|cnt~5_combout ,\mm|cnt~4_combout ,\mm|cnt~3_combout ,\mm|cnt~2_combout ,\mm|cnt~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mm|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "ram:mm|altsyncram:memory_rtl_1|altsyncram_s9c1:auto_generated|ALTSYNCRAM";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mm|memory_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \mm|memory~10 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~10 .is_wysiwyg = "true";
defparam \mm|memory~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \mm|memory~9feeder (
// Equation(s):
// \mm|memory~9feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|memory~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~9feeder .lut_mask = 16'hFFFF;
defparam \mm|memory~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \mm|memory~9 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mm|memory~9feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~9 .is_wysiwyg = "true";
defparam \mm|memory~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \mm|memory~18 (
// Equation(s):
// \mm|memory~18_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (!\mm|memory~9_q  & ((\mm|memory~10_q )))

	.dataa(gnd),
	.datab(\mm|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\mm|memory~10_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~18 .lut_mask = 16'hCCF0;
defparam \mm|memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \mm|memory~23 (
// Equation(s):
// \mm|memory~23_combout  = (\mm|memory~22_combout  & (\mm|memory_rtl_1_bypass [11])) # (!\mm|memory~22_combout  & ((\mm|memory~18_combout )))

	.dataa(\mm|memory~22_combout ),
	.datab(gnd),
	.datac(\mm|memory_rtl_1_bypass [11]),
	.datad(\mm|memory~18_combout ),
	.cin(gnd),
	.combout(\mm|memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~23 .lut_mask = 16'hF5A0;
defparam \mm|memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N28
cycloneive_lcell_comb \mm|Equal1~1 (
// Equation(s):
// \mm|Equal1~1_combout  = (!\SW1~input_o  & \SW2~input_o )

	.dataa(\SW1~input_o ),
	.datab(gnd),
	.datac(\SW2~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm|Equal1~1 .lut_mask = 16'h5050;
defparam \mm|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \mm|memory~11 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~11 .is_wysiwyg = "true";
defparam \mm|memory~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \mm|memory~24 (
// Equation(s):
// \mm|memory~24_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a1 )) # (!\mm|memory~9_q  & ((\mm|memory~11_q )))

	.dataa(\mm|memory_rtl_1|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\mm|memory~11_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~24 .lut_mask = 16'hAAF0;
defparam \mm|memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \mm|memory_rtl_1_bypass[12] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \mm|memory~25 (
// Equation(s):
// \mm|memory~25_combout  = (\mm|memory~22_combout  & ((\mm|memory_rtl_1_bypass [12]))) # (!\mm|memory~22_combout  & (\mm|memory~24_combout ))

	.dataa(\mm|memory~22_combout ),
	.datab(\mm|memory~24_combout ),
	.datac(\mm|memory_rtl_1_bypass [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~25 .lut_mask = 16'hE4E4;
defparam \mm|memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \mm|memory_rtl_1_bypass[13] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \mm|memory~12 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~12 .is_wysiwyg = "true";
defparam \mm|memory~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \mm|memory~26 (
// Equation(s):
// \mm|memory~26_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a2 )) # (!\mm|memory~9_q  & ((\mm|memory~12_q )))

	.dataa(gnd),
	.datab(\mm|memory_rtl_1|auto_generated|ram_block1a2 ),
	.datac(\mm|memory~12_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~26 .lut_mask = 16'hCCF0;
defparam \mm|memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \mm|memory~27 (
// Equation(s):
// \mm|memory~27_combout  = (\mm|memory~22_combout  & (\mm|memory_rtl_1_bypass [13])) # (!\mm|memory~22_combout  & ((\mm|memory~26_combout )))

	.dataa(\mm|memory~22_combout ),
	.datab(gnd),
	.datac(\mm|memory_rtl_1_bypass [13]),
	.datad(\mm|memory~26_combout ),
	.cin(gnd),
	.combout(\mm|memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~27 .lut_mask = 16'hF5A0;
defparam \mm|memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \mm|memory_rtl_1_bypass[14] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \mm|memory~13 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~13 .is_wysiwyg = "true";
defparam \mm|memory~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \mm|memory~28 (
// Equation(s):
// \mm|memory~28_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a3 )) # (!\mm|memory~9_q  & ((\mm|memory~13_q )))

	.dataa(gnd),
	.datab(\mm|memory_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\mm|memory~13_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~28 .lut_mask = 16'hCCF0;
defparam \mm|memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \mm|memory~29 (
// Equation(s):
// \mm|memory~29_combout  = (\mm|memory~22_combout  & (\mm|memory_rtl_1_bypass [14])) # (!\mm|memory~22_combout  & ((\mm|memory~28_combout )))

	.dataa(\mm|memory~22_combout ),
	.datab(gnd),
	.datac(\mm|memory_rtl_1_bypass [14]),
	.datad(\mm|memory~28_combout ),
	.cin(gnd),
	.combout(\mm|memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~29 .lut_mask = 16'hF5A0;
defparam \mm|memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \mm|memory~14 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~14 .is_wysiwyg = "true";
defparam \mm|memory~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \mm|memory~30 (
// Equation(s):
// \mm|memory~30_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a4 )) # (!\mm|memory~9_q  & ((\mm|memory~14_q )))

	.dataa(gnd),
	.datab(\mm|memory_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\mm|memory~14_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~30 .lut_mask = 16'hCCF0;
defparam \mm|memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \mm|memory_rtl_1_bypass[15] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \mm|memory~31 (
// Equation(s):
// \mm|memory~31_combout  = (\mm|memory~22_combout  & ((\mm|memory_rtl_1_bypass [15]))) # (!\mm|memory~22_combout  & (\mm|memory~30_combout ))

	.dataa(\mm|memory~22_combout ),
	.datab(\mm|memory~30_combout ),
	.datac(\mm|memory_rtl_1_bypass [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|memory~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~31 .lut_mask = 16'hE4E4;
defparam \mm|memory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \mm|memory~15 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~15 .is_wysiwyg = "true";
defparam \mm|memory~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \mm|memory~32 (
// Equation(s):
// \mm|memory~32_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a5 )) # (!\mm|memory~9_q  & ((\mm|memory~15_q )))

	.dataa(\mm|memory_rtl_1|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(\mm|memory~15_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~32_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~32 .lut_mask = 16'hAAF0;
defparam \mm|memory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \mm|memory_rtl_1_bypass[16] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \mm|memory~33 (
// Equation(s):
// \mm|memory~33_combout  = (\mm|memory~22_combout  & ((\mm|memory_rtl_1_bypass [16]))) # (!\mm|memory~22_combout  & (\mm|memory~32_combout ))

	.dataa(\mm|memory~22_combout ),
	.datab(\mm|memory~32_combout ),
	.datac(\mm|memory_rtl_1_bypass [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|memory~33_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~33 .lut_mask = 16'hE4E4;
defparam \mm|memory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \mm|memory~16 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~16 .is_wysiwyg = "true";
defparam \mm|memory~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \mm|memory~34 (
// Equation(s):
// \mm|memory~34_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a6 )) # (!\mm|memory~9_q  & ((\mm|memory~16_q )))

	.dataa(gnd),
	.datab(\mm|memory_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\mm|memory~16_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~34_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~34 .lut_mask = 16'hCCF0;
defparam \mm|memory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \mm|memory_rtl_1_bypass[17] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \mm|memory~35 (
// Equation(s):
// \mm|memory~35_combout  = (\mm|memory~22_combout  & ((\mm|memory_rtl_1_bypass [17]))) # (!\mm|memory~22_combout  & (\mm|memory~34_combout ))

	.dataa(\mm|memory~22_combout ),
	.datab(\mm|memory~34_combout ),
	.datac(\mm|memory_rtl_1_bypass [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm|memory~35_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~35 .lut_mask = 16'hE4E4;
defparam \mm|memory~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \mm|memory_rtl_1_bypass[18] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \mm|memory_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \mm|memory~17 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm|memory~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm|memory~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm|memory~17 .is_wysiwyg = "true";
defparam \mm|memory~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \mm|memory~36 (
// Equation(s):
// \mm|memory~36_combout  = (\mm|memory~9_q  & (\mm|memory_rtl_1|auto_generated|ram_block1a7 )) # (!\mm|memory~9_q  & ((\mm|memory~17_q )))

	.dataa(\mm|memory_rtl_1|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\mm|memory~17_q ),
	.datad(\mm|memory~9_q ),
	.cin(gnd),
	.combout(\mm|memory~36_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~36 .lut_mask = 16'hAAF0;
defparam \mm|memory~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \mm|memory~37 (
// Equation(s):
// \mm|memory~37_combout  = (\mm|memory~22_combout  & (\mm|memory_rtl_1_bypass [18])) # (!\mm|memory~22_combout  & ((\mm|memory~36_combout )))

	.dataa(\mm|memory~22_combout ),
	.datab(gnd),
	.datac(\mm|memory_rtl_1_bypass [18]),
	.datad(\mm|memory~36_combout ),
	.cin(gnd),
	.combout(\mm|memory~37_combout ),
	.cout());
// synopsys translate_off
defparam \mm|memory~37 .lut_mask = 16'hF5A0;
defparam \mm|memory~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \light|div_clk~0 (
// Equation(s):
// \light|div_clk~0_combout  = (!\light|div_clk~q ) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\light|div_clk~q ),
	.cin(gnd),
	.combout(\light|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \light|div_clk~0 .lut_mask = 16'h33FF;
defparam \light|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \light|div_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\light|div_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem|div_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \light|div_clk .is_wysiwyg = "true";
defparam \light|div_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \light|div_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\light|div_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\light|div_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \light|div_clk~clkctrl .clock_type = "global clock";
defparam \light|div_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N10
cycloneive_lcell_comb \show|WideOr6~0 (
// Equation(s):
// \show|WideOr6~0_combout  = (\mcpu|mar|dout [0] & (\mcpu|mar|dout [3] $ (((!\mcpu|mar|dout [2] & !\mcpu|mar|dout [1]))))) # (!\mcpu|mar|dout [0] & (((\mcpu|mar|dout [2] & !\mcpu|mar|dout [1]))))

	.dataa(\mcpu|mar|dout [0]),
	.datab(\mcpu|mar|dout [3]),
	.datac(\mcpu|mar|dout [2]),
	.datad(\mcpu|mar|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr6~0 .lut_mask = 16'h88D2;
defparam \show|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N11
dffeas \show|HEX0[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[0] .is_wysiwyg = "true";
defparam \show|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N0
cycloneive_lcell_comb \show|WideOr5~0 (
// Equation(s):
// \show|WideOr5~0_combout  = (\mcpu|mar|dout [2] & (\mcpu|mar|dout [0] $ (\mcpu|mar|dout [3] $ (\mcpu|mar|dout [1])))) # (!\mcpu|mar|dout [2] & (\mcpu|mar|dout [0] & (\mcpu|mar|dout [3] & \mcpu|mar|dout [1])))

	.dataa(\mcpu|mar|dout [0]),
	.datab(\mcpu|mar|dout [3]),
	.datac(\mcpu|mar|dout [2]),
	.datad(\mcpu|mar|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr5~0 .lut_mask = 16'h9860;
defparam \show|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N1
dffeas \show|HEX0[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[1] .is_wysiwyg = "true";
defparam \show|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N22
cycloneive_lcell_comb \show|WideOr4~0 (
// Equation(s):
// \show|WideOr4~0_combout  = (\mcpu|mar|dout [2] & (\mcpu|mar|dout [3] & ((\mcpu|mar|dout [1]) # (!\mcpu|mar|dout [0])))) # (!\mcpu|mar|dout [2] & (\mcpu|mar|dout [1] & (!\mcpu|mar|dout [3] & !\mcpu|mar|dout [0])))

	.dataa(\mcpu|mar|dout [2]),
	.datab(\mcpu|mar|dout [1]),
	.datac(\mcpu|mar|dout [3]),
	.datad(\mcpu|mar|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr4~0 .lut_mask = 16'h80A4;
defparam \show|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N23
dffeas \show|HEX0[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[2] .is_wysiwyg = "true";
defparam \show|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneive_lcell_comb \show|WideOr3~0 (
// Equation(s):
// \show|WideOr3~0_combout  = (\mcpu|mar|dout [1] & ((\mcpu|mar|dout [0] & ((\mcpu|mar|dout [2]))) # (!\mcpu|mar|dout [0] & (\mcpu|mar|dout [3] & !\mcpu|mar|dout [2])))) # (!\mcpu|mar|dout [1] & (!\mcpu|mar|dout [3] & (\mcpu|mar|dout [0] $ (\mcpu|mar|dout 
// [2]))))

	.dataa(\mcpu|mar|dout [0]),
	.datab(\mcpu|mar|dout [3]),
	.datac(\mcpu|mar|dout [2]),
	.datad(\mcpu|mar|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr3~0 .lut_mask = 16'hA412;
defparam \show|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N29
dffeas \show|HEX0[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[3] .is_wysiwyg = "true";
defparam \show|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N18
cycloneive_lcell_comb \show|WideOr2~0 (
// Equation(s):
// \show|WideOr2~0_combout  = (\mcpu|mar|dout [2] & (!\mcpu|mar|dout [3] & ((\mcpu|mar|dout [0]) # (!\mcpu|mar|dout [1])))) # (!\mcpu|mar|dout [2] & (\mcpu|mar|dout [0] $ (((\mcpu|mar|dout [1] & \mcpu|mar|dout [3])))))

	.dataa(\mcpu|mar|dout [0]),
	.datab(\mcpu|mar|dout [1]),
	.datac(\mcpu|mar|dout [2]),
	.datad(\mcpu|mar|dout [3]),
	.cin(gnd),
	.combout(\show|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr2~0 .lut_mask = 16'h06BA;
defparam \show|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N19
dffeas \show|HEX0[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[4] .is_wysiwyg = "true";
defparam \show|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N16
cycloneive_lcell_comb \show|WideOr1~0 (
// Equation(s):
// \show|WideOr1~0_combout  = (\mcpu|mar|dout [1] & (!\mcpu|mar|dout [3] & ((\mcpu|mar|dout [0]) # (!\mcpu|mar|dout [2])))) # (!\mcpu|mar|dout [1] & ((\mcpu|mar|dout [2] & ((\mcpu|mar|dout [3]))) # (!\mcpu|mar|dout [2] & (\mcpu|mar|dout [0] & !\mcpu|mar|dout 
// [3]))))

	.dataa(\mcpu|mar|dout [0]),
	.datab(\mcpu|mar|dout [1]),
	.datac(\mcpu|mar|dout [2]),
	.datad(\mcpu|mar|dout [3]),
	.cin(gnd),
	.combout(\show|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr1~0 .lut_mask = 16'h308E;
defparam \show|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N17
dffeas \show|HEX0[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[5] .is_wysiwyg = "true";
defparam \show|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N26
cycloneive_lcell_comb \show|WideOr0~0 (
// Equation(s):
// \show|WideOr0~0_combout  = (!\mcpu|mar|dout [3] & ((\mcpu|mar|dout [2] & (\mcpu|mar|dout [0] & \mcpu|mar|dout [1])) # (!\mcpu|mar|dout [2] & ((!\mcpu|mar|dout [1])))))

	.dataa(\mcpu|mar|dout [0]),
	.datab(\mcpu|mar|dout [3]),
	.datac(\mcpu|mar|dout [2]),
	.datad(\mcpu|mar|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr0~0 .lut_mask = 16'h2003;
defparam \show|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N27
dffeas \show|HEX0[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[6] .is_wysiwyg = "true";
defparam \show|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \show|WideOr13~0 (
// Equation(s):
// \show|WideOr13~0_combout  = (\mcpu|mar|dout [5] & (((\mcpu|mar|dout [7] & \mcpu|mar|dout [4])))) # (!\mcpu|mar|dout [5] & (\mcpu|mar|dout [6] $ (((!\mcpu|mar|dout [7] & \mcpu|mar|dout [4])))))

	.dataa(\mcpu|mar|dout [6]),
	.datab(\mcpu|mar|dout [5]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr13~0 .lut_mask = 16'hE122;
defparam \show|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \show|HEX1[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[0] .is_wysiwyg = "true";
defparam \show|HEX1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \show|WideOr12~0 (
// Equation(s):
// \show|WideOr12~0_combout  = (\mcpu|mar|dout [6] & (\mcpu|mar|dout [5] $ (\mcpu|mar|dout [7] $ (\mcpu|mar|dout [4])))) # (!\mcpu|mar|dout [6] & (\mcpu|mar|dout [5] & (\mcpu|mar|dout [7] & \mcpu|mar|dout [4])))

	.dataa(\mcpu|mar|dout [6]),
	.datab(\mcpu|mar|dout [5]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr12~0 .lut_mask = 16'hC228;
defparam \show|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \show|HEX1[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[1] .is_wysiwyg = "true";
defparam \show|HEX1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \show|WideOr11~0 (
// Equation(s):
// \show|WideOr11~0_combout  = (\mcpu|mar|dout [6] & (\mcpu|mar|dout [7] & ((\mcpu|mar|dout [5]) # (!\mcpu|mar|dout [4])))) # (!\mcpu|mar|dout [6] & (\mcpu|mar|dout [5] & (!\mcpu|mar|dout [7] & !\mcpu|mar|dout [4])))

	.dataa(\mcpu|mar|dout [6]),
	.datab(\mcpu|mar|dout [5]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr11~0 .lut_mask = 16'h80A4;
defparam \show|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \show|HEX1[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[2] .is_wysiwyg = "true";
defparam \show|HEX1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \show|WideOr10~0 (
// Equation(s):
// \show|WideOr10~0_combout  = (\mcpu|mar|dout [5] & ((\mcpu|mar|dout [6] & ((\mcpu|mar|dout [4]))) # (!\mcpu|mar|dout [6] & (\mcpu|mar|dout [7] & !\mcpu|mar|dout [4])))) # (!\mcpu|mar|dout [5] & (!\mcpu|mar|dout [7] & (\mcpu|mar|dout [6] $ (\mcpu|mar|dout 
// [4]))))

	.dataa(\mcpu|mar|dout [6]),
	.datab(\mcpu|mar|dout [5]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr10~0 .lut_mask = 16'h8942;
defparam \show|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \show|HEX1[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[3] .is_wysiwyg = "true";
defparam \show|HEX1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \show|WideOr9~0 (
// Equation(s):
// \show|WideOr9~0_combout  = (\mcpu|mar|dout [6] & (!\mcpu|mar|dout [7] & ((\mcpu|mar|dout [4]) # (!\mcpu|mar|dout [5])))) # (!\mcpu|mar|dout [6] & (\mcpu|mar|dout [4] $ (((\mcpu|mar|dout [5] & \mcpu|mar|dout [7])))))

	.dataa(\mcpu|mar|dout [6]),
	.datab(\mcpu|mar|dout [5]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr9~0 .lut_mask = 16'h1F42;
defparam \show|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \show|HEX1[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[4] .is_wysiwyg = "true";
defparam \show|HEX1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N24
cycloneive_lcell_comb \show|WideOr8~0 (
// Equation(s):
// \show|WideOr8~0_combout  = (\mcpu|mar|dout [5] & (!\mcpu|mar|dout [7] & ((\mcpu|mar|dout [4]) # (!\mcpu|mar|dout [6])))) # (!\mcpu|mar|dout [5] & ((\mcpu|mar|dout [7] & ((\mcpu|mar|dout [6]))) # (!\mcpu|mar|dout [7] & (\mcpu|mar|dout [4] & !\mcpu|mar|dout 
// [6]))))

	.dataa(\mcpu|mar|dout [5]),
	.datab(\mcpu|mar|dout [4]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [6]),
	.cin(gnd),
	.combout(\show|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr8~0 .lut_mask = 16'h580E;
defparam \show|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N25
dffeas \show|HEX1[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[5] .is_wysiwyg = "true";
defparam \show|HEX1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N30
cycloneive_lcell_comb \show|WideOr7~0 (
// Equation(s):
// \show|WideOr7~0_combout  = (!\mcpu|mar|dout [7] & ((\mcpu|mar|dout [6] & (\mcpu|mar|dout [4] & \mcpu|mar|dout [5])) # (!\mcpu|mar|dout [6] & ((!\mcpu|mar|dout [5])))))

	.dataa(\mcpu|mar|dout [6]),
	.datab(\mcpu|mar|dout [4]),
	.datac(\mcpu|mar|dout [7]),
	.datad(\mcpu|mar|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr7~0 .lut_mask = 16'h0805;
defparam \show|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N31
dffeas \show|HEX1[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[6] .is_wysiwyg = "true";
defparam \show|HEX1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \show|WideOr34~0 (
// Equation(s):
// \show|WideOr34~0_combout  = (\mcpu|mr1|dout [0] & (\mcpu|mr1|dout [3] $ (((!\mcpu|mr1|dout [2] & !\mcpu|mr1|dout [1]))))) # (!\mcpu|mr1|dout [0] & (((\mcpu|mr1|dout [2] & !\mcpu|mr1|dout [1]))))

	.dataa(\mcpu|mr1|dout [3]),
	.datab(\mcpu|mr1|dout [0]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr34~0 .lut_mask = 16'h88B4;
defparam \show|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \show|HEX2[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[0] .is_wysiwyg = "true";
defparam \show|HEX2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \show|WideOr33~0 (
// Equation(s):
// \show|WideOr33~0_combout  = (\mcpu|mr1|dout [2] & (\mcpu|mr1|dout [3] $ (\mcpu|mr1|dout [0] $ (\mcpu|mr1|dout [1])))) # (!\mcpu|mr1|dout [2] & (\mcpu|mr1|dout [3] & (\mcpu|mr1|dout [0] & \mcpu|mr1|dout [1])))

	.dataa(\mcpu|mr1|dout [3]),
	.datab(\mcpu|mr1|dout [0]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr33~0 .lut_mask = 16'h9860;
defparam \show|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \show|HEX2[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[1] .is_wysiwyg = "true";
defparam \show|HEX2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \show|WideOr32~0 (
// Equation(s):
// \show|WideOr32~0_combout  = (\mcpu|mr1|dout [3] & (\mcpu|mr1|dout [2] & ((\mcpu|mr1|dout [1]) # (!\mcpu|mr1|dout [0])))) # (!\mcpu|mr1|dout [3] & (\mcpu|mr1|dout [1] & (!\mcpu|mr1|dout [2] & !\mcpu|mr1|dout [0])))

	.dataa(\mcpu|mr1|dout [3]),
	.datab(\mcpu|mr1|dout [1]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr32~0 .lut_mask = 16'h80A4;
defparam \show|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \show|HEX2[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[2] .is_wysiwyg = "true";
defparam \show|HEX2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \show|WideOr31~0 (
// Equation(s):
// \show|WideOr31~0_combout  = (\mcpu|mr1|dout [1] & ((\mcpu|mr1|dout [0] & ((\mcpu|mr1|dout [2]))) # (!\mcpu|mr1|dout [0] & (\mcpu|mr1|dout [3] & !\mcpu|mr1|dout [2])))) # (!\mcpu|mr1|dout [1] & (!\mcpu|mr1|dout [3] & (\mcpu|mr1|dout [0] $ (\mcpu|mr1|dout 
// [2]))))

	.dataa(\mcpu|mr1|dout [3]),
	.datab(\mcpu|mr1|dout [0]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr31~0 .lut_mask = 16'hC214;
defparam \show|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \show|HEX2[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[3] .is_wysiwyg = "true";
defparam \show|HEX2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \show|WideOr30~0 (
// Equation(s):
// \show|WideOr30~0_combout  = (\mcpu|mr1|dout [2] & (!\mcpu|mr1|dout [3] & ((\mcpu|mr1|dout [0]) # (!\mcpu|mr1|dout [1])))) # (!\mcpu|mr1|dout [2] & (\mcpu|mr1|dout [0] $ (((\mcpu|mr1|dout [1] & \mcpu|mr1|dout [3])))))

	.dataa(\mcpu|mr1|dout [0]),
	.datab(\mcpu|mr1|dout [1]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [3]),
	.cin(gnd),
	.combout(\show|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr30~0 .lut_mask = 16'h06BA;
defparam \show|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \show|HEX2[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[4] .is_wysiwyg = "true";
defparam \show|HEX2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \show|WideOr29~0 (
// Equation(s):
// \show|WideOr29~0_combout  = (\mcpu|mr1|dout [1] & (!\mcpu|mr1|dout [3] & ((\mcpu|mr1|dout [0]) # (!\mcpu|mr1|dout [2])))) # (!\mcpu|mr1|dout [1] & ((\mcpu|mr1|dout [2] & ((\mcpu|mr1|dout [3]))) # (!\mcpu|mr1|dout [2] & (\mcpu|mr1|dout [0] & 
// !\mcpu|mr1|dout [3]))))

	.dataa(\mcpu|mr1|dout [0]),
	.datab(\mcpu|mr1|dout [1]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [3]),
	.cin(gnd),
	.combout(\show|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr29~0 .lut_mask = 16'h308E;
defparam \show|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \show|HEX2[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[5] .is_wysiwyg = "true";
defparam \show|HEX2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \show|WideOr28~0 (
// Equation(s):
// \show|WideOr28~0_combout  = (!\mcpu|mr1|dout [3] & ((\mcpu|mr1|dout [2] & (\mcpu|mr1|dout [0] & \mcpu|mr1|dout [1])) # (!\mcpu|mr1|dout [2] & ((!\mcpu|mr1|dout [1])))))

	.dataa(\mcpu|mr1|dout [3]),
	.datab(\mcpu|mr1|dout [0]),
	.datac(\mcpu|mr1|dout [2]),
	.datad(\mcpu|mr1|dout [1]),
	.cin(gnd),
	.combout(\show|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr28~0 .lut_mask = 16'h4005;
defparam \show|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \show|HEX2[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[6] .is_wysiwyg = "true";
defparam \show|HEX2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cycloneive_lcell_comb \show|WideOr41~0 (
// Equation(s):
// \show|WideOr41~0_combout  = (\mcpu|mr1|dout [4] & (\mcpu|mr1|dout [7] $ (((!\mcpu|mr1|dout [6] & !\mcpu|mr1|dout [5]))))) # (!\mcpu|mr1|dout [4] & (\mcpu|mr1|dout [6] & ((!\mcpu|mr1|dout [5]))))

	.dataa(\mcpu|mr1|dout [6]),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr41~0 .lut_mask = 16'hC0A6;
defparam \show|WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N29
dffeas \show|HEX3[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[0] .is_wysiwyg = "true";
defparam \show|HEX3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cycloneive_lcell_comb \show|WideOr40~0 (
// Equation(s):
// \show|WideOr40~0_combout  = (\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [4] $ (\mcpu|mr1|dout [7] $ (\mcpu|mr1|dout [5])))) # (!\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [4] & (\mcpu|mr1|dout [7] & \mcpu|mr1|dout [5])))

	.dataa(\mcpu|mr1|dout [6]),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr40~0 .lut_mask = 16'hC228;
defparam \show|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N31
dffeas \show|HEX3[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[1] .is_wysiwyg = "true";
defparam \show|HEX3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneive_lcell_comb \show|WideOr39~0 (
// Equation(s):
// \show|WideOr39~0_combout  = (\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [7] & ((\mcpu|mr1|dout [5]) # (!\mcpu|mr1|dout [4])))) # (!\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [5] & (!\mcpu|mr1|dout [7] & !\mcpu|mr1|dout [4])))

	.dataa(\mcpu|mr1|dout [6]),
	.datab(\mcpu|mr1|dout [5]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr39~0 .lut_mask = 16'h80A4;
defparam \show|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N9
dffeas \show|HEX3[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[2] .is_wysiwyg = "true";
defparam \show|HEX3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneive_lcell_comb \show|WideOr38~0 (
// Equation(s):
// \show|WideOr38~0_combout  = (\mcpu|mr1|dout [5] & ((\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [4])) # (!\mcpu|mr1|dout [6] & (!\mcpu|mr1|dout [4] & \mcpu|mr1|dout [7])))) # (!\mcpu|mr1|dout [5] & (!\mcpu|mr1|dout [7] & (\mcpu|mr1|dout [6] $ (\mcpu|mr1|dout 
// [4]))))

	.dataa(\mcpu|mr1|dout [6]),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr38~0 .lut_mask = 16'h9806;
defparam \show|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N27
dffeas \show|HEX3[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[3] .is_wysiwyg = "true";
defparam \show|HEX3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneive_lcell_comb \show|WideOr37~0 (
// Equation(s):
// \show|WideOr37~0_combout  = (\mcpu|mr1|dout [7] & (!\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [5] $ (\mcpu|mr1|dout [4])))) # (!\mcpu|mr1|dout [7] & ((\mcpu|mr1|dout [4]) # ((!\mcpu|mr1|dout [5] & \mcpu|mr1|dout [6]))))

	.dataa(\mcpu|mr1|dout [5]),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [6]),
	.cin(gnd),
	.combout(\show|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr37~0 .lut_mask = 16'h0D6C;
defparam \show|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N25
dffeas \show|HEX3[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[4] .is_wysiwyg = "true";
defparam \show|HEX3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneive_lcell_comb \show|WideOr36~0 (
// Equation(s):
// \show|WideOr36~0_combout  = (\mcpu|mr1|dout [5] & (!\mcpu|mr1|dout [7] & ((\mcpu|mr1|dout [4]) # (!\mcpu|mr1|dout [6])))) # (!\mcpu|mr1|dout [5] & ((\mcpu|mr1|dout [7] & ((\mcpu|mr1|dout [6]))) # (!\mcpu|mr1|dout [7] & (\mcpu|mr1|dout [4] & 
// !\mcpu|mr1|dout [6]))))

	.dataa(\mcpu|mr1|dout [5]),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [6]),
	.cin(gnd),
	.combout(\show|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr36~0 .lut_mask = 16'h580E;
defparam \show|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N19
dffeas \show|HEX3[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[5] .is_wysiwyg = "true";
defparam \show|HEX3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneive_lcell_comb \show|WideOr35~0 (
// Equation(s):
// \show|WideOr35~0_combout  = (!\mcpu|mr1|dout [7] & ((\mcpu|mr1|dout [6] & (\mcpu|mr1|dout [4] & \mcpu|mr1|dout [5])) # (!\mcpu|mr1|dout [6] & ((!\mcpu|mr1|dout [5])))))

	.dataa(\mcpu|mr1|dout [6]),
	.datab(\mcpu|mr1|dout [4]),
	.datac(\mcpu|mr1|dout [7]),
	.datad(\mcpu|mr1|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr35~0 .lut_mask = 16'h0805;
defparam \show|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N13
dffeas \show|HEX3[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[6] .is_wysiwyg = "true";
defparam \show|HEX3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \show|WideOr20~0 (
// Equation(s):
// \show|WideOr20~0_combout  = (\mcpu|mr0|dout [1] & (((\mcpu|mr0|dout [3] & \mcpu|mr0|dout [0])))) # (!\mcpu|mr0|dout [1] & (\mcpu|mr0|dout [2] $ (((!\mcpu|mr0|dout [3] & \mcpu|mr0|dout [0])))))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr20~0 .lut_mask = 16'hE144;
defparam \show|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \show|HEX4[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[0] .is_wysiwyg = "true";
defparam \show|HEX4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \show|WideOr19~0 (
// Equation(s):
// \show|WideOr19~0_combout  = (\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [1] $ (\mcpu|mr0|dout [3] $ (\mcpu|mr0|dout [0])))) # (!\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [1] & (\mcpu|mr0|dout [3] & \mcpu|mr0|dout [0])))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr19~0 .lut_mask = 16'hA448;
defparam \show|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \show|HEX4[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[1] .is_wysiwyg = "true";
defparam \show|HEX4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \show|WideOr18~0 (
// Equation(s):
// \show|WideOr18~0_combout  = (\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [3] & ((\mcpu|mr0|dout [1]) # (!\mcpu|mr0|dout [0])))) # (!\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [1] & (!\mcpu|mr0|dout [3] & !\mcpu|mr0|dout [0])))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr18~0 .lut_mask = 16'h80C2;
defparam \show|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \show|HEX4[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[2] .is_wysiwyg = "true";
defparam \show|HEX4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \show|WideOr17~0 (
// Equation(s):
// \show|WideOr17~0_combout  = (\mcpu|mr0|dout [1] & ((\mcpu|mr0|dout [2] & ((\mcpu|mr0|dout [0]))) # (!\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [3] & !\mcpu|mr0|dout [0])))) # (!\mcpu|mr0|dout [1] & (!\mcpu|mr0|dout [3] & (\mcpu|mr0|dout [2] $ (\mcpu|mr0|dout 
// [0]))))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr17~0 .lut_mask = 16'h8924;
defparam \show|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \show|HEX4[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[3] .is_wysiwyg = "true";
defparam \show|HEX4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \show|WideOr16~0 (
// Equation(s):
// \show|WideOr16~0_combout  = (\mcpu|mr0|dout [2] & (!\mcpu|mr0|dout [3] & ((\mcpu|mr0|dout [0]) # (!\mcpu|mr0|dout [1])))) # (!\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [0] $ (((\mcpu|mr0|dout [1] & \mcpu|mr0|dout [3])))))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr16~0 .lut_mask = 16'h1F24;
defparam \show|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \show|HEX4[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[4] .is_wysiwyg = "true";
defparam \show|HEX4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \show|WideOr15~0 (
// Equation(s):
// \show|WideOr15~0_combout  = (\mcpu|mr0|dout [1] & (!\mcpu|mr0|dout [3] & ((\mcpu|mr0|dout [0]) # (!\mcpu|mr0|dout [2])))) # (!\mcpu|mr0|dout [1] & ((\mcpu|mr0|dout [2] & (\mcpu|mr0|dout [3])) # (!\mcpu|mr0|dout [2] & (!\mcpu|mr0|dout [3] & \mcpu|mr0|dout 
// [0]))))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr15~0 .lut_mask = 16'h4B42;
defparam \show|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \show|HEX4[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[5] .is_wysiwyg = "true";
defparam \show|HEX4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \show|WideOr14~0 (
// Equation(s):
// \show|WideOr14~0_combout  = (!\mcpu|mr0|dout [3] & ((\mcpu|mr0|dout [1] & (\mcpu|mr0|dout [2] & \mcpu|mr0|dout [0])) # (!\mcpu|mr0|dout [1] & (!\mcpu|mr0|dout [2]))))

	.dataa(\mcpu|mr0|dout [1]),
	.datab(\mcpu|mr0|dout [2]),
	.datac(\mcpu|mr0|dout [3]),
	.datad(\mcpu|mr0|dout [0]),
	.cin(gnd),
	.combout(\show|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr14~0 .lut_mask = 16'h0901;
defparam \show|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \show|HEX4[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[6] .is_wysiwyg = "true";
defparam \show|HEX4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \show|WideOr27~0 (
// Equation(s):
// \show|WideOr27~0_combout  = (\mcpu|mr0|dout [4] & (\mcpu|mr0|dout [7] $ (((!\mcpu|mr0|dout [6] & !\mcpu|mr0|dout [5]))))) # (!\mcpu|mr0|dout [4] & (((\mcpu|mr0|dout [6] & !\mcpu|mr0|dout [5]))))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mr0|dout [6]),
	.datad(\mcpu|mr0|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr27~0 .lut_mask = 16'h88B4;
defparam \show|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \show|HEX5[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[0] .is_wysiwyg = "true";
defparam \show|HEX5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \show|WideOr26~0 (
// Equation(s):
// \show|WideOr26~0_combout  = (\mcpu|mr0|dout [6] & (\mcpu|mr0|dout [7] $ (\mcpu|mr0|dout [4] $ (\mcpu|mr0|dout [5])))) # (!\mcpu|mr0|dout [6] & (\mcpu|mr0|dout [7] & (\mcpu|mr0|dout [4] & \mcpu|mr0|dout [5])))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mr0|dout [6]),
	.datad(\mcpu|mr0|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr26~0 .lut_mask = 16'h9860;
defparam \show|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \show|HEX5[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[1] .is_wysiwyg = "true";
defparam \show|HEX5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \show|WideOr25~0 (
// Equation(s):
// \show|WideOr25~0_combout  = (\mcpu|mr0|dout [7] & (\mcpu|mr0|dout [6] & ((\mcpu|mr0|dout [5]) # (!\mcpu|mr0|dout [4])))) # (!\mcpu|mr0|dout [7] & (\mcpu|mr0|dout [5] & (!\mcpu|mr0|dout [6] & !\mcpu|mr0|dout [4])))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mr0|dout [5]),
	.datac(\mcpu|mr0|dout [6]),
	.datad(\mcpu|mr0|dout [4]),
	.cin(gnd),
	.combout(\show|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr25~0 .lut_mask = 16'h80A4;
defparam \show|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \show|HEX5[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[2] .is_wysiwyg = "true";
defparam \show|HEX5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \show|WideOr24~0 (
// Equation(s):
// \show|WideOr24~0_combout  = (\mcpu|mr0|dout [5] & ((\mcpu|mr0|dout [4] & ((\mcpu|mr0|dout [6]))) # (!\mcpu|mr0|dout [4] & (\mcpu|mr0|dout [7] & !\mcpu|mr0|dout [6])))) # (!\mcpu|mr0|dout [5] & (!\mcpu|mr0|dout [7] & (\mcpu|mr0|dout [4] $ (\mcpu|mr0|dout 
// [6]))))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mr0|dout [6]),
	.datad(\mcpu|mr0|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr24~0 .lut_mask = 16'hC214;
defparam \show|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \show|HEX5[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[3] .is_wysiwyg = "true";
defparam \show|HEX5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \show|WideOr23~0 (
// Equation(s):
// \show|WideOr23~0_combout  = (\mcpu|mr0|dout [7] & (!\mcpu|mr0|dout [6] & (\mcpu|mr0|dout [4] $ (\mcpu|mr0|dout [5])))) # (!\mcpu|mr0|dout [7] & ((\mcpu|mr0|dout [4]) # ((!\mcpu|mr0|dout [5] & \mcpu|mr0|dout [6]))))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mr0|dout [5]),
	.datad(\mcpu|mr0|dout [6]),
	.cin(gnd),
	.combout(\show|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr23~0 .lut_mask = 16'h456C;
defparam \show|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \show|HEX5[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[4] .is_wysiwyg = "true";
defparam \show|HEX5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \show|WideOr22~0 (
// Equation(s):
// \show|WideOr22~0_combout  = (\mcpu|mr0|dout [6] & ((\mcpu|mr0|dout [5] & (\mcpu|mr0|dout [4] & !\mcpu|mr0|dout [7])) # (!\mcpu|mr0|dout [5] & ((\mcpu|mr0|dout [7]))))) # (!\mcpu|mr0|dout [6] & (!\mcpu|mr0|dout [7] & ((\mcpu|mr0|dout [4]) # (\mcpu|mr0|dout 
// [5]))))

	.dataa(\mcpu|mr0|dout [6]),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mr0|dout [5]),
	.datad(\mcpu|mr0|dout [7]),
	.cin(gnd),
	.combout(\show|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr22~0 .lut_mask = 16'h0AD4;
defparam \show|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \show|HEX5[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[5] .is_wysiwyg = "true";
defparam \show|HEX5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \show|WideOr21~0 (
// Equation(s):
// \show|WideOr21~0_combout  = (!\mcpu|mr0|dout [7] & ((\mcpu|mr0|dout [6] & (\mcpu|mr0|dout [4] & \mcpu|mr0|dout [5])) # (!\mcpu|mr0|dout [6] & ((!\mcpu|mr0|dout [5])))))

	.dataa(\mcpu|mr0|dout [7]),
	.datab(\mcpu|mr0|dout [4]),
	.datac(\mcpu|mr0|dout [6]),
	.datad(\mcpu|mr0|dout [5]),
	.cin(gnd),
	.combout(\show|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr21~0 .lut_mask = 16'h4005;
defparam \show|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \show|HEX5[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[6] .is_wysiwyg = "true";
defparam \show|HEX5[6] .power_up = "low";
// synopsys translate_on

assign addr[0] = \addr[0]~output_o ;

assign addr[1] = \addr[1]~output_o ;

assign addr[2] = \addr[2]~output_o ;

assign addr[3] = \addr[3]~output_o ;

assign addr[4] = \addr[4]~output_o ;

assign addr[5] = \addr[5]~output_o ;

assign addr[6] = \addr[6]~output_o ;

assign addr[7] = \addr[7]~output_o ;

assign addr[8] = \addr[8]~output_o ;

assign addr[9] = \addr[9]~output_o ;

assign addr[10] = \addr[10]~output_o ;

assign addr[11] = \addr[11]~output_o ;

assign addr[12] = \addr[12]~output_o ;

assign addr[13] = \addr[13]~output_o ;

assign addr[14] = \addr[14]~output_o ;

assign addr[15] = \addr[15]~output_o ;

assign rambus[0] = \rambus[0]~output_o ;

assign rambus[1] = \rambus[1]~output_o ;

assign rambus[2] = \rambus[2]~output_o ;

assign rambus[3] = \rambus[3]~output_o ;

assign rambus[4] = \rambus[4]~output_o ;

assign rambus[5] = \rambus[5]~output_o ;

assign rambus[6] = \rambus[6]~output_o ;

assign rambus[7] = \rambus[7]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign r0dbus[0] = \r0dbus[0]~output_o ;

assign r0dbus[1] = \r0dbus[1]~output_o ;

assign r0dbus[2] = \r0dbus[2]~output_o ;

assign r0dbus[3] = \r0dbus[3]~output_o ;

assign r0dbus[4] = \r0dbus[4]~output_o ;

assign r0dbus[5] = \r0dbus[5]~output_o ;

assign r0dbus[6] = \r0dbus[6]~output_o ;

assign r0dbus[7] = \r0dbus[7]~output_o ;

assign r1dbus[0] = \r1dbus[0]~output_o ;

assign r1dbus[1] = \r1dbus[1]~output_o ;

assign r1dbus[2] = \r1dbus[2]~output_o ;

assign r1dbus[3] = \r1dbus[3]~output_o ;

assign r1dbus[4] = \r1dbus[4]~output_o ;

assign r1dbus[5] = \r1dbus[5]~output_o ;

assign r1dbus[6] = \r1dbus[6]~output_o ;

assign r1dbus[7] = \r1dbus[7]~output_o ;

assign cpustate_led[0] = \cpustate_led[0]~output_o ;

assign cpustate_led[1] = \cpustate_led[1]~output_o ;

assign check_out[0] = \check_out[0]~output_o ;

assign check_out[1] = \check_out[1]~output_o ;

assign check_out[2] = \check_out[2]~output_o ;

assign check_out[3] = \check_out[3]~output_o ;

assign check_out[4] = \check_out[4]~output_o ;

assign check_out[5] = \check_out[5]~output_o ;

assign check_out[6] = \check_out[6]~output_o ;

assign check_out[7] = \check_out[7]~output_o ;

assign quick_low_led = \quick_low_led~output_o ;

assign read_led = \read_led~output_o ;

assign write_led = \write_led~output_o ;

assign arload_led = \arload_led~output_o ;

assign arinc_led = \arinc_led~output_o ;

assign pcinc_led = \pcinc_led~output_o ;

assign pcload_led = \pcload_led~output_o ;

assign drload_led = \drload_led~output_o ;

assign trload_led = \trload_led~output_o ;

assign irload_led = \irload_led~output_o ;

assign r1load_led = \r1load_led~output_o ;

assign r0load_led = \r0load_led~output_o ;

assign zload_led = \zload_led~output_o ;

assign pcbus_led = \pcbus_led~output_o ;

assign drhbus_led = \drhbus_led~output_o ;

assign drlbus_led = \drlbus_led~output_o ;

assign trbus_led = \trbus_led~output_o ;

assign r1bus_led = \r1bus_led~output_o ;

assign r0bus_led = \r0bus_led~output_o ;

assign membus_led = \membus_led~output_o ;

assign busmem_led = \busmem_led~output_o ;

assign clr_led = \clr_led~output_o ;

endmodule
