<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\work\gowin\projects\riscv_soc\riscv_soc\impl\gwsynthesis\riscv_soc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\work\gowin\projects\riscv_soc\riscv_soc\src\riscv_soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\work\gowin\projects\riscv_soc\riscv_soc\src\riscv_soc.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 29 22:04:44 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>843</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>829</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Base</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>66.667</td>
<td>15.000
<td>0.000</td>
<td>33.333</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PLL_CLK</td>
<td>30.000(MHz)</td>
<td>32.214(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SYS_CLK!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.291</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_21_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>30.642</td>
</tr>
<tr>
<td>2</td>
<td>3.039</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_30_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.894</td>
</tr>
<tr>
<td>3</td>
<td>3.179</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[21]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>30.111</td>
</tr>
<tr>
<td>4</td>
<td>3.665</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[17]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.625</td>
</tr>
<tr>
<td>5</td>
<td>3.695</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_26_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.238</td>
</tr>
<tr>
<td>6</td>
<td>3.806</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_4_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.127</td>
</tr>
<tr>
<td>7</td>
<td>3.813</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[17]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.477</td>
</tr>
<tr>
<td>8</td>
<td>3.905</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_20_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.028</td>
</tr>
<tr>
<td>9</td>
<td>3.993</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[30]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.297</td>
</tr>
<tr>
<td>10</td>
<td>4.067</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[10]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.222</td>
</tr>
<tr>
<td>11</td>
<td>4.133</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[20]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.157</td>
</tr>
<tr>
<td>12</td>
<td>4.158</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.132</td>
</tr>
<tr>
<td>13</td>
<td>4.163</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[11]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.127</td>
</tr>
<tr>
<td>14</td>
<td>4.200</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[14]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.090</td>
</tr>
<tr>
<td>15</td>
<td>4.306</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.984</td>
</tr>
<tr>
<td>16</td>
<td>4.311</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[21]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.979</td>
</tr>
<tr>
<td>17</td>
<td>4.326</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_14_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.607</td>
</tr>
<tr>
<td>18</td>
<td>4.381</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[14]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.909</td>
</tr>
<tr>
<td>19</td>
<td>4.446</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.844</td>
</tr>
<tr>
<td>20</td>
<td>4.464</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[13]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.826</td>
</tr>
<tr>
<td>21</td>
<td>4.467</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[29]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.823</td>
</tr>
<tr>
<td>22</td>
<td>4.468</td>
<td>processor/instr_3_s0/Q</td>
<td>processor/PC_16_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.465</td>
</tr>
<tr>
<td>23</td>
<td>4.475</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[30]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.814</td>
</tr>
<tr>
<td>24</td>
<td>4.486</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[16]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.804</td>
</tr>
<tr>
<td>25</td>
<td>4.563</td>
<td>processor/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[10]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.727</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>processor/aluShamt_0_s1/Q</td>
<td>processor/aluShamt_0_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>processor/aluShamt_4_s1/Q</td>
<td>processor/aluShamt_4_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>processor/cycles_0_s0/Q</td>
<td>processor/cycles_0_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>processor/state_1_s2/Q</td>
<td>processor/state_1_s2/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>processor/cycles_2_s0/Q</td>
<td>processor/cycles_2_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>processor/cycles_6_s0/Q</td>
<td>processor/cycles_6_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>processor/cycles_8_s0/Q</td>
<td>processor/cycles_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>processor/cycles_12_s0/Q</td>
<td>processor/cycles_12_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>processor/cycles_14_s0/Q</td>
<td>processor/cycles_14_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>processor/cycles_18_s0/Q</td>
<td>processor/cycles_18_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>processor/cycles_20_s0/Q</td>
<td>processor/cycles_20_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>processor/cycles_24_s0/Q</td>
<td>processor/cycles_24_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>processor/cycles_26_s0/Q</td>
<td>processor/cycles_26_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>processor/cycles_30_s0/Q</td>
<td>processor/cycles_30_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.762</td>
<td>processor/instr_10_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s/ADA[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>20</td>
<td>0.810</td>
<td>processor/instr_9_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s/ADA[7]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>21</td>
<td>0.833</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_8_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.848</td>
</tr>
<tr>
<td>22</td>
<td>0.833</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_15_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.848</td>
</tr>
<tr>
<td>23</td>
<td>0.853</td>
<td>processor/cycles_1_s0/Q</td>
<td>processor/cycles_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>24</td>
<td>0.892</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>25</td>
<td>0.893</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/instr_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>28.303</td>
<td>4.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>processor/n2024_s1/I0</td>
</tr>
<tr>
<td>28.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">processor/n2024_s1/F</td>
</tr>
<tr>
<td>30.064</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>processor/n2024_s3/I3</td>
</tr>
<tr>
<td>30.886</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">processor/n2024_s3/F</td>
</tr>
<tr>
<td>30.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">processor/PC_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>processor/PC_21_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>processor/PC_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.977, 29.296%; route: 21.207, 69.208%; tC2Q: 0.458, 1.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>26.831</td>
<td>3.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][A]</td>
<td>processor/n2015_s1/I0</td>
</tr>
<tr>
<td>27.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][A]</td>
<td style=" background: #97FFFF;">processor/n2015_s1/F</td>
</tr>
<tr>
<td>29.316</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>processor/n2015_s3/I3</td>
</tr>
<tr>
<td>30.138</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">processor/n2015_s3/F</td>
</tr>
<tr>
<td>30.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">processor/PC_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>processor/PC_30_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>processor/PC_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.383, 31.387%; route: 20.053, 67.080%; tC2Q: 0.458, 1.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.813</td>
<td>4.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>processor/writeBackData_21_s0/I0</td>
</tr>
<tr>
<td>27.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_21_s0/F</td>
</tr>
<tr>
<td>30.355</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 31.407%; route: 17.194, 57.102%; tC2Q: 3.460, 11.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>27.311</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>processor/writeBackData_17_s0/I0</td>
</tr>
<tr>
<td>28.410</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_17_s0/F</td>
</tr>
<tr>
<td>29.869</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 31.922%; route: 16.708, 56.398%; tC2Q: 3.460, 11.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>27.818</td>
<td>4.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>processor/n2019_s1/I0</td>
</tr>
<tr>
<td>28.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">processor/n2019_s1/F</td>
</tr>
<tr>
<td>28.450</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>processor/n2019_s3/I3</td>
</tr>
<tr>
<td>29.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">processor/n2019_s3/F</td>
</tr>
<tr>
<td>29.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">processor/PC_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>processor/PC_26_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>processor/PC_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.187, 31.422%; route: 19.592, 67.011%; tC2Q: 0.458, 1.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>25.539</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>processor/n2041_s1/I3</td>
</tr>
<tr>
<td>26.571</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">processor/n2041_s1/F</td>
</tr>
<tr>
<td>28.339</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>processor/n2041_s3/I0</td>
</tr>
<tr>
<td>29.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">processor/n2041_s3/F</td>
</tr>
<tr>
<td>29.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">processor/PC_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>processor/PC_4_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>processor/PC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.593, 32.935%; route: 19.075, 65.491%; tC2Q: 0.458, 1.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>27.311</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>processor/writeBackData_17_s0/I0</td>
</tr>
<tr>
<td>28.410</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_17_s0/F</td>
</tr>
<tr>
<td>29.721</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.083%; route: 16.560, 56.179%; tC2Q: 3.460, 11.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>27.818</td>
<td>4.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>processor/n2025_s1/I0</td>
</tr>
<tr>
<td>28.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">processor/n2025_s1/F</td>
</tr>
<tr>
<td>28.450</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>processor/n2025_s3/I3</td>
</tr>
<tr>
<td>29.272</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">processor/n2025_s3/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">processor/PC_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>processor/PC_20_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>processor/PC_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.977, 30.926%; route: 19.592, 67.496%; tC2Q: 0.458, 1.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.328</td>
<td>3.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>processor/writeBackData_30_s0/I0</td>
</tr>
<tr>
<td>27.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_30_s0/F</td>
</tr>
<tr>
<td>29.541</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.280%; route: 16.380, 55.910%; tC2Q: 3.460, 11.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.310</td>
<td>3.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>processor/writeBackData_10_s0/I0</td>
</tr>
<tr>
<td>27.342</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s0/F</td>
</tr>
<tr>
<td>29.466</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.390, 32.133%; route: 16.372, 56.027%; tC2Q: 3.460, 11.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.826</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>processor/writeBackData_20_s0/I0</td>
</tr>
<tr>
<td>27.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_20_s0/F</td>
</tr>
<tr>
<td>29.401</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.435%; route: 16.240, 55.698%; tC2Q: 3.460, 11.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.451</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/writeBackData_12_s0/I1</td>
</tr>
<tr>
<td>27.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>29.376</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.180, 31.512%; route: 16.492, 56.611%; tC2Q: 3.460, 11.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.158</td>
<td>3.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>processor/writeBackData_11_s0/I0</td>
</tr>
<tr>
<td>27.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_11_s0/F</td>
</tr>
<tr>
<td>29.371</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.468%; route: 16.210, 55.652%; tC2Q: 3.460, 11.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.826</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>processor/writeBackData_14_s0/I1</td>
</tr>
<tr>
<td>27.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>29.334</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.390, 32.279%; route: 16.240, 55.827%; tC2Q: 3.460, 11.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.451</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/writeBackData_12_s0/I1</td>
</tr>
<tr>
<td>27.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>29.228</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.180, 31.673%; route: 16.344, 56.389%; tC2Q: 3.460, 11.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.813</td>
<td>4.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>processor/writeBackData_21_s0/I0</td>
</tr>
<tr>
<td>27.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_21_s0/F</td>
</tr>
<tr>
<td>29.223</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.634%; route: 16.062, 55.426%; tC2Q: 3.460, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>25.697</td>
<td>2.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>26.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">processor/n2014_s1/F</td>
</tr>
<tr>
<td>28.029</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>processor/n2031_s0/I3</td>
</tr>
<tr>
<td>28.851</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">processor/n2031_s0/F</td>
</tr>
<tr>
<td>28.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">processor/PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>processor/PC_14_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>processor/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.383, 32.799%; route: 18.766, 65.598%; tC2Q: 0.458, 1.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.826</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>processor/writeBackData_14_s0/I1</td>
</tr>
<tr>
<td>27.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>29.153</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.390, 32.481%; route: 16.059, 55.550%; tC2Q: 3.460, 11.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.158</td>
<td>3.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>processor/writeBackData_8_s0/I0</td>
</tr>
<tr>
<td>26.980</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s0/F</td>
</tr>
<tr>
<td>29.088</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.180, 31.826%; route: 16.204, 56.178%; tC2Q: 3.460, 11.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.826</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>processor/writeBackData_13_s0/I1</td>
</tr>
<tr>
<td>27.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s0/F</td>
</tr>
<tr>
<td>29.070</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.807%; route: 15.909, 55.190%; tC2Q: 3.460, 12.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.451</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][A]</td>
<td>processor/writeBackData_29_s0/I0</td>
</tr>
<tr>
<td>27.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_29_s0/F</td>
</tr>
<tr>
<td>29.067</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.180, 31.850%; route: 16.183, 56.146%; tC2Q: 3.460, 12.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>4.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>5.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>7.431</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>8.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>9.583</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>processor/aluIn2_23_s0/I2</td>
</tr>
<tr>
<td>10.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_23_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/I1</td>
</tr>
<tr>
<td>14.403</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>14.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>14.460</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>14.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>14.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>14.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[1][B]</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>15.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_28_s/SUM</td>
</tr>
<tr>
<td>16.973</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>processor/PC_1_s16/I0</td>
</tr>
<tr>
<td>17.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s16/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>20.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s11/F</td>
</tr>
<tr>
<td>20.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>21.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>22.532</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>23.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>25.697</td>
<td>2.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>26.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">processor/n2014_s1/F</td>
</tr>
<tr>
<td>27.887</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>processor/n2029_s0/I3</td>
</tr>
<tr>
<td>28.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">processor/n2029_s0/F</td>
</tr>
<tr>
<td>28.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">processor/PC_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>processor/PC_16_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>processor/PC_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.383, 32.964%; route: 18.623, 65.426%; tC2Q: 0.458, 1.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.328</td>
<td>3.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>processor/writeBackData_30_s0/I0</td>
</tr>
<tr>
<td>27.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_30_s0/F</td>
</tr>
<tr>
<td>29.058</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.457, 32.821%; route: 15.897, 55.172%; tC2Q: 3.460, 12.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>25.468</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>processor/writeBackData_16_s0/I0</td>
</tr>
<tr>
<td>26.290</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_16_s0/F</td>
</tr>
<tr>
<td>29.048</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.180, 31.871%; route: 16.164, 56.117%; tC2Q: 3.460, 12.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.489</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.534</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.790</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.534</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>processor_rdata_7_s5/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_7_s5/F</td>
</tr>
<tr>
<td>20.230</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>processor/writeBackData_7_s7/I0</td>
</tr>
<tr>
<td>21.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>21.679</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>processor/writeBackData_8_s1/I1</td>
</tr>
<tr>
<td>22.711</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>26.310</td>
<td>3.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>processor/writeBackData_10_s0/I0</td>
</tr>
<tr>
<td>27.342</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s0/F</td>
</tr>
<tr>
<td>28.971</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.390, 32.687%; route: 15.877, 55.269%; tC2Q: 3.460, 12.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n22_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n22_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n19_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n19_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n49_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n49_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n26_s5/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n26_s5/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/n909_s0/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">processor/n909_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/aluShamt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>processor/n905_s0/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">processor/n905_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>processor/aluShamt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/n2579_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" background: #97FFFF;">processor/n2579_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>processor/state_1_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">processor/state_1_s2/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>processor/n2060_s0/I0</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">processor/n2060_s0/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">processor/state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>processor/state_1_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>processor/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C12[1][A]</td>
<td>processor/n2577_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" background: #97FFFF;">processor/n2577_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td>processor/n2573_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">processor/n2573_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td>processor/n2571_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">processor/n2571_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td>processor/n2567_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">processor/n2567_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>processor/n2565_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">processor/n2565_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>processor/n2561_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">processor/n2561_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td>processor/n2559_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">processor/n2559_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>processor/n2555_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">processor/n2555_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>processor/n2553_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">processor/n2553_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>processor/n2549_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">processor/n2549_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>processor/instr_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C23[2][B]</td>
<td style=" font-weight:bold;">processor/instr_10_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>processor/instr_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">processor/instr_9_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.319%; tC2Q: 0.333, 37.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">processor/PC_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>processor/PC_8_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>processor/PC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.695%; tC2Q: 0.333, 39.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">processor/PC_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>processor/PC_15_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>processor/PC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.695%; tC2Q: 0.333, 39.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][B]</td>
<td>processor/n2578_s/I0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" background: #97FFFF;">processor/n2578_s/SUM</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>uart_unit/uart_transmitter_u1/n25_s4/I1</td>
</tr>
<tr>
<td>1.076</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n25_s4/F</td>
</tr>
<tr>
<td>1.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>uart_unit/uart_transmitter_u1/n55_s1/I2</td>
</tr>
<tr>
<td>1.077</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n55_s1/F</td>
</tr>
<tr>
<td>1.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/instr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>253</td>
<td>clk</td>
<td>2.291</td>
<td>0.262</td>
</tr>
<tr>
<td>104</td>
<td>instr_0[3]</td>
<td>2.291</td>
<td>5.869</td>
</tr>
<tr>
<td>96</td>
<td>instr_0[12]</td>
<td>13.960</td>
<td>4.275</td>
</tr>
<tr>
<td>86</td>
<td>instr[13]</td>
<td>11.534</td>
<td>5.744</td>
</tr>
<tr>
<td>64</td>
<td>instr_0[31]</td>
<td>5.180</td>
<td>5.458</td>
</tr>
<tr>
<td>46</td>
<td>n2012_5</td>
<td>11.794</td>
<td>3.609</td>
</tr>
<tr>
<td>42</td>
<td>instr_0[14]</td>
<td>12.933</td>
<td>5.400</td>
</tr>
<tr>
<td>41</td>
<td>PC_1_7</td>
<td>2.291</td>
<td>4.739</td>
</tr>
<tr>
<td>40</td>
<td>instr_0[4]</td>
<td>6.949</td>
<td>6.492</td>
</tr>
<tr>
<td>38</td>
<td>state[2]</td>
<td>24.714</td>
<td>2.484</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C18</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C19</td>
<td>79.17%</td>
</tr>
<tr>
<td>R17C14</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SYS_CLK -period 37.037 -waveform {0 18.518} [get_ports {clk_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PLL_CLK -period 33.333 -waveform {0 16.666} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
