

================================================================
== Vitis HLS Report for 'sort_radix_Pipeline_last_1'
================================================================
* Date:           Sun May 18 06:01:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.083 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_1  |     2048|     2048|        16|         16|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%radixID_2 = alloca i32 1"   --->   Operation 19 'alloca' 'radixID_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %radixID_2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %last_2.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%radixID = load i8 %radixID_2" [sort_radix.c:36]   --->   Operation 24 'load' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln34 = icmp_eq  i8 %radixID, i8 128" [sort_radix.c:34]   --->   Operation 26 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln34 = add i8 %radixID, i8 1" [sort_radix.c:34]   --->   Operation 28 'add' 'add_ln34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %last_2.i.split, void %last_step_scan.exit.exitStub" [sort_radix.c:34]   --->   Operation 29 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%radixID_2_cast10 = zext i8 %radixID" [sort_radix.c:36]   --->   Operation 30 'zext' 'radixID_2_cast10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %radixID_2_cast10" [sort_radix.c:36]   --->   Operation 31 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.60ns)   --->   "%sum_load = load i7 %sum_addr" [sort_radix.c:36]   --->   Operation 32 'load' 'sum_load' <Predicate = (!icmp_ln34)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %radixID" [sort_radix.c:36]   --->   Operation 33 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln36, i4 0" [sort_radix.c:36]   --->   Operation 34 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i11 %shl_ln2" [sort_radix.c:37]   --->   Operation 35 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln37" [sort_radix.c:37]   --->   Operation 36 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort_radix.c:37]   --->   Operation 37 'load' 'bucket_load' <Predicate = (!icmp_ln34)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln37 = or i11 %shl_ln2, i11 1" [sort_radix.c:37]   --->   Operation 38 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i11 %or_ln37" [sort_radix.c:37]   --->   Operation 39 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bucket_addr_16 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_1" [sort_radix.c:37]   --->   Operation 40 'getelementptr' 'bucket_addr_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.20ns)   --->   "%bucket_load_16 = load i11 %bucket_addr_16" [sort_radix.c:37]   --->   Operation 41 'load' 'bucket_load_16' <Predicate = (!icmp_ln34)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln34 = store i8 %add_ln34, i8 %radixID_2" [sort_radix.c:34]   --->   Operation 42 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 43 [1/2] (0.60ns)   --->   "%sum_load = load i7 %sum_addr" [sort_radix.c:36]   --->   Operation 43 'load' 'sum_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort_radix.c:37]   --->   Operation 44 'load' 'bucket_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 45 [1/2] (1.20ns)   --->   "%bucket_load_16 = load i11 %bucket_addr_16" [sort_radix.c:37]   --->   Operation 45 'load' 'bucket_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln37_1 = or i11 %shl_ln2, i11 2" [sort_radix.c:37]   --->   Operation 46 'or' 'or_ln37_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i11 %or_ln37_1" [sort_radix.c:37]   --->   Operation 47 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_addr_17 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_2" [sort_radix.c:37]   --->   Operation 48 'getelementptr' 'bucket_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.20ns)   --->   "%bucket_load_17 = load i11 %bucket_addr_17" [sort_radix.c:37]   --->   Operation 49 'load' 'bucket_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln37_2 = or i11 %shl_ln2, i11 3" [sort_radix.c:37]   --->   Operation 50 'or' 'or_ln37_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i11 %or_ln37_2" [sort_radix.c:37]   --->   Operation 51 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bucket_addr_18 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_3" [sort_radix.c:37]   --->   Operation 52 'getelementptr' 'bucket_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.20ns)   --->   "%bucket_load_18 = load i11 %bucket_addr_18" [sort_radix.c:37]   --->   Operation 53 'load' 'bucket_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 54 [1/2] (1.20ns)   --->   "%bucket_load_17 = load i11 %bucket_addr_17" [sort_radix.c:37]   --->   Operation 54 'load' 'bucket_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 55 [1/2] (1.20ns)   --->   "%bucket_load_18 = load i11 %bucket_addr_18" [sort_radix.c:37]   --->   Operation 55 'load' 'bucket_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln37_3 = or i11 %shl_ln2, i11 4" [sort_radix.c:37]   --->   Operation 56 'or' 'or_ln37_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i11 %or_ln37_3" [sort_radix.c:37]   --->   Operation 57 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bucket_addr_19 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_4" [sort_radix.c:37]   --->   Operation 58 'getelementptr' 'bucket_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.20ns)   --->   "%bucket_load_19 = load i11 %bucket_addr_19" [sort_radix.c:37]   --->   Operation 59 'load' 'bucket_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln37_4 = or i11 %shl_ln2, i11 5" [sort_radix.c:37]   --->   Operation 60 'or' 'or_ln37_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i11 %or_ln37_4" [sort_radix.c:37]   --->   Operation 61 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bucket_addr_20 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_5" [sort_radix.c:37]   --->   Operation 62 'getelementptr' 'bucket_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.20ns)   --->   "%bucket_load_20 = load i11 %bucket_addr_20" [sort_radix.c:37]   --->   Operation 63 'load' 'bucket_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 64 [1/2] (1.20ns)   --->   "%bucket_load_19 = load i11 %bucket_addr_19" [sort_radix.c:37]   --->   Operation 64 'load' 'bucket_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 65 [1/2] (1.20ns)   --->   "%bucket_load_20 = load i11 %bucket_addr_20" [sort_radix.c:37]   --->   Operation 65 'load' 'bucket_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln37_5 = or i11 %shl_ln2, i11 6" [sort_radix.c:37]   --->   Operation 66 'or' 'or_ln37_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i11 %or_ln37_5" [sort_radix.c:37]   --->   Operation 67 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%bucket_addr_21 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_6" [sort_radix.c:37]   --->   Operation 68 'getelementptr' 'bucket_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.20ns)   --->   "%bucket_load_21 = load i11 %bucket_addr_21" [sort_radix.c:37]   --->   Operation 69 'load' 'bucket_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln37_6 = or i11 %shl_ln2, i11 7" [sort_radix.c:37]   --->   Operation 70 'or' 'or_ln37_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i11 %or_ln37_6" [sort_radix.c:37]   --->   Operation 71 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bucket_addr_22 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_7" [sort_radix.c:37]   --->   Operation 72 'getelementptr' 'bucket_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (1.20ns)   --->   "%bucket_load_22 = load i11 %bucket_addr_22" [sort_radix.c:37]   --->   Operation 73 'load' 'bucket_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 74 [1/2] (1.20ns)   --->   "%bucket_load_21 = load i11 %bucket_addr_21" [sort_radix.c:37]   --->   Operation 74 'load' 'bucket_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 75 [1/2] (1.20ns)   --->   "%bucket_load_22 = load i11 %bucket_addr_22" [sort_radix.c:37]   --->   Operation 75 'load' 'bucket_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln37_7 = or i11 %shl_ln2, i11 8" [sort_radix.c:37]   --->   Operation 76 'or' 'or_ln37_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i11 %or_ln37_7" [sort_radix.c:37]   --->   Operation 77 'zext' 'zext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%bucket_addr_23 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_8" [sort_radix.c:37]   --->   Operation 78 'getelementptr' 'bucket_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (1.20ns)   --->   "%bucket_load_23 = load i11 %bucket_addr_23" [sort_radix.c:37]   --->   Operation 79 'load' 'bucket_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln37_8 = or i11 %shl_ln2, i11 9" [sort_radix.c:37]   --->   Operation 80 'or' 'or_ln37_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i11 %or_ln37_8" [sort_radix.c:37]   --->   Operation 81 'zext' 'zext_ln37_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%bucket_addr_24 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_9" [sort_radix.c:37]   --->   Operation 82 'getelementptr' 'bucket_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.20ns)   --->   "%bucket_load_24 = load i11 %bucket_addr_24" [sort_radix.c:37]   --->   Operation 83 'load' 'bucket_load_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 84 [1/2] (1.20ns)   --->   "%bucket_load_23 = load i11 %bucket_addr_23" [sort_radix.c:37]   --->   Operation 84 'load' 'bucket_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 85 [1/2] (1.20ns)   --->   "%bucket_load_24 = load i11 %bucket_addr_24" [sort_radix.c:37]   --->   Operation 85 'load' 'bucket_load_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln37_9 = or i11 %shl_ln2, i11 10" [sort_radix.c:37]   --->   Operation 86 'or' 'or_ln37_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i11 %or_ln37_9" [sort_radix.c:37]   --->   Operation 87 'zext' 'zext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%bucket_addr_25 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_10" [sort_radix.c:37]   --->   Operation 88 'getelementptr' 'bucket_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (1.20ns)   --->   "%bucket_load_25 = load i11 %bucket_addr_25" [sort_radix.c:37]   --->   Operation 89 'load' 'bucket_load_25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln37_10 = or i11 %shl_ln2, i11 11" [sort_radix.c:37]   --->   Operation 90 'or' 'or_ln37_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i11 %or_ln37_10" [sort_radix.c:37]   --->   Operation 91 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bucket_addr_26 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_11" [sort_radix.c:37]   --->   Operation 92 'getelementptr' 'bucket_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (1.20ns)   --->   "%bucket_load_26 = load i11 %bucket_addr_26" [sort_radix.c:37]   --->   Operation 93 'load' 'bucket_load_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 94 [1/2] (1.20ns)   --->   "%bucket_load_25 = load i11 %bucket_addr_25" [sort_radix.c:37]   --->   Operation 94 'load' 'bucket_load_25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 95 [1/2] (1.20ns)   --->   "%bucket_load_26 = load i11 %bucket_addr_26" [sort_radix.c:37]   --->   Operation 95 'load' 'bucket_load_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln37_11 = or i11 %shl_ln2, i11 12" [sort_radix.c:37]   --->   Operation 96 'or' 'or_ln37_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i11 %or_ln37_11" [sort_radix.c:37]   --->   Operation 97 'zext' 'zext_ln37_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%bucket_addr_27 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_12" [sort_radix.c:37]   --->   Operation 98 'getelementptr' 'bucket_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (1.20ns)   --->   "%bucket_load_27 = load i11 %bucket_addr_27" [sort_radix.c:37]   --->   Operation 99 'load' 'bucket_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln37_12 = or i11 %shl_ln2, i11 13" [sort_radix.c:37]   --->   Operation 100 'or' 'or_ln37_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln37_13 = zext i11 %or_ln37_12" [sort_radix.c:37]   --->   Operation 101 'zext' 'zext_ln37_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%bucket_addr_28 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_13" [sort_radix.c:37]   --->   Operation 102 'getelementptr' 'bucket_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (1.20ns)   --->   "%bucket_load_28 = load i11 %bucket_addr_28" [sort_radix.c:37]   --->   Operation 103 'load' 'bucket_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 104 [1/2] (1.20ns)   --->   "%bucket_load_27 = load i11 %bucket_addr_27" [sort_radix.c:37]   --->   Operation 104 'load' 'bucket_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 105 [1/2] (1.20ns)   --->   "%bucket_load_28 = load i11 %bucket_addr_28" [sort_radix.c:37]   --->   Operation 105 'load' 'bucket_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln37_13 = or i11 %shl_ln2, i11 14" [sort_radix.c:37]   --->   Operation 106 'or' 'or_ln37_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i11 %or_ln37_13" [sort_radix.c:37]   --->   Operation 107 'zext' 'zext_ln37_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%bucket_addr_29 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_14" [sort_radix.c:37]   --->   Operation 108 'getelementptr' 'bucket_addr_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.20ns)   --->   "%bucket_load_29 = load i11 %bucket_addr_29" [sort_radix.c:37]   --->   Operation 109 'load' 'bucket_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln37_14 = or i11 %shl_ln2, i11 15" [sort_radix.c:37]   --->   Operation 110 'or' 'or_ln37_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i11 %or_ln37_14" [sort_radix.c:37]   --->   Operation 111 'zext' 'zext_ln37_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%bucket_addr_30 = getelementptr i32 %bucket, i64 0, i64 %zext_ln37_15" [sort_radix.c:37]   --->   Operation 112 'getelementptr' 'bucket_addr_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (1.20ns)   --->   "%bucket_load_30 = load i11 %bucket_addr_30" [sort_radix.c:37]   --->   Operation 113 'load' 'bucket_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 9 <SV = 8> <Delay = 2.08>
ST_9 : Operation 114 [1/1] (0.88ns)   --->   "%add_ln37 = add i32 %bucket_load, i32 %sum_load" [sort_radix.c:37]   --->   Operation 114 'add' 'add_ln37' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37, i11 %bucket_addr" [sort_radix.c:37]   --->   Operation 115 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 116 [1/1] (0.88ns)   --->   "%add_ln37_1 = add i32 %bucket_load_16, i32 %sum_load" [sort_radix.c:37]   --->   Operation 116 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_1, i11 %bucket_addr_16" [sort_radix.c:37]   --->   Operation 117 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln37_2 = add i32 %bucket_load_17, i32 %sum_load" [sort_radix.c:37]   --->   Operation 118 'add' 'add_ln37_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.88ns)   --->   "%add_ln37_3 = add i32 %bucket_load_18, i32 %sum_load" [sort_radix.c:37]   --->   Operation 119 'add' 'add_ln37_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.88ns)   --->   "%add_ln37_4 = add i32 %bucket_load_19, i32 %sum_load" [sort_radix.c:37]   --->   Operation 120 'add' 'add_ln37_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln37_5 = add i32 %bucket_load_20, i32 %sum_load" [sort_radix.c:37]   --->   Operation 121 'add' 'add_ln37_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.88ns)   --->   "%add_ln37_6 = add i32 %bucket_load_21, i32 %sum_load" [sort_radix.c:37]   --->   Operation 122 'add' 'add_ln37_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln37_7 = add i32 %bucket_load_22, i32 %sum_load" [sort_radix.c:37]   --->   Operation 123 'add' 'add_ln37_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln37_8 = add i32 %bucket_load_23, i32 %sum_load" [sort_radix.c:37]   --->   Operation 124 'add' 'add_ln37_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.88ns)   --->   "%add_ln37_9 = add i32 %bucket_load_24, i32 %sum_load" [sort_radix.c:37]   --->   Operation 125 'add' 'add_ln37_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.88ns)   --->   "%add_ln37_10 = add i32 %bucket_load_25, i32 %sum_load" [sort_radix.c:37]   --->   Operation 126 'add' 'add_ln37_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.88ns)   --->   "%add_ln37_11 = add i32 %bucket_load_26, i32 %sum_load" [sort_radix.c:37]   --->   Operation 127 'add' 'add_ln37_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.88ns)   --->   "%add_ln37_12 = add i32 %bucket_load_27, i32 %sum_load" [sort_radix.c:37]   --->   Operation 128 'add' 'add_ln37_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.88ns)   --->   "%add_ln37_13 = add i32 %bucket_load_28, i32 %sum_load" [sort_radix.c:37]   --->   Operation 129 'add' 'add_ln37_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/2] (1.20ns)   --->   "%bucket_load_29 = load i11 %bucket_addr_29" [sort_radix.c:37]   --->   Operation 130 'load' 'bucket_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln37_14 = add i32 %bucket_load_29, i32 %sum_load" [sort_radix.c:37]   --->   Operation 131 'add' 'add_ln37_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/2] (1.20ns)   --->   "%bucket_load_30 = load i11 %bucket_addr_30" [sort_radix.c:37]   --->   Operation 132 'load' 'bucket_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 133 [1/1] (0.88ns)   --->   "%add_ln37_15 = add i32 %bucket_load_30, i32 %sum_load" [sort_radix.c:37]   --->   Operation 133 'add' 'add_ln37_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_2, i11 %bucket_addr_17" [sort_radix.c:37]   --->   Operation 134 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 135 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_3, i11 %bucket_addr_18" [sort_radix.c:37]   --->   Operation 135 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 11 <SV = 10> <Delay = 1.20>
ST_11 : Operation 136 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_4, i11 %bucket_addr_19" [sort_radix.c:37]   --->   Operation 136 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_5, i11 %bucket_addr_20" [sort_radix.c:37]   --->   Operation 137 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 12 <SV = 11> <Delay = 1.20>
ST_12 : Operation 138 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_6, i11 %bucket_addr_21" [sort_radix.c:37]   --->   Operation 138 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 139 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_7, i11 %bucket_addr_22" [sort_radix.c:37]   --->   Operation 139 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 13 <SV = 12> <Delay = 1.20>
ST_13 : Operation 140 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_8, i11 %bucket_addr_23" [sort_radix.c:37]   --->   Operation 140 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 141 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_9, i11 %bucket_addr_24" [sort_radix.c:37]   --->   Operation 141 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 14 <SV = 13> <Delay = 1.20>
ST_14 : Operation 142 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_10, i11 %bucket_addr_25" [sort_radix.c:37]   --->   Operation 142 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 143 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_11, i11 %bucket_addr_26" [sort_radix.c:37]   --->   Operation 143 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 15 <SV = 14> <Delay = 1.20>
ST_15 : Operation 144 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_12, i11 %bucket_addr_27" [sort_radix.c:37]   --->   Operation 144 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 145 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_13, i11 %bucket_addr_28" [sort_radix.c:37]   --->   Operation 145 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sort_radix.c:33]   --->   Operation 146 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_14, i11 %bucket_addr_29" [sort_radix.c:37]   --->   Operation 147 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 148 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %add_ln37_15, i11 %bucket_addr_30" [sort_radix.c:37]   --->   Operation 148 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln34 = br void %last_2.i" [sort_radix.c:34]   --->   Operation 149 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('radixID') [3]  (0 ns)
	'load' operation ('radixID', sort_radix.c:36) on local variable 'radixID' [9]  (0 ns)
	'getelementptr' operation ('bucket_addr', sort_radix.c:37) [23]  (0 ns)
	'load' operation ('bucket_load', sort_radix.c:37) on array 'bucket' [24]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_radix.c:37) on array 'bucket' [24]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_17', sort_radix.c:37) on array 'bucket' [36]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_19', sort_radix.c:37) on array 'bucket' [48]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_21', sort_radix.c:37) on array 'bucket' [60]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_23', sort_radix.c:37) on array 'bucket' [72]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_25', sort_radix.c:37) on array 'bucket' [84]  (1.2 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_27', sort_radix.c:37) on array 'bucket' [96]  (1.2 ns)

 <State 9>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln37', sort_radix.c:37) [25]  (0.88 ns)
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37', sort_radix.c:37 on array 'bucket' [26]  (1.2 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_2', sort_radix.c:37 on array 'bucket' [38]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_4', sort_radix.c:37 on array 'bucket' [50]  (1.2 ns)

 <State 12>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_6', sort_radix.c:37 on array 'bucket' [62]  (1.2 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_8', sort_radix.c:37 on array 'bucket' [74]  (1.2 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_10', sort_radix.c:37 on array 'bucket' [86]  (1.2 ns)

 <State 15>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_12', sort_radix.c:37 on array 'bucket' [98]  (1.2 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln37', sort_radix.c:37) of variable 'add_ln37_14', sort_radix.c:37 on array 'bucket' [110]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
