# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Uncommented_old_version.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/Regfile.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/clock.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/cp0_reg.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/cpld_model.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/ctrl.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/ex.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/ex_mem.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/flag_sync_cpld.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/id.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/id_ex.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/if_id.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/mem.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/mem_wb.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/mips.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/pc_reg.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/sram_model.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/thinpad_top.v" \

sv xil_defaultlib  --include "../../../../Uncommented_old_version.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_version.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
