
CubeRev21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b90  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08007d90  08007d90  00017d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fd8  08007fd8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007fd8  08007fd8  00017fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fe0  08007fe0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fe0  08007fe0  00017fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fe4  08007fe4  00017fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007fe8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  20000070  08008058  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08008058  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f9ce  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002797  00000000  00000000  0002fa6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c48  00000000  00000000  00032208  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ae0  00000000  00000000  00032e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e922  00000000  00000000  00033930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dd35  00000000  00000000  00062252  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00113159  00000000  00000000  0006ff87  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001830e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032b8  00000000  00000000  0018315c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08007d78 	.word	0x08007d78

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08007d78 	.word	0x08007d78

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <MemoryTest>:
/**
 * @brief: tests the memory
 * TEST: Write to memory, wait, read form memory.
 * @return 0: Passed.
 */
uint32_t MemoryTest(void) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	f5ad 7d0a 	sub.w	sp, sp, #552	; 0x228
 80005f6:	af02      	add	r7, sp, #8
	SPI_Values DUT;
	DUT.CS_Pin = FL2_CS1_Pin;
 80005f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005fc:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204
	DUT.CS_Port = FL2_CS1_GPIO_Port;
 8000600:	4b49      	ldr	r3, [pc, #292]	; (8000728 <MemoryTest+0x138>)
 8000602:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
	DUT.spihandle = &hspi2;
 8000606:	4b49      	ldr	r3, [pc, #292]	; (800072c <MemoryTest+0x13c>)
 8000608:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200

	/*TODO: all other memory dies */

	uint8_t writeBuffer[256];
	uint8_t readBuffer[256] = { 0 };
 800060c:	463b      	mov	r3, r7
 800060e:	4618      	mov	r0, r3
 8000610:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000614:	461a      	mov	r2, r3
 8000616:	2100      	movs	r1, #0
 8000618:	f006 ffa0 	bl	800755c <memset>
	uint32_t adresse = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c

	//Testdaten initialisieren
	for (int i = 0; i < 256; i++) {
 8000622:	2300      	movs	r3, #0
 8000624:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000628:	e00e      	b.n	8000648 <MemoryTest+0x58>
		writeBuffer[i] = i;
 800062a:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800062e:	b2d9      	uxtb	r1, r3
 8000630:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8000634:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000638:	4413      	add	r3, r2
 800063a:	460a      	mov	r2, r1
 800063c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 256; i++) {
 800063e:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000642:	3301      	adds	r3, #1
 8000644:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000648:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800064c:	2bff      	cmp	r3, #255	; 0xff
 800064e:	ddec      	ble.n	800062a <MemoryTest+0x3a>
	}

	//CHIP löschen
	chipErase(DUT);
 8000650:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000654:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000658:	f000 f96d 	bl	8000936 <chipErase>
	//evtl Zusätzliche Schleife für die verschiedenen Chips und CS pins
	for (int i = 0; i < PAGE_COUNT; i++) {
 800065c:	2300      	movs	r3, #0
 800065e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000662:	e055      	b.n	8000710 <MemoryTest+0x120>
		adresse = i * 0x1000;
 8000664:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000668:	031b      	lsls	r3, r3, #12
 800066a:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
		//Daten für eine Page schicken
		writePage(writeBuffer, adresse, DUT);
 800066e:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8000672:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8000676:	9300      	str	r3, [sp, #0]
 8000678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800067c:	cb0c      	ldmia	r3, {r2, r3}
 800067e:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 8000682:	f000 f8e3 	bl	800084c <writePage>
		//Warten bis fertig geschrieben wurde
		writeReady(DUT);
 8000686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800068a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800068e:	f000 f971 	bl	8000974 <writeReady>
		//Selbe page auslesen
		readPage(readBuffer, adresse, DUT);
 8000692:	4638      	mov	r0, r7
 8000694:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800069e:	cb0c      	ldmia	r3, {r2, r3}
 80006a0:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 80006a4:	f000 f913 	bl	80008ce <readPage>
		//Inhalt vergleichen
		for (int y = 0; y < 256; y++) {
 80006a8:	2300      	movs	r3, #0
 80006aa:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 80006ae:	e013      	b.n	80006d8 <MemoryTest+0xe8>
			//Wenn inhalt nicht gleich
			if (writeBuffer[y] != readBuffer[y])
 80006b0:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80006b4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80006b8:	4413      	add	r3, r2
 80006ba:	781a      	ldrb	r2, [r3, #0]
 80006bc:	4639      	mov	r1, r7
 80006be:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80006c2:	440b      	add	r3, r1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d001      	beq.n	80006ce <MemoryTest+0xde>
				return 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	e026      	b.n	800071c <MemoryTest+0x12c>
		for (int y = 0; y < 256; y++) {
 80006ce:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80006d2:	3301      	adds	r3, #1
 80006d4:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 80006d8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80006dc:	2bff      	cmp	r3, #255	; 0xff
 80006de:	dde7      	ble.n	80006b0 <MemoryTest+0xc0>
		}
		//readBuffer auf null initialisieren
		for (int z = 0; z < 256; z++) {
 80006e0:	2300      	movs	r3, #0
 80006e2:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80006e6:	e00a      	b.n	80006fe <MemoryTest+0x10e>
			readBuffer[z] = 0;
 80006e8:	463a      	mov	r2, r7
 80006ea:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80006ee:	4413      	add	r3, r2
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
		for (int z = 0; z < 256; z++) {
 80006f4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80006f8:	3301      	adds	r3, #1
 80006fa:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80006fe:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8000702:	2bff      	cmp	r3, #255	; 0xff
 8000704:	ddf0      	ble.n	80006e8 <MemoryTest+0xf8>
	for (int i = 0; i < PAGE_COUNT; i++) {
 8000706:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800070a:	3301      	adds	r3, #1
 800070c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000710:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000714:	4a06      	ldr	r2, [pc, #24]	; (8000730 <MemoryTest+0x140>)
 8000716:	4293      	cmp	r3, r2
 8000718:	dda4      	ble.n	8000664 <MemoryTest+0x74>
		}
	}
	return 0;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	f507 7708 	add.w	r7, r7, #544	; 0x220
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40020c00 	.word	0x40020c00
 800072c:	200000c0 	.word	0x200000c0
 8000730:	0001e847 	.word	0x0001e847

08000734 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8000738:	4b0d      	ldr	r3, [pc, #52]	; (8000770 <MX_CRC_Init+0x3c>)
 800073a:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <MX_CRC_Init+0x40>)
 800073c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800073e:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <MX_CRC_Init+0x3c>)
 8000740:	2200      	movs	r2, #0
 8000742:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000744:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <MX_CRC_Init+0x3c>)
 8000746:	2200      	movs	r2, #0
 8000748:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800074a:	4b09      	ldr	r3, [pc, #36]	; (8000770 <MX_CRC_Init+0x3c>)
 800074c:	2200      	movs	r2, #0
 800074e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000750:	4b07      	ldr	r3, [pc, #28]	; (8000770 <MX_CRC_Init+0x3c>)
 8000752:	2200      	movs	r2, #0
 8000754:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 8000756:	4b06      	ldr	r3, [pc, #24]	; (8000770 <MX_CRC_Init+0x3c>)
 8000758:	2203      	movs	r2, #3
 800075a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800075c:	4804      	ldr	r0, [pc, #16]	; (8000770 <MX_CRC_Init+0x3c>)
 800075e:	f002 f86d 	bl	800283c <HAL_CRC_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000768:	f001 f95a 	bl	8001a20 <Error_Handler>
  }

}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	2000009c 	.word	0x2000009c
 8000774:	40023000 	.word	0x40023000

08000778 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a0a      	ldr	r2, [pc, #40]	; (80007b0 <HAL_CRC_MspInit+0x38>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d10b      	bne.n	80007a2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800078a:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <HAL_CRC_MspInit+0x3c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a09      	ldr	r2, [pc, #36]	; (80007b4 <HAL_CRC_MspInit+0x3c>)
 8000790:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b07      	ldr	r3, [pc, #28]	; (80007b4 <HAL_CRC_MspInit+0x3c>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80007a2:	bf00      	nop
 80007a4:	3714      	adds	r7, #20
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40023000 	.word	0x40023000
 80007b4:	40023800 	.word	0x40023800

080007b8 <readStatus>:
 * Function Read Status
 * reads the status byte from the memory unit
 * @param: SPI_val
 * @return 8 bit status register
 */
uint8_t readStatus(SPI_Values SPI_val) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint8_t data;
	uint8_t command = c_READSTATUSREG1;
 80007c4:	2305      	movs	r3, #5
 80007c6:	75bb      	strb	r3, [r7, #22]
	//CS1 low
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_RESET);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	8939      	ldrh	r1, [r7, #8]
 80007cc:	2200      	movs	r2, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f002 fd54 	bl	800327c <HAL_GPIO_WritePin>
	//send command
	HAL_SPI_Transmit(SPI_val.spihandle, &command, 1, 10);
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f107 0116 	add.w	r1, r7, #22
 80007da:	230a      	movs	r3, #10
 80007dc:	2201      	movs	r2, #1
 80007de:	f004 fe21 	bl	8005424 <HAL_SPI_Transmit>
	//read data from status register
	HAL_SPI_Receive(SPI_val.spihandle, &data, 1, 10);
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f107 0117 	add.w	r1, r7, #23
 80007e8:	230a      	movs	r3, #10
 80007ea:	2201      	movs	r2, #1
 80007ec:	f004 ff90 	bl	8005710 <HAL_SPI_Receive>
	//CS1 high
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_SET);
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	8939      	ldrh	r1, [r7, #8]
 80007f4:	2201      	movs	r2, #1
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 fd40 	bl	800327c <HAL_GPIO_WritePin>
	return data;
 80007fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3718      	adds	r7, #24
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <writeByte>:
 *  @brief Writes one byte so SPI
 *  @param uint8_t data: the one byte
 *  @param SPI_Val: the specifier of the SPI
 *  @return 0: Ok.
 */
int writeByte(uint8_t data, SPI_Values SPI_val) {
 8000806:	b590      	push	{r4, r7, lr}
 8000808:	b087      	sub	sp, #28
 800080a:	af00      	add	r7, sp, #0
 800080c:	4604      	mov	r4, r0
 800080e:	4638      	mov	r0, r7
 8000810:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000814:	4623      	mov	r3, r4
 8000816:	73fb      	strb	r3, [r7, #15]
	uint8_t command = data;
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	75fb      	strb	r3, [r7, #23]
	//CS1 low
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_RESET);
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	88b9      	ldrh	r1, [r7, #4]
 8000820:	2200      	movs	r2, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f002 fd2a 	bl	800327c <HAL_GPIO_WritePin>
	//Ausgabe lesen
	HAL_SPI_Transmit(SPI_val.spihandle, &command, 1, 10);
 8000828:	6838      	ldr	r0, [r7, #0]
 800082a:	f107 0117 	add.w	r1, r7, #23
 800082e:	230a      	movs	r3, #10
 8000830:	2201      	movs	r2, #1
 8000832:	f004 fdf7 	bl	8005424 <HAL_SPI_Transmit>
	//CS1 high
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_SET);
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	88b9      	ldrh	r1, [r7, #4]
 800083a:	2201      	movs	r2, #1
 800083c:	4618      	mov	r0, r3
 800083e:	f002 fd1d 	bl	800327c <HAL_GPIO_WritePin>
	return 0;
 8000842:	2300      	movs	r3, #0
}
 8000844:	4618      	mov	r0, r3
 8000846:	371c      	adds	r7, #28
 8000848:	46bd      	mov	sp, r7
 800084a:	bd90      	pop	{r4, r7, pc}

0800084c <writePage>:
 * @param uint8_t * data: Pointer to the data field
 * @param uint32_t address: the address on the memory chip
 * @param SPI_Values SPI_val
 * @return 0: ok
 */
int writePage(uint8_t *data, uint32_t address, SPI_Values SPI_val) {
 800084c:	b082      	sub	sp, #8
 800084e:	b580      	push	{r7, lr}
 8000850:	b082      	sub	sp, #8
 8000852:	af00      	add	r7, sp, #0
 8000854:	6078      	str	r0, [r7, #4]
 8000856:	6039      	str	r1, [r7, #0]
 8000858:	f107 0110 	add.w	r1, r7, #16
 800085c:	e881 000c 	stmia.w	r1, {r2, r3}

//	uint8_t command = c_WRITEPAGE;
//	uint8_t tmp_add;

//Write enable
	writeByte(c_WREN, SPI_val);
 8000860:	f107 0310 	add.w	r3, r7, #16
 8000864:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000866:	2006      	movs	r0, #6
 8000868:	f7ff ffcd 	bl	8000806 <writeByte>

	//CS1 low
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_RESET);
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	8ab9      	ldrh	r1, [r7, #20]
 8000870:	2200      	movs	r2, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f002 fd02 	bl	800327c <HAL_GPIO_WritePin>

	//commando schicken
	writeByte(c_WRITEPAGE, SPI_val);
 8000878:	f107 0310 	add.w	r3, r7, #16
 800087c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800087e:	2012      	movs	r0, #18
 8000880:	f7ff ffc1 	bl	8000806 <writeByte>
	HAL_Delay(10);
 8000884:	200a      	movs	r0, #10
 8000886:	f001 fe77 	bl	8002578 <HAL_Delay>
	//Addressse schicken MSB to LSB
	HAL_SPI_Transmit(SPI_val.spihandle, (uint8_t*) (&address), 4, 40);
 800088a:	6938      	ldr	r0, [r7, #16]
 800088c:	4639      	mov	r1, r7
 800088e:	2328      	movs	r3, #40	; 0x28
 8000890:	2204      	movs	r2, #4
 8000892:	f004 fdc7 	bl	8005424 <HAL_SPI_Transmit>
	 HAL_SPI_Transmit(SPI_val.spihandle, &tmp_add, 1, 10);
	 tmp_add = (uint8_t)( address        & 0x000000FF);
	 HAL_SPI_Transmit(SPI_val.spihandle, &tmp_add, 1, 10);
	 */
	//Daten schicken
	HAL_SPI_Transmit(SPI_val.spihandle, data, 256, HAL_MAX_DELAY);
 8000896:	6938      	ldr	r0, [r7, #16]
 8000898:	f04f 33ff 	mov.w	r3, #4294967295
 800089c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008a0:	6879      	ldr	r1, [r7, #4]
 80008a2:	f004 fdbf 	bl	8005424 <HAL_SPI_Transmit>
	 {
	 HAL_SPI_Transmit(SPI_val.spihandle, &data[i], 1, 10);
	 }*/

	//CS1 high
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_SET);
 80008a6:	69bb      	ldr	r3, [r7, #24]
 80008a8:	8ab9      	ldrh	r1, [r7, #20]
 80008aa:	2201      	movs	r2, #1
 80008ac:	4618      	mov	r0, r3
 80008ae:	f002 fce5 	bl	800327c <HAL_GPIO_WritePin>

	//Write disable
	writeByte(c_WRDI, SPI_val);
 80008b2:	f107 0310 	add.w	r3, r7, #16
 80008b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80008b8:	2004      	movs	r0, #4
 80008ba:	f7ff ffa4 	bl	8000806 <writeByte>
	return 0;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80008ca:	b002      	add	sp, #8
 80008cc:	4770      	bx	lr

080008ce <readPage>:
 * @param uint8_t  * data: Pointer to the data array
 * @param uint32_t address: Address of the momory unit to be read
 * @param SPI_Values SPI_val: the corresponding SPI values
 * @return 0: ok
 */
int readPage(uint8_t *data, uint32_t address, SPI_Values SPI_val) {
 80008ce:	b082      	sub	sp, #8
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
 80008da:	f107 0118 	add.w	r1, r7, #24
 80008de:	e881 000c 	stmia.w	r1, {r2, r3}

	uint8_t command = c_READ;
 80008e2:	2313      	movs	r3, #19
 80008e4:	73fb      	strb	r3, [r7, #15]

	//CS1 low
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_RESET);
 80008e6:	6a3b      	ldr	r3, [r7, #32]
 80008e8:	8bb9      	ldrh	r1, [r7, #28]
 80008ea:	2200      	movs	r2, #0
 80008ec:	4618      	mov	r0, r3
 80008ee:	f002 fcc5 	bl	800327c <HAL_GPIO_WritePin>

	//commando schicken
	writeByte(c_READ, SPI_val);
 80008f2:	f107 0318 	add.w	r3, r7, #24
 80008f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80008f8:	2013      	movs	r0, #19
 80008fa:	f7ff ff84 	bl	8000806 <writeByte>
//	HAL_SPI_Transmit(SPI_val.spihandle, &command, 1, 10);

//4 Byte Addressse schicken MSB to LSB
	HAL_SPI_Transmit(SPI_val.spihandle, (uint8_t*) (&address), 4, 40);
 80008fe:	69b8      	ldr	r0, [r7, #24]
 8000900:	4639      	mov	r1, r7
 8000902:	2328      	movs	r3, #40	; 0x28
 8000904:	2204      	movs	r2, #4
 8000906:	f004 fd8d 	bl	8005424 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(SPI_val.spihandle, &tmp_add, 1, 10);
//	tmp_add = (uint8_t)( address        & 0x000000FF);
//	HAL_SPI_Transmit(SPI_val.spihandle, &tmp_add, 1, 10);

//Daten lesen
	HAL_SPI_Receive(SPI_val.spihandle, data, 256, 2560);
 800090a:	69b8      	ldr	r0, [r7, #24]
 800090c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000910:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000914:	6879      	ldr	r1, [r7, #4]
 8000916:	f004 fefb 	bl	8005710 <HAL_SPI_Receive>
//	{
//		HAL_SPI_Receive(SPI_val.spihandle, &data[i], 1, 10);
//	}

//CS1 high
	HAL_GPIO_WritePin(SPI_val.CS_Port, SPI_val.CS_Pin, GPIO_PIN_SET);
 800091a:	6a3b      	ldr	r3, [r7, #32]
 800091c:	8bb9      	ldrh	r1, [r7, #28]
 800091e:	2201      	movs	r2, #1
 8000920:	4618      	mov	r0, r3
 8000922:	f002 fcab 	bl	800327c <HAL_GPIO_WritePin>

	return 0;
 8000926:	2300      	movs	r3, #0
}
 8000928:	4618      	mov	r0, r3
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000932:	b002      	add	sp, #8
 8000934:	4770      	bx	lr

08000936 <chipErase>:
/**
 * Function Chip Erase
 * Erases the whole chip
 * @param SPI_Values SPI_val: the corresponding memory ic
 */
int chipErase(SPI_Values SPI_val) {
 8000936:	b580      	push	{r7, lr}
 8000938:	b084      	sub	sp, #16
 800093a:	af00      	add	r7, sp, #0
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Write enable
	writeByte(c_WREN, SPI_val);
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000946:	2006      	movs	r0, #6
 8000948:	f7ff ff5d 	bl	8000806 <writeByte>
	//erase chip
	writeByte(c_CE, SPI_val);
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000950:	20c7      	movs	r0, #199	; 0xc7
 8000952:	f7ff ff58 	bl	8000806 <writeByte>
	//Write Disable
	writeByte(c_WRDI, SPI_val);
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	cb0e      	ldmia	r3, {r1, r2, r3}
 800095a:	2004      	movs	r0, #4
 800095c:	f7ff ff53 	bl	8000806 <writeByte>
	//warte bis Schreiben beendet ist
	writeReady(SPI_val);
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000966:	f000 f805 	bl	8000974 <writeReady>

	return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <writeReady>:

/**
 * Waits for the bit WIP (Write in Progress) bit to toggle
 * Reads SR1 register from memory
 */
void writeReady(SPI_Values SPI_val) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	bool status = false;
 8000980:	2300      	movs	r3, #0
 8000982:	75fb      	strb	r3, [r7, #23]
	uint8_t SR1 = 0xF;
 8000984:	230f      	movs	r3, #15
 8000986:	75bb      	strb	r3, [r7, #22]
	while (status == false) {
 8000988:	e00d      	b.n	80009a6 <writeReady+0x32>
		SR1 = readStatus(SPI_val);
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000990:	f7ff ff12 	bl	80007b8 <readStatus>
 8000994:	4603      	mov	r3, r0
 8000996:	75bb      	strb	r3, [r7, #22]
		if ((SR1 & 0x1) == 0)
 8000998:	7dbb      	ldrb	r3, [r7, #22]
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d101      	bne.n	80009a6 <writeReady+0x32>
			status = true;
 80009a2:	2301      	movs	r3, #1
 80009a4:	75fb      	strb	r3, [r7, #23]
	while (status == false) {
 80009a6:	7dfb      	ldrb	r3, [r7, #23]
 80009a8:	f083 0301 	eor.w	r3, r3, #1
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d1eb      	bne.n	800098a <writeReady+0x16>
	}
}
 80009b2:	bf00      	nop
 80009b4:	3718      	adds	r7, #24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b090      	sub	sp, #64	; 0x40
 80009c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
 80009d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009d2:	4bb2      	ldr	r3, [pc, #712]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	4ab1      	ldr	r2, [pc, #708]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 80009d8:	f043 0310 	orr.w	r3, r3, #16
 80009dc:	6313      	str	r3, [r2, #48]	; 0x30
 80009de:	4baf      	ldr	r3, [pc, #700]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	f003 0310 	and.w	r3, r3, #16
 80009e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80009e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80009ea:	4bac      	ldr	r3, [pc, #688]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ee:	4aab      	ldr	r2, [pc, #684]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 80009f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009f4:	6313      	str	r3, [r2, #48]	; 0x30
 80009f6:	4ba9      	ldr	r3, [pc, #676]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009fe:	627b      	str	r3, [r7, #36]	; 0x24
 8000a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a02:	4ba6      	ldr	r3, [pc, #664]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	4aa5      	ldr	r2, [pc, #660]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a08:	f043 0304 	orr.w	r3, r3, #4
 8000a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0e:	4ba3      	ldr	r3, [pc, #652]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	f003 0304 	and.w	r3, r3, #4
 8000a16:	623b      	str	r3, [r7, #32]
 8000a18:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a1a:	4ba0      	ldr	r3, [pc, #640]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a9f      	ldr	r2, [pc, #636]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a20:	f043 0320 	orr.w	r3, r3, #32
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b9d      	ldr	r3, [pc, #628]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0320 	and.w	r3, r3, #32
 8000a2e:	61fb      	str	r3, [r7, #28]
 8000a30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a32:	4b9a      	ldr	r3, [pc, #616]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a99      	ldr	r2, [pc, #612]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b97      	ldr	r3, [pc, #604]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a46:	61bb      	str	r3, [r7, #24]
 8000a48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	4b94      	ldr	r3, [pc, #592]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a93      	ldr	r2, [pc, #588]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b91      	ldr	r3, [pc, #580]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a62:	4b8e      	ldr	r3, [pc, #568]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a8d      	ldr	r2, [pc, #564]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a68:	f043 0302 	orr.w	r3, r3, #2
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b8b      	ldr	r3, [pc, #556]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000a7a:	4b88      	ldr	r3, [pc, #544]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a87      	ldr	r2, [pc, #540]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b85      	ldr	r3, [pc, #532]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a92:	4b82      	ldr	r3, [pc, #520]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a81      	ldr	r2, [pc, #516]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b7f      	ldr	r3, [pc, #508]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b7c      	ldr	r3, [pc, #496]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a7b      	ldr	r2, [pc, #492]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000ab0:	f043 0308 	orr.w	r3, r3, #8
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b79      	ldr	r3, [pc, #484]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000ac2:	4b76      	ldr	r3, [pc, #472]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	4a75      	ldr	r2, [pc, #468]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000ac8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000acc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ace:	4b73      	ldr	r3, [pc, #460]	; (8000c9c <MX_GPIO_Init+0x2e0>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LED_4_Pin|LWL_OUT_Pin, GPIO_PIN_RESET);
 8000ada:	2200      	movs	r2, #0
 8000adc:	f244 0108 	movw	r1, #16392	; 0x4008
 8000ae0:	486f      	ldr	r0, [pc, #444]	; (8000ca0 <MX_GPIO_Init+0x2e4>)
 8000ae2:	f002 fbcb 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED_3_Pin|LED_2_Pin|LED_1_Pin|SD_CS_Pin
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	f24e 4138 	movw	r1, #58424	; 0xe438
 8000aec:	486d      	ldr	r0, [pc, #436]	; (8000ca4 <MX_GPIO_Init+0x2e8>)
 8000aee:	f002 fbc5 	bl	800327c <HAL_GPIO_WritePin>
                          |nCS_DMS1_Pin|nCS_DMS2_Pin|nCS_DMS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, nCS_DMS4_Pin|nCS_DMS5_Pin, GPIO_PIN_RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2103      	movs	r1, #3
 8000af6:	486c      	ldr	r0, [pc, #432]	; (8000ca8 <MX_GPIO_Init+0x2ec>)
 8000af8:	f002 fbc0 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nCS_DMS6_GPIO_Port, nCS_DMS6_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	486a      	ldr	r0, [pc, #424]	; (8000cac <MX_GPIO_Init+0x2f0>)
 8000b02:	f002 fbbb 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, FL1_HLD_Pin|FL1_WP_Pin|FL1_RES_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8000b0c:	4868      	ldr	r0, [pc, #416]	; (8000cb0 <MX_GPIO_Init+0x2f4>)
 8000b0e:	f002 fbb5 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FL1_CS2_GPIO_Port, FL1_CS2_Pin, GPIO_PIN_SET);
 8000b12:	2201      	movs	r2, #1
 8000b14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b18:	4865      	ldr	r0, [pc, #404]	; (8000cb0 <MX_GPIO_Init+0x2f4>)
 8000b1a:	f002 fbaf 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FL1_CS1_GPIO_Port, FL1_CS1_Pin, GPIO_PIN_RESET);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b24:	4863      	ldr	r0, [pc, #396]	; (8000cb4 <MX_GPIO_Init+0x2f8>)
 8000b26:	f002 fba9 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, nCS_PT3_Pin|FL2_HLD_Pin|FL2_RES_Pin|FL2_WP_Pin
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f44f 4167 	mov.w	r1, #59136	; 0xe700
 8000b30:	4861      	ldr	r0, [pc, #388]	; (8000cb8 <MX_GPIO_Init+0x2fc>)
 8000b32:	f002 fba3 	bl	800327c <HAL_GPIO_WritePin>
                          |nCS_PT2_Pin|nCS_PT1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FL2_CS2_Pin|FL2_CS1_Pin, GPIO_PIN_SET);
 8000b36:	2201      	movs	r2, #1
 8000b38:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000b3c:	485e      	ldr	r0, [pc, #376]	; (8000cb8 <MX_GPIO_Init+0x2fc>)
 8000b3e:	f002 fb9d 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9
 8000b42:	f64f 7318 	movw	r3, #65304	; 0xff18
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b54:	4619      	mov	r1, r3
 8000b56:	4855      	ldr	r0, [pc, #340]	; (8000cac <MX_GPIO_Init+0x2f0>)
 8000b58:	f001 ffe2 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LWL_IN_Pin;
 8000b5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b62:	2300      	movs	r3, #0
 8000b64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LWL_IN_GPIO_Port, &GPIO_InitStruct);
 8000b6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b6e:	4619      	mov	r1, r3
 8000b70:	484b      	ldr	r0, [pc, #300]	; (8000ca0 <MX_GPIO_Init+0x2e4>)
 8000b72:	f001 ffd5 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8000b76:	f24e 33ff 	movw	r3, #58367	; 0xe3ff
 8000b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b88:	4619      	mov	r1, r3
 8000b8a:	484c      	ldr	r0, [pc, #304]	; (8000cbc <MX_GPIO_Init+0x300>)
 8000b8c:	f001 ffc8 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI10 PI11 PI12 PI13
                           PI15 PI0 PI1 PI2
                           PI4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000b90:	f64b 4317 	movw	r3, #48151	; 0xbc17
 8000b94:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b96:	2303      	movs	r3, #3
 8000b98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	483e      	ldr	r0, [pc, #248]	; (8000ca0 <MX_GPIO_Init+0x2e4>)
 8000ba6:	f001 ffbb 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF6
                           PF11 PF12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6
 8000baa:	f641 0347 	movw	r3, #6215	; 0x1847
 8000bae:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4839      	ldr	r0, [pc, #228]	; (8000ca4 <MX_GPIO_Init+0x2e8>)
 8000bc0:	f001 ffae 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = LED_4_Pin|LWL_OUT_Pin;
 8000bc4:	f244 0308 	movw	r3, #16392	; 0x4008
 8000bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4830      	ldr	r0, [pc, #192]	; (8000ca0 <MX_GPIO_Init+0x2e4>)
 8000bde:	f001 ff9f 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_2_Pin|LED_1_Pin|SD_CS_Pin
 8000be2:	f24e 4338 	movw	r3, #58424	; 0xe438
 8000be6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |nCS_DMS1_Pin|nCS_DMS2_Pin|nCS_DMS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be8:	2301      	movs	r3, #1
 8000bea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bf4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	482a      	ldr	r0, [pc, #168]	; (8000ca4 <MX_GPIO_Init+0x2e8>)
 8000bfc:	f001 ff90 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 PH2 PH3
                           PH4 PH5 PH6 PH7
                           PH8 PH13 PH14 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c00:	f24e 13ff 	movw	r3, #57855	; 0xe1ff
 8000c04:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c06:	2303      	movs	r3, #3
 8000c08:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c12:	4619      	mov	r1, r3
 8000c14:	4826      	ldr	r0, [pc, #152]	; (8000cb0 <MX_GPIO_Init+0x2f4>)
 8000c16:	f001 ff83 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000c1a:	231e      	movs	r3, #30
 8000c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4824      	ldr	r0, [pc, #144]	; (8000cc0 <MX_GPIO_Init+0x304>)
 8000c2e:	f001 ff77 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000c32:	f640 73e3 	movw	r3, #4067	; 0xfe3
 8000c36:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c44:	4619      	mov	r1, r3
 8000c46:	481b      	ldr	r0, [pc, #108]	; (8000cb4 <MX_GPIO_Init+0x2f8>)
 8000c48:	f001 ff6a 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 PJ2 PJ3
                           PJ4 PJ5 PJ12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c4c:	f241 033f 	movw	r3, #4159	; 0x103f
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c52:	2303      	movs	r3, #3
 8000c54:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000c5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4818      	ldr	r0, [pc, #96]	; (8000cc4 <MX_GPIO_Init+0x308>)
 8000c62:	f001 ff5d 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = nCS_DMS4_Pin|nCS_DMS5_Pin;
 8000c66:	2303      	movs	r3, #3
 8000c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	480a      	ldr	r0, [pc, #40]	; (8000ca8 <MX_GPIO_Init+0x2ec>)
 8000c7e:	f001 ff4f 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nCS_DMS6_Pin;
 8000c82:	2380      	movs	r3, #128	; 0x80
 8000c84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c86:	2301      	movs	r3, #1
 8000c88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(nCS_DMS6_GPIO_Port, &GPIO_InitStruct);
 8000c92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c96:	4619      	mov	r1, r3
 8000c98:	e016      	b.n	8000cc8 <MX_GPIO_Init+0x30c>
 8000c9a:	bf00      	nop
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40022000 	.word	0x40022000
 8000ca4:	40021400 	.word	0x40021400
 8000ca8:	40021800 	.word	0x40021800
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	40021c00 	.word	0x40021c00
 8000cb4:	40020400 	.word	0x40020400
 8000cb8:	40020c00 	.word	0x40020c00
 8000cbc:	40020800 	.word	0x40020800
 8000cc0:	40020000 	.word	0x40020000
 8000cc4:	40022400 	.word	0x40022400
 8000cc8:	485d      	ldr	r0, [pc, #372]	; (8000e40 <MX_GPIO_Init+0x484>)
 8000cca:	f001 ff29 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = FL1_HLD_Pin|FL1_WP_Pin|FL1_RES_Pin|FL1_CS2_Pin;
 8000cce:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8000cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ce0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4857      	ldr	r0, [pc, #348]	; (8000e44 <MX_GPIO_Init+0x488>)
 8000ce8:	f001 ff1a 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FL1_CS1_Pin;
 8000cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(FL1_CS1_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d02:	4619      	mov	r1, r3
 8000d04:	4850      	ldr	r0, [pc, #320]	; (8000e48 <MX_GPIO_Init+0x48c>)
 8000d06:	f001 ff0b 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = nCS_PT3_Pin|FL2_HLD_Pin|FL2_RES_Pin|FL2_CS2_Pin
 8000d0a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FL2_CS1_Pin|FL2_WP_Pin|nCS_PT2_Pin|nCS_PT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d10:	2301      	movs	r3, #1
 8000d12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d20:	4619      	mov	r1, r3
 8000d22:	484a      	ldr	r0, [pc, #296]	; (8000e4c <MX_GPIO_Init+0x490>)
 8000d24:	f001 fefc 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MS_SEL_Pin;
 8000d28:	2304      	movs	r3, #4
 8000d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MS_SEL_GPIO_Port, &GPIO_InitStruct);
 8000d34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4845      	ldr	r0, [pc, #276]	; (8000e50 <MX_GPIO_Init+0x494>)
 8000d3c:	f001 fef0 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG5 PG6 PG7
                           PG8 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000d40:	f64f 73e8 	movw	r3, #65512	; 0xffe8
 8000d44:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d46:	2303      	movs	r3, #3
 8000d48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d52:	4619      	mov	r1, r3
 8000d54:	483e      	ldr	r0, [pc, #248]	; (8000e50 <MX_GPIO_Init+0x494>)
 8000d56:	f001 fee3 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nDRDY_DMS1_Pin;
 8000d5a:	2310      	movs	r3, #16
 8000d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d5e:	4b3d      	ldr	r3, [pc, #244]	; (8000e54 <MX_GPIO_Init+0x498>)
 8000d60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(nDRDY_DMS1_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4838      	ldr	r0, [pc, #224]	; (8000e50 <MX_GPIO_Init+0x494>)
 8000d6e:	f001 fed7 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = nDRDY_DMS2_Pin|nDRDY_DMS3_Pin|nDRDY_DMS5_Pin|nDRDY_DMS6_Pin;
 8000d72:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d78:	4b36      	ldr	r3, [pc, #216]	; (8000e54 <MX_GPIO_Init+0x498>)
 8000d7a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d84:	4619      	mov	r1, r3
 8000d86:	4834      	ldr	r0, [pc, #208]	; (8000e58 <MX_GPIO_Init+0x49c>)
 8000d88:	f001 feca 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nDRDY_DMS4_Pin;
 8000d8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d92:	2300      	movs	r3, #0
 8000d94:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(nDRDY_DMS4_GPIO_Port, &GPIO_InitStruct);
 8000d9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d9e:	4619      	mov	r1, r3
 8000da0:	482d      	ldr	r0, [pc, #180]	; (8000e58 <MX_GPIO_Init+0x49c>)
 8000da2:	f001 febd 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8000da6:	23fb      	movs	r3, #251	; 0xfb
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000daa:	2303      	movs	r3, #3
 8000dac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000db2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000db6:	4619      	mov	r1, r3
 8000db8:	4824      	ldr	r0, [pc, #144]	; (8000e4c <MX_GPIO_Init+0x490>)
 8000dba:	f001 feb1 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = nDRDY_PT3_Pin|nDRDY_PT2_Pin|nDRDY_PT1_Pin;
 8000dbe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dc4:	4b23      	ldr	r3, [pc, #140]	; (8000e54 <MX_GPIO_Init+0x498>)
 8000dc6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000dcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4822      	ldr	r0, [pc, #136]	; (8000e5c <MX_GPIO_Init+0x4a0>)
 8000dd4:	f001 fea4 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK3 PK4 PK5 PK6
                           PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000dd8:	23f8      	movs	r3, #248	; 0xf8
 8000dda:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000de4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de8:	4619      	mov	r1, r3
 8000dea:	481d      	ldr	r0, [pc, #116]	; (8000e60 <MX_GPIO_Init+0x4a4>)
 8000dec:	f001 fe98 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SODS_OPT_Pin|SOE_OPT_Pin|LO_OPT_Pin;
 8000df0:	23e0      	movs	r3, #224	; 0xe0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df4:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <MX_GPIO_Init+0x498>)
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000dfc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e00:	4619      	mov	r1, r3
 8000e02:	4818      	ldr	r0, [pc, #96]	; (8000e64 <MX_GPIO_Init+0x4a8>)
 8000e04:	f001 fe8c 	bl	8002b20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2105      	movs	r1, #5
 8000e0c:	200a      	movs	r0, #10
 8000e0e:	f001 fcc5 	bl	800279c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e12:	200a      	movs	r0, #10
 8000e14:	f001 fcee 	bl	80027f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2105      	movs	r1, #5
 8000e1c:	2017      	movs	r0, #23
 8000e1e:	f001 fcbd 	bl	800279c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e22:	2017      	movs	r0, #23
 8000e24:	f001 fce6 	bl	80027f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2105      	movs	r1, #5
 8000e2c:	2028      	movs	r0, #40	; 0x28
 8000e2e:	f001 fcb5 	bl	800279c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e32:	2028      	movs	r0, #40	; 0x28
 8000e34:	f001 fcde 	bl	80027f4 <HAL_NVIC_EnableIRQ>

}
 8000e38:	bf00      	nop
 8000e3a:	3740      	adds	r7, #64	; 0x40
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40021c00 	.word	0x40021c00
 8000e48:	40020400 	.word	0x40020400
 8000e4c:	40020c00 	.word	0x40020c00
 8000e50:	40021800 	.word	0x40021800
 8000e54:	10110000 	.word	0x10110000
 8000e58:	40020000 	.word	0x40020000
 8000e5c:	40022400 	.word	0x40022400
 8000e60:	40022800 	.word	0x40022800
 8000e64:	40022000 	.word	0x40022000

08000e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6c:	f001 fb27 	bl	80024be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e70:	f000 f83c 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e74:	f7ff fda2 	bl	80009bc <MX_GPIO_Init>
  MX_SPI2_Init();
 8000e78:	f000 fde4 	bl	8001a44 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000e7c:	f000 fe20 	bl	8001ac0 <MX_SPI3_Init>
  MX_SPI6_Init();
 8000e80:	f000 fed8 	bl	8001c34 <MX_SPI6_Init>
  MX_UART4_Init();
 8000e84:	f001 f964 	bl	8002150 <MX_UART4_Init>
  MX_UART8_Init();
 8000e88:	f001 f9c2 	bl	8002210 <MX_UART8_Init>
  MX_UART5_Init();
 8000e8c:	f001 f990 	bl	80021b0 <MX_UART5_Init>
  MX_CRC_Init();
 8000e90:	f7ff fc50 	bl	8000734 <MX_CRC_Init>
  MX_SPI4_Init();
 8000e94:	f000 fe52 	bl	8001b3c <MX_SPI4_Init>
  MX_SPI5_Init();
 8000e98:	f000 fe8e 	bl	8001bb8 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);  //clear all LEDs
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2120      	movs	r1, #32
 8000ea0:	480f      	ldr	r0, [pc, #60]	; (8000ee0 <main+0x78>)
 8000ea2:	f002 f9eb 	bl	800327c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2110      	movs	r1, #16
 8000eaa:	480d      	ldr	r0, [pc, #52]	; (8000ee0 <main+0x78>)
 8000eac:	f002 f9e6 	bl	800327c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2108      	movs	r1, #8
 8000eb4:	480a      	ldr	r0, [pc, #40]	; (8000ee0 <main+0x78>)
 8000eb6:	f002 f9e1 	bl	800327c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ec0:	4808      	ldr	r0, [pc, #32]	; (8000ee4 <main+0x7c>)
 8000ec2:	f002 f9db 	bl	800327c <HAL_GPIO_WritePin>

  if (!HAL_GPIO_ReadPin(MS_SEL_GPIO_Port, MS_SEL_Pin)) {
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	4807      	ldr	r0, [pc, #28]	; (8000ee8 <main+0x80>)
 8000eca:	f002 f9b7 	bl	800323c <HAL_GPIO_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <main+0x72>
    main_master();
 8000ed4:	f000 f89e 	bl	8001014 <main_master>
 8000ed8:	e001      	b.n	8000ede <main+0x76>
  } else { //Slave loop
    main_slave();
 8000eda:	f000 f979 	bl	80011d0 <main_slave>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ede:	e7fe      	b.n	8000ede <main+0x76>
 8000ee0:	40021400 	.word	0x40021400
 8000ee4:	40022000 	.word	0x40022000
 8000ee8:	40021800 	.word	0x40021800

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b0b8      	sub	sp, #224	; 0xe0
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ef6:	2234      	movs	r2, #52	; 0x34
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f006 fb2e 	bl	800755c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f10:	f107 0308 	add.w	r3, r7, #8
 8000f14:	2290      	movs	r2, #144	; 0x90
 8000f16:	2100      	movs	r1, #0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f006 fb1f 	bl	800755c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	4b3b      	ldr	r3, [pc, #236]	; (800100c <SystemClock_Config+0x120>)
 8000f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f22:	4a3a      	ldr	r2, [pc, #232]	; (800100c <SystemClock_Config+0x120>)
 8000f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f28:	6413      	str	r3, [r2, #64]	; 0x40
 8000f2a:	4b38      	ldr	r3, [pc, #224]	; (800100c <SystemClock_Config+0x120>)
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f36:	4b36      	ldr	r3, [pc, #216]	; (8001010 <SystemClock_Config+0x124>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a35      	ldr	r2, [pc, #212]	; (8001010 <SystemClock_Config+0x124>)
 8000f3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	4b33      	ldr	r3, [pc, #204]	; (8001010 <SystemClock_Config+0x124>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f4a:	603b      	str	r3, [r7, #0]
 8000f4c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f54:	2301      	movs	r3, #1
 8000f56:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f5a:	2310      	movs	r3, #16
 8000f5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f60:	2302      	movs	r3, #2
 8000f62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000f72:	23c0      	movs	r3, #192	; 0xc0
 8000f74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f84:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f002 fa39 	bl	8003400 <HAL_RCC_OscConfig>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000f94:	f000 fd44 	bl	8001a20 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f98:	f002 f9e2 	bl	8003360 <HAL_PWREx_EnableOverDrive>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000fa2:	f000 fd3d 	bl	8001a20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa6:	230f      	movs	r3, #15
 8000fa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fac:	2302      	movs	r3, #2
 8000fae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fb8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fbc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8000fc0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000fc8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000fcc:	2106      	movs	r1, #6
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f002 fd86 	bl	8003ae0 <HAL_RCC_ClockConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000fda:	f000 fd21 	bl	8001a20 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5
 8000fde:	f44f 5318 	mov.w	r3, #9728	; 0x2600
 8000fe2:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_UART8;
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ff0:	f107 0308 	add.w	r3, r7, #8
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f003 f801 	bl	8003ffc <HAL_RCCEx_PeriphCLKConfig>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <SystemClock_Config+0x118>
  {
    Error_Handler();
 8001000:	f000 fd0e 	bl	8001a20 <Error_Handler>
  }
}
 8001004:	bf00      	nop
 8001006:	37e0      	adds	r7, #224	; 0xe0
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40023800 	.word	0x40023800
 8001010:	40007000 	.word	0x40007000

08001014 <main_master>:

/* USER CODE BEGIN 4 */
void main_master(void) {
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b0c9      	sub	sp, #292	; 0x124
 8001018:	af00      	add	r7, sp, #0
  //HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);  //ON = MS set to Master
  //uint8_t bufferOff[3] = {0x01, 0x03, 0x05};
  //uint8_t bufferOn[3] = {0x02, 0x04, 0x06};

  uint32_t lastInit = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  uint32_t lastBlinky = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  uint8_t writeBuffer[256] =  {0};
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	4618      	mov	r0, r3
 800102c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001030:	461a      	mov	r2, r3
 8001032:	2100      	movs	r1, #0
 8001034:	f006 fa92 	bl	800755c <memset>

  uint8_t readSensor = 3; //DMS: 0-5, PT100: 6-8
 8001038:	2303      	movs	r3, #3
 800103a:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113

  /* Performing the memory test */
  uint32_t memoryTest = MemoryTest();
 800103e:	f7ff fad7 	bl	80005f0 <MemoryTest>
 8001042:	4603      	mov	r3, r0
 8001044:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  sprintf( writeBuffer, " \n\rMemory test: %s\n\r\0",  (memoryTest == 0 ? "Passed" : "Failed"));
 8001048:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800104c:	2b00      	cmp	r3, #0
 800104e:	d101      	bne.n	8001054 <main_master+0x40>
 8001050:	4a58      	ldr	r2, [pc, #352]	; (80011b4 <main_master+0x1a0>)
 8001052:	e000      	b.n	8001056 <main_master+0x42>
 8001054:	4a58      	ldr	r2, [pc, #352]	; (80011b8 <main_master+0x1a4>)
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	4958      	ldr	r1, [pc, #352]	; (80011bc <main_master+0x1a8>)
 800105c:	4618      	mov	r0, r3
 800105e:	f006 fa85 	bl	800756c <siprintf>
  HAL_UART_Transmit(&huart4, writeBuffer, strlen(writeBuffer), HAL_MAX_DELAY);
 8001062:	f107 0308 	add.w	r3, r7, #8
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f8ea 	bl	8000240 <strlen>
 800106c:	4603      	mov	r3, r0
 800106e:	b29a      	uxth	r2, r3
 8001070:	f107 0108 	add.w	r1, r7, #8
 8001074:	f04f 33ff 	mov.w	r3, #4294967295
 8001078:	4851      	ldr	r0, [pc, #324]	; (80011c0 <main_master+0x1ac>)
 800107a:	f005 f9e3 	bl	8006444 <HAL_UART_Transmit>
  /*For Framerate*/
  HAL_Delay(5000);
 800107e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001082:	f001 fa79 	bl	8002578 <HAL_Delay>
  for(int sensors = 0; sensors <=8 ; sensors++){
 8001086:	2300      	movs	r3, #0
 8001088:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800108c:	e01b      	b.n	80010c6 <main_master+0xb2>
	  if(sensors <= 5)
 800108e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001092:	2b05      	cmp	r3, #5
 8001094:	dc09      	bgt.n	80010aa <main_master+0x96>
		  adc_scan_start(sensors, 2000, 128, 0);
 8001096:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800109a:	b258      	sxtb	r0, r3
 800109c:	2300      	movs	r3, #0
 800109e:	2280      	movs	r2, #128	; 0x80
 80010a0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80010a4:	f000 f946 	bl	8001334 <adc_scan_start>
 80010a8:	e008      	b.n	80010bc <main_master+0xa8>
	  else
		  adc_scan_start(sensors, 2000, 1, 0);
 80010aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80010ae:	b258      	sxtb	r0, r3
 80010b0:	2300      	movs	r3, #0
 80010b2:	2201      	movs	r2, #1
 80010b4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80010b8:	f000 f93c 	bl	8001334 <adc_scan_start>
  for(int sensors = 0; sensors <=8 ; sensors++){
 80010bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80010c0:	3301      	adds	r3, #1
 80010c2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80010c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80010ca:	2b08      	cmp	r3, #8
 80010cc:	dddf      	ble.n	800108e <main_master+0x7a>
  }

  HAL_Delay(1000);
 80010ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010d2:	f001 fa51 	bl	8002578 <HAL_Delay>

  uint8_t softgain = 1;
 80010d6:	2301      	movs	r3, #1
 80010d8:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
  uint8_t offset = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	f887 310a 	strb.w	r3, [r7, #266]	; 0x10a
  uint8_t dout = 0;
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart4, (uint8_t *)&dout, sizeof(dout), HAL_MAX_DELAY);
 80010e8:	1df9      	adds	r1, r7, #7
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	2201      	movs	r2, #1
 80010f0:	4833      	ldr	r0, [pc, #204]	; (80011c0 <main_master+0x1ac>)
 80010f2:	f005 f9a7 	bl	8006444 <HAL_UART_Transmit>

  while (1) { //Master loop


	  data = adc_scan(readSensor, 0x01);
 80010f6:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 80010fa:	2101      	movs	r1, #1
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 f907 	bl	8001310 <adc_scan>
 8001102:	4603      	mov	r3, r0
 8001104:	461a      	mov	r2, r3
 8001106:	4b2f      	ldr	r3, [pc, #188]	; (80011c4 <main_master+0x1b0>)
 8001108:	801a      	strh	r2, [r3, #0]
	  dout = data * softgain + offset;
 800110a:	4b2e      	ldr	r3, [pc, #184]	; (80011c4 <main_master+0x1b0>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	f897 210b 	ldrb.w	r2, [r7, #267]	; 0x10b
 8001114:	fb12 f303 	smulbb	r3, r2, r3
 8001118:	b2da      	uxtb	r2, r3
 800111a:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 800111e:	4413      	add	r3, r2
 8001120:	b2da      	uxtb	r2, r3
 8001122:	1dfb      	adds	r3, r7, #7
 8001124:	701a      	strb	r2, [r3, #0]
	  write_DAPI(&dout);
 8001126:	1dfb      	adds	r3, r7, #7
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fc67 	bl	80019fc <write_DAPI>
	  write_EXP(&dout);
 800112e:	1dfb      	adds	r3, r7, #7
 8001130:	4618      	mov	r0, r3
 8001132:	f000 fc51 	bl	80019d8 <write_EXP>


	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, HAL_GPIO_ReadPin(SODS_OPT_GPIO_Port, SODS_OPT_Pin));
 8001136:	2120      	movs	r1, #32
 8001138:	4823      	ldr	r0, [pc, #140]	; (80011c8 <main_master+0x1b4>)
 800113a:	f002 f87f 	bl	800323c <HAL_GPIO_ReadPin>
 800113e:	4603      	mov	r3, r0
 8001140:	461a      	mov	r2, r3
 8001142:	2110      	movs	r1, #16
 8001144:	4821      	ldr	r0, [pc, #132]	; (80011cc <main_master+0x1b8>)
 8001146:	f002 f899 	bl	800327c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, HAL_GPIO_ReadPin(LO_OPT_GPIO_Port, LO_OPT_Pin));
 800114a:	2180      	movs	r1, #128	; 0x80
 800114c:	481e      	ldr	r0, [pc, #120]	; (80011c8 <main_master+0x1b4>)
 800114e:	f002 f875 	bl	800323c <HAL_GPIO_ReadPin>
 8001152:	4603      	mov	r3, r0
 8001154:	461a      	mov	r2, r3
 8001156:	2108      	movs	r1, #8
 8001158:	481c      	ldr	r0, [pc, #112]	; (80011cc <main_master+0x1b8>)
 800115a:	f002 f88f 	bl	800327c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, HAL_GPIO_ReadPin(SOE_OPT_GPIO_Port, SOE_OPT_Pin));
 800115e:	2140      	movs	r1, #64	; 0x40
 8001160:	4819      	ldr	r0, [pc, #100]	; (80011c8 <main_master+0x1b4>)
 8001162:	f002 f86b 	bl	800323c <HAL_GPIO_ReadPin>
 8001166:	4603      	mov	r3, r0
 8001168:	461a      	mov	r2, r3
 800116a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800116e:	4816      	ldr	r0, [pc, #88]	; (80011c8 <main_master+0x1b4>)
 8001170:	f002 f884 	bl	800327c <HAL_GPIO_WritePin>




	  if(lastInit + 5000 < HAL_GetTick()){
 8001174:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001178:	f241 3488 	movw	r4, #5000	; 0x1388
 800117c:	441c      	add	r4, r3
 800117e:	f001 f9ef 	bl	8002560 <HAL_GetTick>
 8001182:	4603      	mov	r3, r0
 8001184:	429c      	cmp	r4, r3
 8001186:	d203      	bcs.n	8001190 <main_master+0x17c>
		  lastInit = HAL_GetTick();
 8001188:	f001 f9ea 	bl	8002560 <HAL_GetTick>
 800118c:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
		    }
		   */

	   }

	  if(lastBlinky + 1000 < HAL_GetTick()){
 8001190:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001194:	f503 747a 	add.w	r4, r3, #1000	; 0x3e8
 8001198:	f001 f9e2 	bl	8002560 <HAL_GetTick>
 800119c:	4603      	mov	r3, r0
 800119e:	429c      	cmp	r4, r3
 80011a0:	d2a9      	bcs.n	80010f6 <main_master+0xe2>
	  		  lastBlinky = HAL_GetTick();
 80011a2:	f001 f9dd 	bl	8002560 <HAL_GetTick>
 80011a6:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
	  		  HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 80011aa:	2120      	movs	r1, #32
 80011ac:	4807      	ldr	r0, [pc, #28]	; (80011cc <main_master+0x1b8>)
 80011ae:	f002 f891 	bl	80032d4 <HAL_GPIO_TogglePin>
	  data = adc_scan(readSensor, 0x01);
 80011b2:	e7a0      	b.n	80010f6 <main_master+0xe2>
 80011b4:	08007d90 	.word	0x08007d90
 80011b8:	08007d98 	.word	0x08007d98
 80011bc:	08007da0 	.word	0x08007da0
 80011c0:	200003b4 	.word	0x200003b4
 80011c4:	2000008c 	.word	0x2000008c
 80011c8:	40022000 	.word	0x40022000
 80011cc:	40021400 	.word	0x40021400

080011d0 <main_slave>:
    HAL_Delay(100);
    */
  }
}

void main_slave(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  uint8_t buffer[1] = {0x00};
 80011d6:	2300      	movs	r3, #0
 80011d8:	713b      	strb	r3, [r7, #4]
  while (1) {
    HAL_UART_Receive(&huart5, buffer, sizeof(buffer), 5);
 80011da:	1d39      	adds	r1, r7, #4
 80011dc:	2305      	movs	r3, #5
 80011de:	2201      	movs	r2, #1
 80011e0:	481e      	ldr	r0, [pc, #120]	; (800125c <main_slave+0x8c>)
 80011e2:	f005 f9c0 	bl	8006566 <HAL_UART_Receive>
    if (buffer[0] == 0x01) {
 80011e6:	793b      	ldrb	r3, [r7, #4]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d105      	bne.n	80011f8 <main_slave+0x28>
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2110      	movs	r1, #16
 80011f0:	481b      	ldr	r0, [pc, #108]	; (8001260 <main_slave+0x90>)
 80011f2:	f002 f843 	bl	800327c <HAL_GPIO_WritePin>
 80011f6:	e02d      	b.n	8001254 <main_slave+0x84>
    } else if (buffer[0] == 0x02) {
 80011f8:	793b      	ldrb	r3, [r7, #4]
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d105      	bne.n	800120a <main_slave+0x3a>
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2110      	movs	r1, #16
 8001202:	4817      	ldr	r0, [pc, #92]	; (8001260 <main_slave+0x90>)
 8001204:	f002 f83a 	bl	800327c <HAL_GPIO_WritePin>
 8001208:	e024      	b.n	8001254 <main_slave+0x84>
    } else if (buffer[0] == 0x03) {
 800120a:	793b      	ldrb	r3, [r7, #4]
 800120c:	2b03      	cmp	r3, #3
 800120e:	d105      	bne.n	800121c <main_slave+0x4c>
      HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	2108      	movs	r1, #8
 8001214:	4812      	ldr	r0, [pc, #72]	; (8001260 <main_slave+0x90>)
 8001216:	f002 f831 	bl	800327c <HAL_GPIO_WritePin>
 800121a:	e01b      	b.n	8001254 <main_slave+0x84>
    } else if (buffer[0] == 0x04) {
 800121c:	793b      	ldrb	r3, [r7, #4]
 800121e:	2b04      	cmp	r3, #4
 8001220:	d105      	bne.n	800122e <main_slave+0x5e>
      HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001222:	2201      	movs	r2, #1
 8001224:	2108      	movs	r1, #8
 8001226:	480e      	ldr	r0, [pc, #56]	; (8001260 <main_slave+0x90>)
 8001228:	f002 f828 	bl	800327c <HAL_GPIO_WritePin>
 800122c:	e012      	b.n	8001254 <main_slave+0x84>
    }  else if (buffer[0] == 0x05) {
 800122e:	793b      	ldrb	r3, [r7, #4]
 8001230:	2b05      	cmp	r3, #5
 8001232:	d106      	bne.n	8001242 <main_slave+0x72>
      HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800123a:	480a      	ldr	r0, [pc, #40]	; (8001264 <main_slave+0x94>)
 800123c:	f002 f81e 	bl	800327c <HAL_GPIO_WritePin>
 8001240:	e008      	b.n	8001254 <main_slave+0x84>
    } else if (buffer[0] == 0x06) {
 8001242:	793b      	ldrb	r3, [r7, #4]
 8001244:	2b06      	cmp	r3, #6
 8001246:	d105      	bne.n	8001254 <main_slave+0x84>
      HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8001248:	2201      	movs	r2, #1
 800124a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800124e:	4805      	ldr	r0, [pc, #20]	; (8001264 <main_slave+0x94>)
 8001250:	f002 f814 	bl	800327c <HAL_GPIO_WritePin>
    }
    buffer[1] = 0x00;
 8001254:	2300      	movs	r3, #0
 8001256:	717b      	strb	r3, [r7, #5]
    HAL_UART_Receive(&huart5, buffer, sizeof(buffer), 5);
 8001258:	e7bf      	b.n	80011da <main_slave+0xa>
 800125a:	bf00      	nop
 800125c:	200002b4 	.word	0x200002b4
 8001260:	40021400 	.word	0x40021400
 8001264:	40022000 	.word	0x40022000

08001268 <cs_enable>:
  }
}

int cs_enable(int8_t id){
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(port_from_id(id), pin_from_id(id), GPIO_PIN_RESET);
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	4618      	mov	r0, r3
 8001278:	f000 fa3a 	bl	80016f0 <port_from_id>
 800127c:	4604      	mov	r4, r0
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	4618      	mov	r0, r3
 8001284:	f000 f9f6 	bl	8001674 <pin_from_id>
 8001288:	4603      	mov	r3, r0
 800128a:	2200      	movs	r2, #0
 800128c:	4619      	mov	r1, r3
 800128e:	4620      	mov	r0, r4
 8001290:	f001 fff4 	bl	800327c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001294:	2001      	movs	r0, #1
 8001296:	f001 f96f 	bl	8002578 <HAL_Delay>
	return 0;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd90      	pop	{r4, r7, pc}

080012a4 <cs_disable>:

int cs_disable(int8_t id){
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(port_from_id(id), pin_from_id(id), GPIO_PIN_SET);
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fa1c 	bl	80016f0 <port_from_id>
 80012b8:	4604      	mov	r4, r0
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 f9d8 	bl	8001674 <pin_from_id>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2201      	movs	r2, #1
 80012c8:	4619      	mov	r1, r3
 80012ca:	4620      	mov	r0, r4
 80012cc:	f001 ffd6 	bl	800327c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80012d0:	2001      	movs	r0, #1
 80012d2:	f001 f951 	bl	8002578 <HAL_Delay>
	return 0;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd90      	pop	{r4, r7, pc}

080012e0 <wr_spi>:

int wr_spi(int8_t id, uint8_t cmd){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	460a      	mov	r2, r1
 80012ea:	71fb      	strb	r3, [r7, #7]
 80012ec:	4613      	mov	r3, r2
 80012ee:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(get_hspi_from_id(id), &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80012f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 fab9 	bl	800186c <get_hspi_from_id>
 80012fa:	1db9      	adds	r1, r7, #6
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	2201      	movs	r2, #1
 8001302:	f004 f88f 	bl	8005424 <HAL_SPI_Transmit>
	return 0;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <adc_scan>:

uint16_t adc_scan(int8_t id, uint8_t chn){
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	460a      	mov	r2, r1
 800131a:	71fb      	strb	r3, [r7, #7]
 800131c:	4613      	mov	r3, r2
 800131e:	71bb      	strb	r3, [r7, #6]
	return rd_data(id);
 8001320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f947 	bl	80015b8 <rd_data>
 800132a:	4603      	mov	r3, r0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <adc_scan_start>:

int16_t adc_scan_start(int8_t id, uint_least16_t drate, uint_least8_t gain, uint_least16_t current){
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	4604      	mov	r4, r0
 800133c:	4608      	mov	r0, r1
 800133e:	4611      	mov	r1, r2
 8001340:	461a      	mov	r2, r3
 8001342:	4623      	mov	r3, r4
 8001344:	71fb      	strb	r3, [r7, #7]
 8001346:	4603      	mov	r3, r0
 8001348:	80bb      	strh	r3, [r7, #4]
 800134a:	460b      	mov	r3, r1
 800134c:	71bb      	strb	r3, [r7, #6]
 800134e:	4613      	mov	r3, r2
 8001350:	807b      	strh	r3, [r7, #2]
	int16_t r = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	81fb      	strh	r3, [r7, #14]
	switch(drate)
 8001356:	88bb      	ldrh	r3, [r7, #4]
 8001358:	2ba0      	cmp	r3, #160	; 0xa0
 800135a:	d02d      	beq.n	80013b8 <adc_scan_start+0x84>
 800135c:	2ba0      	cmp	r3, #160	; 0xa0
 800135e:	dc0b      	bgt.n	8001378 <adc_scan_start+0x44>
 8001360:	2b0a      	cmp	r3, #10
 8001362:	d01d      	beq.n	80013a0 <adc_scan_start+0x6c>
 8001364:	2b0a      	cmp	r3, #10
 8001366:	dc02      	bgt.n	800136e <adc_scan_start+0x3a>
 8001368:	2b05      	cmp	r3, #5
 800136a:	d016      	beq.n	800139a <adc_scan_start+0x66>
 800136c:	e01e      	b.n	80013ac <adc_scan_start+0x78>
 800136e:	2b14      	cmp	r3, #20
 8001370:	d019      	beq.n	80013a6 <adc_scan_start+0x72>
 8001372:	2b50      	cmp	r3, #80	; 0x50
 8001374:	d01d      	beq.n	80013b2 <adc_scan_start+0x7e>
 8001376:	e019      	b.n	80013ac <adc_scan_start+0x78>
 8001378:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800137c:	d022      	beq.n	80013c4 <adc_scan_start+0x90>
 800137e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8001382:	dc03      	bgt.n	800138c <adc_scan_start+0x58>
 8001384:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001388:	d019      	beq.n	80013be <adc_scan_start+0x8a>
 800138a:	e00f      	b.n	80013ac <adc_scan_start+0x78>
 800138c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001390:	d01b      	beq.n	80013ca <adc_scan_start+0x96>
 8001392:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001396:	d01b      	beq.n	80013d0 <adc_scan_start+0x9c>
 8001398:	e008      	b.n	80013ac <adc_scan_start+0x78>
	  {
	    case    5: drate = SYS0_DOR5;    break;
 800139a:	2300      	movs	r3, #0
 800139c:	80bb      	strh	r3, [r7, #4]
 800139e:	e01a      	b.n	80013d6 <adc_scan_start+0xa2>
	    case   10: drate = SYS0_DOR10;   break;
 80013a0:	2301      	movs	r3, #1
 80013a2:	80bb      	strh	r3, [r7, #4]
 80013a4:	e017      	b.n	80013d6 <adc_scan_start+0xa2>
	    case   20: drate = SYS0_DOR20;   break;
 80013a6:	2302      	movs	r3, #2
 80013a8:	80bb      	strh	r3, [r7, #4]
 80013aa:	e014      	b.n	80013d6 <adc_scan_start+0xa2>
	    default:
	    case   40: drate = SYS0_DOR40;   break;
 80013ac:	2303      	movs	r3, #3
 80013ae:	80bb      	strh	r3, [r7, #4]
 80013b0:	e011      	b.n	80013d6 <adc_scan_start+0xa2>
	    case   80: drate = SYS0_DOR80;   break;
 80013b2:	2304      	movs	r3, #4
 80013b4:	80bb      	strh	r3, [r7, #4]
 80013b6:	e00e      	b.n	80013d6 <adc_scan_start+0xa2>
	    case  160: drate = SYS0_DOR160;  break;
 80013b8:	2305      	movs	r3, #5
 80013ba:	80bb      	strh	r3, [r7, #4]
 80013bc:	e00b      	b.n	80013d6 <adc_scan_start+0xa2>
	    case  320: drate = SYS0_DOR320;  break;
 80013be:	2306      	movs	r3, #6
 80013c0:	80bb      	strh	r3, [r7, #4]
 80013c2:	e008      	b.n	80013d6 <adc_scan_start+0xa2>
	    case  640: drate = SYS0_DOR640;  break;
 80013c4:	2307      	movs	r3, #7
 80013c6:	80bb      	strh	r3, [r7, #4]
 80013c8:	e005      	b.n	80013d6 <adc_scan_start+0xa2>
	    case 1000: drate = SYS0_DOR1000; break;
 80013ca:	2308      	movs	r3, #8
 80013cc:	80bb      	strh	r3, [r7, #4]
 80013ce:	e002      	b.n	80013d6 <adc_scan_start+0xa2>
	    case 2000: drate = SYS0_DOR2000; break;
 80013d0:	2309      	movs	r3, #9
 80013d2:	80bb      	strh	r3, [r7, #4]
 80013d4:	bf00      	nop
	  }

	  switch(gain)
 80013d6:	79bb      	ldrb	r3, [r7, #6]
 80013d8:	2b10      	cmp	r3, #16
 80013da:	d01a      	beq.n	8001412 <adc_scan_start+0xde>
 80013dc:	2b10      	cmp	r3, #16
 80013de:	dc06      	bgt.n	80013ee <adc_scan_start+0xba>
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d010      	beq.n	8001406 <adc_scan_start+0xd2>
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d011      	beq.n	800140c <adc_scan_start+0xd8>
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d009      	beq.n	8001400 <adc_scan_start+0xcc>
 80013ec:	e005      	b.n	80013fa <adc_scan_start+0xc6>
 80013ee:	2b40      	cmp	r3, #64	; 0x40
 80013f0:	d015      	beq.n	800141e <adc_scan_start+0xea>
 80013f2:	2b80      	cmp	r3, #128	; 0x80
 80013f4:	d016      	beq.n	8001424 <adc_scan_start+0xf0>
 80013f6:	2b20      	cmp	r3, #32
 80013f8:	d00e      	beq.n	8001418 <adc_scan_start+0xe4>
	  {
	    default:
	    case   1: gain = SYS0_PGA1;   break;
 80013fa:	2300      	movs	r3, #0
 80013fc:	71bb      	strb	r3, [r7, #6]
 80013fe:	e014      	b.n	800142a <adc_scan_start+0xf6>
	    case   2: gain = SYS0_PGA2;   break;
 8001400:	2310      	movs	r3, #16
 8001402:	71bb      	strb	r3, [r7, #6]
 8001404:	e011      	b.n	800142a <adc_scan_start+0xf6>
	    case   4: gain = SYS0_PGA4;   break;
 8001406:	2320      	movs	r3, #32
 8001408:	71bb      	strb	r3, [r7, #6]
 800140a:	e00e      	b.n	800142a <adc_scan_start+0xf6>
	    case   8: gain = SYS0_PGA8;   break;
 800140c:	2330      	movs	r3, #48	; 0x30
 800140e:	71bb      	strb	r3, [r7, #6]
 8001410:	e00b      	b.n	800142a <adc_scan_start+0xf6>
	    case  16: gain = SYS0_PGA16;  break;
 8001412:	2340      	movs	r3, #64	; 0x40
 8001414:	71bb      	strb	r3, [r7, #6]
 8001416:	e008      	b.n	800142a <adc_scan_start+0xf6>
	    case  32: gain = SYS0_PGA32;  break;
 8001418:	2350      	movs	r3, #80	; 0x50
 800141a:	71bb      	strb	r3, [r7, #6]
 800141c:	e005      	b.n	800142a <adc_scan_start+0xf6>
	    case  64: gain = SYS0_PGA64;  break;
 800141e:	2360      	movs	r3, #96	; 0x60
 8001420:	71bb      	strb	r3, [r7, #6]
 8001422:	e002      	b.n	800142a <adc_scan_start+0xf6>
	    case 128: gain = SYS0_PGA128; break;
 8001424:	2370      	movs	r3, #112	; 0x70
 8001426:	71bb      	strb	r3, [r7, #6]
 8001428:	bf00      	nop
	  }

	  switch(current)
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001430:	d020      	beq.n	8001474 <adc_scan_start+0x140>
 8001432:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001436:	dc06      	bgt.n	8001446 <adc_scan_start+0x112>
 8001438:	2b64      	cmp	r3, #100	; 0x64
 800143a:	d015      	beq.n	8001468 <adc_scan_start+0x134>
 800143c:	2bfa      	cmp	r3, #250	; 0xfa
 800143e:	d016      	beq.n	800146e <adc_scan_start+0x13a>
 8001440:	2b32      	cmp	r3, #50	; 0x32
 8001442:	d00e      	beq.n	8001462 <adc_scan_start+0x12e>
 8001444:	e00a      	b.n	800145c <adc_scan_start+0x128>
 8001446:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800144a:	d019      	beq.n	8001480 <adc_scan_start+0x14c>
 800144c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001450:	4293      	cmp	r3, r2
 8001452:	d018      	beq.n	8001486 <adc_scan_start+0x152>
 8001454:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001458:	4293      	cmp	r3, r2
 800145a:	d00e      	beq.n	800147a <adc_scan_start+0x146>
	  {
	    default:
	    case    0: current = IDAC0_MAGOFF;    break;
 800145c:	2300      	movs	r3, #0
 800145e:	807b      	strh	r3, [r7, #2]
 8001460:	e014      	b.n	800148c <adc_scan_start+0x158>
	    case   50: current = IDAC0_MAG50UA;   break;
 8001462:	2301      	movs	r3, #1
 8001464:	807b      	strh	r3, [r7, #2]
 8001466:	e011      	b.n	800148c <adc_scan_start+0x158>
	    case  100: current = IDAC0_MAG100UA;  break;
 8001468:	2302      	movs	r3, #2
 800146a:	807b      	strh	r3, [r7, #2]
 800146c:	e00e      	b.n	800148c <adc_scan_start+0x158>
	    case  250: current = IDAC0_MAG250UA;  break;
 800146e:	2303      	movs	r3, #3
 8001470:	807b      	strh	r3, [r7, #2]
 8001472:	e00b      	b.n	800148c <adc_scan_start+0x158>
	    case  500: current = IDAC0_MAG500UA;  break;
 8001474:	2304      	movs	r3, #4
 8001476:	807b      	strh	r3, [r7, #2]
 8001478:	e008      	b.n	800148c <adc_scan_start+0x158>
	    case  750: current = IDAC0_MAG750UA;  break;
 800147a:	2305      	movs	r3, #5
 800147c:	807b      	strh	r3, [r7, #2]
 800147e:	e005      	b.n	800148c <adc_scan_start+0x158>
	    case 1000: current = IDAC0_MAG1000UA; break;
 8001480:	2306      	movs	r3, #6
 8001482:	807b      	strh	r3, [r7, #2]
 8001484:	e002      	b.n	800148c <adc_scan_start+0x158>
	    case 1500: current = IDAC0_MAG1500UA; break;
 8001486:	2307      	movs	r3, #7
 8001488:	807b      	strh	r3, [r7, #2]
 800148a:	bf00      	nop
	  }


	  cs_enable(id);
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fee9 	bl	8001268 <cs_enable>

	  if(id <= 5){	//DMS
 8001496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149a:	2b05      	cmp	r3, #5
 800149c:	dc40      	bgt.n	8001520 <adc_scan_start+0x1ec>

		  wr_cmd(id, CMD_RESET);
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	2106      	movs	r1, #6
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 fa1d 	bl	80018e4 <wr_cmd>
		  wr_cmd(id, CMD_SDATAC);
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	2116      	movs	r1, #22
 80014b0:	4618      	mov	r0, r3
 80014b2:	f000 fa17 	bl	80018e4 <wr_cmd>
		  wr_reg(id, REG_MUX0, 0b00000001);
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	2201      	movs	r2, #1
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 fa50 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_VBIAS, 0x00);
 80014c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 fa49 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_MUX1, 0b00110000);
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	2230      	movs	r2, #48	; 0x30
 80014d8:	2102      	movs	r1, #2
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 fa42 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_SYS0, gain | drate);
 80014e0:	88bb      	ldrh	r3, [r7, #4]
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	79bb      	ldrb	r3, [r7, #6]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	2103      	movs	r1, #3
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 fa37 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_IDAC0, 0x00);
 80014f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fa:	2200      	movs	r2, #0
 80014fc:	210a      	movs	r1, #10
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 fa30 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_IDAC1, 0b11001100);
 8001504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001508:	22cc      	movs	r2, #204	; 0xcc
 800150a:	210b      	movs	r1, #11
 800150c:	4618      	mov	r0, r3
 800150e:	f000 fa29 	bl	8001964 <wr_reg>
		  wr_cmd(id, CMD_SYNC);
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	2104      	movs	r1, #4
 8001518:	4618      	mov	r0, r3
 800151a:	f000 f9e3 	bl	80018e4 <wr_cmd>
 800151e:	e040      	b.n	80015a2 <adc_scan_start+0x26e>
		  //uint8_t rdata = CMD_RDATAC;
		  //HAL_SPI_Transmit(get_hspi_from_id(id), &rdata, 2, HAL_MAX_DELAY);

	  } else {	//PT100

		  wr_cmd(id, CMD_RESET);
 8001520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001524:	2106      	movs	r1, #6
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f9dc 	bl	80018e4 <wr_cmd>
		  wr_cmd(id, CMD_SDATAC);
 800152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001530:	2116      	movs	r1, #22
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f9d6 	bl	80018e4 <wr_cmd>
		  wr_reg(id, REG_VBIAS, 0x00);
 8001538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153c:	2200      	movs	r2, #0
 800153e:	2101      	movs	r1, #1
 8001540:	4618      	mov	r0, r3
 8001542:	f000 fa0f 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_MUX0, 0x01); //?
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	2201      	movs	r2, #1
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f000 fa08 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_MUX1, 0b00100000); //int ref on, REFP0/REFN0 ref inp selected
 8001554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001558:	2220      	movs	r2, #32
 800155a:	2102      	movs	r1, #2
 800155c:	4618      	mov	r0, r3
 800155e:	f000 fa01 	bl	8001964 <wr_reg>
		  //wr_reg(id, REG_VBIAS, 0x00);
		  //wr_reg(id, REG_MUX1, 0b00110000);
		  wr_reg(id, REG_SYS0, gain | drate); //Gain 4, SPS 20
 8001562:	88bb      	ldrh	r3, [r7, #4]
 8001564:	b2da      	uxtb	r2, r3
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	4313      	orrs	r3, r2
 800156a:	b2da      	uxtb	r2, r3
 800156c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001570:	2103      	movs	r1, #3
 8001572:	4618      	mov	r0, r3
 8001574:	f000 f9f6 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_IDAC0, current); //1mA;
 8001578:	887b      	ldrh	r3, [r7, #2]
 800157a:	b2da      	uxtb	r2, r3
 800157c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001580:	210a      	movs	r1, #10
 8001582:	4618      	mov	r0, r3
 8001584:	f000 f9ee 	bl	8001964 <wr_reg>
		  wr_reg(id, REG_IDAC1, 0b00000010); //IDAC1 = AIN0, IDAC2 = AIN3
 8001588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158c:	2202      	movs	r2, #2
 800158e:	210b      	movs	r1, #11
 8001590:	4618      	mov	r0, r3
 8001592:	f000 f9e7 	bl	8001964 <wr_reg>
		  wr_cmd(id, CMD_SYNC);
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	2104      	movs	r1, #4
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f9a1 	bl	80018e4 <wr_cmd>
		  //uint8_t rdata = CMD_RDATAC;
		  //HAL_SPI_Transmit(get_hspi_from_id(id), &rdata, 2, HAL_MAX_DELAY);
	  }


	  cs_disable(id);
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fe7c 	bl	80012a4 <cs_disable>

	  return r;
 80015ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd90      	pop	{r4, r7, pc}

080015b8 <rd_data>:

uint16_t rd_data(int8_t id){
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b087      	sub	sp, #28
 80015bc:	af02      	add	r7, sp, #8
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
	uint8_t d1, d3;
	uint16_t dR;

	while(HAL_GPIO_ReadPin(port_drdy_from_id(id), pin_drdy_from_id(id)) == GPIO_PIN_SET);
 80015c2:	bf00      	nop
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 f911 	bl	80017f0 <port_drdy_from_id>
 80015ce:	4604      	mov	r4, r0
 80015d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 f8cb 	bl	8001770 <pin_drdy_from_id>
 80015da:	4603      	mov	r3, r0
 80015dc:	4619      	mov	r1, r3
 80015de:	4620      	mov	r0, r4
 80015e0:	f001 fe2c 	bl	800323c <HAL_GPIO_ReadPin>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d0ec      	beq.n	80015c4 <rd_data+0xc>
	cs_enable(id);
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fe3a 	bl	8001268 <cs_enable>

	uint8_t rdata = CMD_RDATA;
 80015f4:	2312      	movs	r3, #18
 80015f6:	72fb      	strb	r3, [r7, #11]
	HAL_SPI_Transmit(get_hspi_from_id(id), &rdata, 2, HAL_MAX_DELAY);
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 f935 	bl	800186c <get_hspi_from_id>
 8001602:	f107 010b 	add.w	r1, r7, #11
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	2202      	movs	r2, #2
 800160c:	f003 ff0a 	bl	8005424 <HAL_SPI_Transmit>
	//HAL_Delay(1);

	uint8_t nope = CMD_NOP;
 8001610:	23ff      	movs	r3, #255	; 0xff
 8001612:	72bb      	strb	r3, [r7, #10]
	HAL_SPI_TransmitReceive(get_hspi_from_id(id), &nope, &d1, 2, HAL_MAX_DELAY);
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	4618      	mov	r0, r3
 800161a:	f000 f927 	bl	800186c <get_hspi_from_id>
 800161e:	f107 020d 	add.w	r2, r7, #13
 8001622:	f107 010a 	add.w	r1, r7, #10
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2302      	movs	r3, #2
 800162e:	f004 f997 	bl	8005960 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(get_hspi_from_id(id), &nope, &d3, 2, HAL_MAX_DELAY);
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	4618      	mov	r0, r3
 8001638:	f000 f918 	bl	800186c <get_hspi_from_id>
 800163c:	f107 020c 	add.w	r2, r7, #12
 8001640:	f107 010a 	add.w	r1, r7, #10
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2302      	movs	r3, #2
 800164c:	f004 f988 	bl	8005960 <HAL_SPI_TransmitReceive>
	dR = (d1 << 8) | d3;
 8001650:	7b7b      	ldrb	r3, [r7, #13]
 8001652:	021b      	lsls	r3, r3, #8
 8001654:	b21a      	sxth	r2, r3
 8001656:	7b3b      	ldrb	r3, [r7, #12]
 8001658:	b21b      	sxth	r3, r3
 800165a:	4313      	orrs	r3, r2
 800165c:	b21b      	sxth	r3, r3
 800165e:	81fb      	strh	r3, [r7, #14]
	cs_disable(id);
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fe1d 	bl	80012a4 <cs_disable>

	return dR;
 800166a:	89fb      	ldrh	r3, [r7, #14]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	bd90      	pop	{r4, r7, pc}

08001674 <pin_from_id>:
	//cs_disable(id);
	return d1;
}

//
uint16_t pin_from_id(int8_t id){
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
	switch(id){
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	2b08      	cmp	r3, #8
 8001684:	d82c      	bhi.n	80016e0 <pin_from_id+0x6c>
 8001686:	a201      	add	r2, pc, #4	; (adr r2, 800168c <pin_from_id+0x18>)
 8001688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168c:	080016b1 	.word	0x080016b1
 8001690:	080016b7 	.word	0x080016b7
 8001694:	080016bd 	.word	0x080016bd
 8001698:	080016c3 	.word	0x080016c3
 800169c:	080016c7 	.word	0x080016c7
 80016a0:	080016cb 	.word	0x080016cb
 80016a4:	080016cf 	.word	0x080016cf
 80016a8:	080016d5 	.word	0x080016d5
 80016ac:	080016db 	.word	0x080016db
			case 0: //DMS 1
				return nCS_DMS1_Pin;
 80016b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016b4:	e016      	b.n	80016e4 <pin_from_id+0x70>
			case 1: //DMS 2
				return nCS_DMS2_Pin;
 80016b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016ba:	e013      	b.n	80016e4 <pin_from_id+0x70>
			case 2: //DMS 3
				return nCS_DMS3_Pin;
 80016bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016c0:	e010      	b.n	80016e4 <pin_from_id+0x70>
			case 3: //DMS 4
				return nCS_DMS4_Pin;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e00e      	b.n	80016e4 <pin_from_id+0x70>
			case 4: //DMS 5
				return nCS_DMS5_Pin;
 80016c6:	2302      	movs	r3, #2
 80016c8:	e00c      	b.n	80016e4 <pin_from_id+0x70>
			case 5: //DMS 6
				return nCS_DMS6_Pin;
 80016ca:	2380      	movs	r3, #128	; 0x80
 80016cc:	e00a      	b.n	80016e4 <pin_from_id+0x70>
			case 6: //PT 1
				return nCS_PT1_Pin;
 80016ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016d2:	e007      	b.n	80016e4 <pin_from_id+0x70>
			case 7: //PT 2
				return nCS_PT2_Pin;
 80016d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016d8:	e004      	b.n	80016e4 <pin_from_id+0x70>
			case 8: //PT 3
				return nCS_PT3_Pin;
 80016da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016de:	e001      	b.n	80016e4 <pin_from_id+0x70>
			default: //DMS 1
				return nCS_DMS1_Pin;
 80016e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
		}
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <port_from_id>:

//
GPIO_TypeDef* port_from_id(int8_t id){
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
	switch(id){
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	2b08      	cmp	r3, #8
 8001700:	d826      	bhi.n	8001750 <port_from_id+0x60>
 8001702:	a201      	add	r2, pc, #4	; (adr r2, 8001708 <port_from_id+0x18>)
 8001704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001708:	0800172d 	.word	0x0800172d
 800170c:	08001731 	.word	0x08001731
 8001710:	08001735 	.word	0x08001735
 8001714:	08001739 	.word	0x08001739
 8001718:	0800173d 	.word	0x0800173d
 800171c:	08001741 	.word	0x08001741
 8001720:	08001745 	.word	0x08001745
 8001724:	08001749 	.word	0x08001749
 8001728:	0800174d 	.word	0x0800174d
		case 0: //DMS 1
			return nCS_DMS1_GPIO_Port;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <port_from_id+0x70>)
 800172e:	e010      	b.n	8001752 <port_from_id+0x62>
		case 1: //DMS 2
			return nCS_DMS2_GPIO_Port;
 8001730:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <port_from_id+0x70>)
 8001732:	e00e      	b.n	8001752 <port_from_id+0x62>
		case 2: //DMS 3
			return nCS_DMS3_GPIO_Port;
 8001734:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <port_from_id+0x70>)
 8001736:	e00c      	b.n	8001752 <port_from_id+0x62>
		case 3: //DMS 4
			return nCS_DMS4_GPIO_Port;
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <port_from_id+0x74>)
 800173a:	e00a      	b.n	8001752 <port_from_id+0x62>
		case 4: //DMS 5
			return nCS_DMS5_GPIO_Port;
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <port_from_id+0x74>)
 800173e:	e008      	b.n	8001752 <port_from_id+0x62>
		case 5: //DMS 6
			return nCS_DMS6_GPIO_Port;
 8001740:	4b09      	ldr	r3, [pc, #36]	; (8001768 <port_from_id+0x78>)
 8001742:	e006      	b.n	8001752 <port_from_id+0x62>
		case 6: //PT 1
			return nCS_PT1_GPIO_Port;
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <port_from_id+0x7c>)
 8001746:	e004      	b.n	8001752 <port_from_id+0x62>
		case 7: //PT 2
			return nCS_PT2_GPIO_Port;
 8001748:	4b08      	ldr	r3, [pc, #32]	; (800176c <port_from_id+0x7c>)
 800174a:	e002      	b.n	8001752 <port_from_id+0x62>
		case 8: //PT 3
			return nCS_PT3_GPIO_Port;
 800174c:	4b07      	ldr	r3, [pc, #28]	; (800176c <port_from_id+0x7c>)
 800174e:	e000      	b.n	8001752 <port_from_id+0x62>
		default: //DMS 1
			return nCS_DMS1_GPIO_Port;
 8001750:	4b03      	ldr	r3, [pc, #12]	; (8001760 <port_from_id+0x70>)
	}
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40021400 	.word	0x40021400
 8001764:	40021800 	.word	0x40021800
 8001768:	40021000 	.word	0x40021000
 800176c:	40020c00 	.word	0x40020c00

08001770 <pin_drdy_from_id>:

//
uint16_t pin_drdy_from_id(int8_t id){
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
	switch(id){
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b08      	cmp	r3, #8
 8001780:	d82e      	bhi.n	80017e0 <pin_drdy_from_id+0x70>
 8001782:	a201      	add	r2, pc, #4	; (adr r2, 8001788 <pin_drdy_from_id+0x18>)
 8001784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001788:	080017ad 	.word	0x080017ad
 800178c:	080017b1 	.word	0x080017b1
 8001790:	080017b7 	.word	0x080017b7
 8001794:	080017bd 	.word	0x080017bd
 8001798:	080017c3 	.word	0x080017c3
 800179c:	080017c9 	.word	0x080017c9
 80017a0:	080017cf 	.word	0x080017cf
 80017a4:	080017d5 	.word	0x080017d5
 80017a8:	080017db 	.word	0x080017db
			case 0: //DMS 1
				return nDRDY_DMS1_Pin;
 80017ac:	2310      	movs	r3, #16
 80017ae:	e018      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 1: //DMS 2
				return nDRDY_DMS2_Pin;
 80017b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017b4:	e015      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 2: //DMS 3
				return nDRDY_DMS3_Pin;
 80017b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017ba:	e012      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 3: //DMS 4
				return nDRDY_DMS4_Pin;
 80017bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017c0:	e00f      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 4: //DMS 5
				return nDRDY_DMS5_Pin;
 80017c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017c6:	e00c      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 5: //DMS 6
				return nDRDY_DMS6_Pin;
 80017c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017cc:	e009      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 6: //PT 1
				return nDRDY_PT1_Pin;
 80017ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017d2:	e006      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 7: //PT 2
				return nDRDY_PT2_Pin;
 80017d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017d8:	e003      	b.n	80017e2 <pin_drdy_from_id+0x72>
			case 8: //PT 3
				return nDRDY_PT3_Pin;
 80017da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017de:	e000      	b.n	80017e2 <pin_drdy_from_id+0x72>
			default: //DMS 1
				return nDRDY_DMS1_Pin;
 80017e0:	2310      	movs	r3, #16
		}
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop

080017f0 <port_drdy_from_id>:

//
GPIO_TypeDef* port_drdy_from_id(int8_t id){
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
	switch(id){
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	2b08      	cmp	r3, #8
 8001800:	d826      	bhi.n	8001850 <port_drdy_from_id+0x60>
 8001802:	a201      	add	r2, pc, #4	; (adr r2, 8001808 <port_drdy_from_id+0x18>)
 8001804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001808:	0800182d 	.word	0x0800182d
 800180c:	08001831 	.word	0x08001831
 8001810:	08001835 	.word	0x08001835
 8001814:	08001839 	.word	0x08001839
 8001818:	0800183d 	.word	0x0800183d
 800181c:	08001841 	.word	0x08001841
 8001820:	08001845 	.word	0x08001845
 8001824:	08001849 	.word	0x08001849
 8001828:	0800184d 	.word	0x0800184d
		case 0: //DMS 1
			return nDRDY_DMS1_GPIO_Port;
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <port_drdy_from_id+0x70>)
 800182e:	e010      	b.n	8001852 <port_drdy_from_id+0x62>
		case 1: //DMS 2
			return nDRDY_DMS2_GPIO_Port;
 8001830:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <port_drdy_from_id+0x74>)
 8001832:	e00e      	b.n	8001852 <port_drdy_from_id+0x62>
		case 2: //DMS 3
			return nDRDY_DMS3_GPIO_Port;
 8001834:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <port_drdy_from_id+0x74>)
 8001836:	e00c      	b.n	8001852 <port_drdy_from_id+0x62>
		case 3: //DMS 4
			return nDRDY_DMS4_GPIO_Port;
 8001838:	4b0a      	ldr	r3, [pc, #40]	; (8001864 <port_drdy_from_id+0x74>)
 800183a:	e00a      	b.n	8001852 <port_drdy_from_id+0x62>
		case 4: //DMS 5
			return nDRDY_DMS5_GPIO_Port;
 800183c:	4b09      	ldr	r3, [pc, #36]	; (8001864 <port_drdy_from_id+0x74>)
 800183e:	e008      	b.n	8001852 <port_drdy_from_id+0x62>
		case 5: //DMS 6
			return nDRDY_DMS6_GPIO_Port;
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <port_drdy_from_id+0x74>)
 8001842:	e006      	b.n	8001852 <port_drdy_from_id+0x62>
		case 6: //PT 1
			return nDRDY_PT1_GPIO_Port;
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <port_drdy_from_id+0x78>)
 8001846:	e004      	b.n	8001852 <port_drdy_from_id+0x62>
		case 7: //PT 2
			return nDRDY_PT2_GPIO_Port;
 8001848:	4b07      	ldr	r3, [pc, #28]	; (8001868 <port_drdy_from_id+0x78>)
 800184a:	e002      	b.n	8001852 <port_drdy_from_id+0x62>
		case 8: //PT 3
			return nDRDY_PT3_GPIO_Port;
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <port_drdy_from_id+0x78>)
 800184e:	e000      	b.n	8001852 <port_drdy_from_id+0x62>
		default: //DMS 1
			return nDRDY_DMS1_GPIO_Port;
 8001850:	4b03      	ldr	r3, [pc, #12]	; (8001860 <port_drdy_from_id+0x70>)
	}
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40021800 	.word	0x40021800
 8001864:	40020000 	.word	0x40020000
 8001868:	40022400 	.word	0x40022400

0800186c <get_hspi_from_id>:

//
SPI_HandleTypeDef *get_hspi_from_id(int8_t id){
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
	switch(id){
 8001876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187a:	2b08      	cmp	r3, #8
 800187c:	d826      	bhi.n	80018cc <get_hspi_from_id+0x60>
 800187e:	a201      	add	r2, pc, #4	; (adr r2, 8001884 <get_hspi_from_id+0x18>)
 8001880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001884:	080018a9 	.word	0x080018a9
 8001888:	080018ad 	.word	0x080018ad
 800188c:	080018b1 	.word	0x080018b1
 8001890:	080018b5 	.word	0x080018b5
 8001894:	080018b9 	.word	0x080018b9
 8001898:	080018bd 	.word	0x080018bd
 800189c:	080018c1 	.word	0x080018c1
 80018a0:	080018c5 	.word	0x080018c5
 80018a4:	080018c9 	.word	0x080018c9
		case 0: //DMS 1
			return &hspi4;
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <get_hspi_from_id+0x70>)
 80018aa:	e010      	b.n	80018ce <get_hspi_from_id+0x62>
		case 1: //DMS 2
			return &hspi4;
 80018ac:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <get_hspi_from_id+0x70>)
 80018ae:	e00e      	b.n	80018ce <get_hspi_from_id+0x62>
		case 2: //DMS 3
			return &hspi4;
 80018b0:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <get_hspi_from_id+0x70>)
 80018b2:	e00c      	b.n	80018ce <get_hspi_from_id+0x62>
		case 3: //DMS 4
			return &hspi4;
 80018b4:	4b09      	ldr	r3, [pc, #36]	; (80018dc <get_hspi_from_id+0x70>)
 80018b6:	e00a      	b.n	80018ce <get_hspi_from_id+0x62>
		case 4: //DMS 5
			return &hspi4;
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <get_hspi_from_id+0x70>)
 80018ba:	e008      	b.n	80018ce <get_hspi_from_id+0x62>
		case 5: //DMS 6
			return &hspi4;
 80018bc:	4b07      	ldr	r3, [pc, #28]	; (80018dc <get_hspi_from_id+0x70>)
 80018be:	e006      	b.n	80018ce <get_hspi_from_id+0x62>
		case 6: //PT 1
			return &hspi3;
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <get_hspi_from_id+0x74>)
 80018c2:	e004      	b.n	80018ce <get_hspi_from_id+0x62>
		case 7: //PT 2
			return &hspi3;
 80018c4:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <get_hspi_from_id+0x74>)
 80018c6:	e002      	b.n	80018ce <get_hspi_from_id+0x62>
		case 8: //PT 3
			return &hspi3;
 80018c8:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <get_hspi_from_id+0x74>)
 80018ca:	e000      	b.n	80018ce <get_hspi_from_id+0x62>
		default: //DMS 1
			return &hspi4;
 80018cc:	4b03      	ldr	r3, [pc, #12]	; (80018dc <get_hspi_from_id+0x70>)
	}
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	20000250 	.word	0x20000250
 80018e0:	200001ec 	.word	0x200001ec

080018e4 <wr_cmd>:



//
int wr_cmd(int8_t id, uint8_t cmd){
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	460a      	mov	r2, r1
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	4613      	mov	r3, r2
 80018f2:	71bb      	strb	r3, [r7, #6]
	int8_t status = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	73fb      	strb	r3, [r7, #15]
	//status+= cs_enable(id);
	status+= wr_spi(id, cmd);
 80018f8:	79ba      	ldrb	r2, [r7, #6]
 80018fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fe:	4611      	mov	r1, r2
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fced 	bl	80012e0 <wr_spi>
 8001906:	4603      	mov	r3, r0
 8001908:	b2da      	uxtb	r2, r3
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	4413      	add	r3, r2
 800190e:	b2db      	uxtb	r3, r3
 8001910:	73fb      	strb	r3, [r7, #15]
	if(cmd == CMD_SYNC)
 8001912:	79bb      	ldrb	r3, [r7, #6]
 8001914:	2b04      	cmp	r3, #4
 8001916:	d10c      	bne.n	8001932 <wr_cmd+0x4e>
	{
		status+= wr_spi(id, cmd);
 8001918:	79ba      	ldrb	r2, [r7, #6]
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	4611      	mov	r1, r2
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fcdd 	bl	80012e0 <wr_spi>
 8001926:	4603      	mov	r3, r0
 8001928:	b2da      	uxtb	r2, r3
 800192a:	7bfb      	ldrb	r3, [r7, #15]
 800192c:	4413      	add	r3, r2
 800192e:	b2db      	uxtb	r3, r3
 8001930:	73fb      	strb	r3, [r7, #15]
    }
	//status+= cs_disable(id);
	if(cmd == CMD_RESET)
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	2b06      	cmp	r3, #6
 8001936:	d103      	bne.n	8001940 <wr_cmd+0x5c>
	{
		HAL_Delay(1); //1ms
 8001938:	2001      	movs	r0, #1
 800193a:	f000 fe1d 	bl	8002578 <HAL_Delay>
 800193e:	e00c      	b.n	800195a <wr_cmd+0x76>
	}
	else if(cmd == CMD_SELFOCAL)
 8001940:	79bb      	ldrb	r3, [r7, #6]
 8001942:	2b62      	cmp	r3, #98	; 0x62
 8001944:	d103      	bne.n	800194e <wr_cmd+0x6a>
	{
		HAL_Delay(10); //10ms
 8001946:	200a      	movs	r0, #10
 8001948:	f000 fe16 	bl	8002578 <HAL_Delay>
 800194c:	e005      	b.n	800195a <wr_cmd+0x76>
	}
	else if(cmd == CMD_SDATAC)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b16      	cmp	r3, #22
 8001952:	d102      	bne.n	800195a <wr_cmd+0x76>
	{
		HAL_Delay(1); //1ms
 8001954:	2001      	movs	r0, #1
 8001956:	f000 fe0f 	bl	8002578 <HAL_Delay>
	}
	return 0;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <wr_reg>:

int wr_reg(int8_t id, uint8_t reg, uint8_t data){
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	71fb      	strb	r3, [r7, #7]
 800196e:	460b      	mov	r3, r1
 8001970:	71bb      	strb	r3, [r7, #6]
 8001972:	4613      	mov	r3, r2
 8001974:	717b      	strb	r3, [r7, #5]
	int8_t status = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	73fb      	strb	r3, [r7, #15]
	status += wr_spi(id, CMD_WREG | reg);
 800197a:	79bb      	ldrb	r3, [r7, #6]
 800197c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001980:	b2da      	uxtb	r2, r3
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	4611      	mov	r1, r2
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fca9 	bl	80012e0 <wr_spi>
 800198e:	4603      	mov	r3, r0
 8001990:	b2da      	uxtb	r2, r3
 8001992:	7bfb      	ldrb	r3, [r7, #15]
 8001994:	4413      	add	r3, r2
 8001996:	b2db      	uxtb	r3, r3
 8001998:	73fb      	strb	r3, [r7, #15]
	status += wr_spi(id, 0);
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	2100      	movs	r1, #0
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fc9d 	bl	80012e0 <wr_spi>
 80019a6:	4603      	mov	r3, r0
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	4413      	add	r3, r2
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	73fb      	strb	r3, [r7, #15]
	status += wr_spi(id, data);
 80019b2:	797a      	ldrb	r2, [r7, #5]
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	4611      	mov	r1, r2
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fc90 	bl	80012e0 <wr_spi>
 80019c0:	4603      	mov	r3, r0
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	4413      	add	r3, r2
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	73fb      	strb	r3, [r7, #15]
	return 0;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <write_EXP>:
	data = rd_spi(id);
	//status += cs_disable(id);
	return data;
}

int write_EXP(uint8_t *dout){
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart8, &dout, sizeof(dout), HAL_MAX_DELAY);
 80019e0:	1d39      	adds	r1, r7, #4
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	2204      	movs	r2, #4
 80019e8:	4803      	ldr	r0, [pc, #12]	; (80019f8 <write_EXP+0x20>)
 80019ea:	f004 fd2b 	bl	8006444 <HAL_UART_Transmit>
	return 0;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000334 	.word	0x20000334

080019fc <write_DAPI>:

int write_DAPI(uint8_t *dout){
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, &dout, sizeof(dout), HAL_MAX_DELAY);
 8001a04:	1d39      	adds	r1, r7, #4
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	4803      	ldr	r0, [pc, #12]	; (8001a1c <write_DAPI+0x20>)
 8001a0e:	f004 fd19 	bl	8006444 <HAL_UART_Transmit>
	return 0;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	200003b4 	.word	0x200003b4

08001a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi5;
SPI_HandleTypeDef hspi6;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001a48:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a4a:	4a1c      	ldr	r2, [pc, #112]	; (8001abc <MX_SPI2_Init+0x78>)
 8001a4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a4e:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a5c:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a5e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a62:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a64:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a6a:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a76:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a92:	2207      	movs	r2, #7
 8001a94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001a9e:	2208      	movs	r2, #8
 8001aa0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001aa2:	4805      	ldr	r0, [pc, #20]	; (8001ab8 <MX_SPI2_Init+0x74>)
 8001aa4:	f003 fb16 	bl	80050d4 <HAL_SPI_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001aae:	f7ff ffb7 	bl	8001a20 <Error_Handler>
  }

}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	200000c0 	.word	0x200000c0
 8001abc:	40003800 	.word	0x40003800

08001ac0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8001ac4:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001ac6:	4a1c      	ldr	r2, [pc, #112]	; (8001b38 <MX_SPI3_Init+0x78>)
 8001ac8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001acc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ad0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001ad2:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ad8:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001ada:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ade:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ae0:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ae6:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001af2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b00:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b06:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001b0e:	2207      	movs	r2, #7
 8001b10:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b12:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b18:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001b1e:	4805      	ldr	r0, [pc, #20]	; (8001b34 <MX_SPI3_Init+0x74>)
 8001b20:	f003 fad8 	bl	80050d4 <HAL_SPI_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001b2a:	f7ff ff79 	bl	8001a20 <Error_Handler>
  }

}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200001ec 	.word	0x200001ec
 8001b38:	40003c00 	.word	0x40003c00

08001b3c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8001b40:	4b1b      	ldr	r3, [pc, #108]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b42:	4a1c      	ldr	r2, [pc, #112]	; (8001bb4 <MX_SPI4_Init+0x78>)
 8001b44:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001b46:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b4c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001b4e:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b54:	4b16      	ldr	r3, [pc, #88]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b56:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b5a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b5c:	4b14      	ldr	r3, [pc, #80]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b62:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b6e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b70:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b76:	4b0e      	ldr	r3, [pc, #56]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b82:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001b88:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b8a:	2207      	movs	r2, #7
 8001b8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b8e:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b94:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001b9a:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <MX_SPI4_Init+0x74>)
 8001b9c:	f003 fa9a 	bl	80050d4 <HAL_SPI_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001ba6:	f7ff ff3b 	bl	8001a20 <Error_Handler>
  }

}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000250 	.word	0x20000250
 8001bb4:	40013400 	.word	0x40013400

08001bb8 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bbe:	4a1c      	ldr	r2, [pc, #112]	; (8001c30 <MX_SPI5_Init+0x78>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bc4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bc8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001bca:	4b18      	ldr	r3, [pc, #96]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 8001bd0:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bd2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001bd6:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd8:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bde:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001be4:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001be6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bea:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001c04:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001c06:	2207      	movs	r2, #7
 8001c08:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c0a:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001c12:	2208      	movs	r2, #8
 8001c14:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <MX_SPI5_Init+0x74>)
 8001c18:	f003 fa5c 	bl	80050d4 <HAL_SPI_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8001c22:	f7ff fefd 	bl	8001a20 <Error_Handler>
  }

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000124 	.word	0x20000124
 8001c30:	40015000 	.word	0x40015000

08001c34 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0

  hspi6.Instance = SPI6;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c3a:	4a1c      	ldr	r2, [pc, #112]	; (8001cac <MX_SPI6_Init+0x78>)
 8001c3c:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c44:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8001c46:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c4c:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c4e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001c52:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c54:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c5a:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c66:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 7;
 8001c80:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c82:	2207      	movs	r2, #7
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi6.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c86:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c8e:	2208      	movs	r2, #8
 8001c90:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_SPI6_Init+0x74>)
 8001c94:	f003 fa1e 	bl	80050d4 <HAL_SPI_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_SPI6_Init+0x6e>
  {
    Error_Handler();
 8001c9e:	f7ff febf 	bl	8001a20 <Error_Handler>
  }

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000188 	.word	0x20000188
 8001cac:	40015400 	.word	0x40015400

08001cb0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b092      	sub	sp, #72	; 0x48
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a8e      	ldr	r2, [pc, #568]	; (8001f08 <HAL_SPI_MspInit+0x258>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d131      	bne.n	8001d36 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001cd2:	4b8e      	ldr	r3, [pc, #568]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	4a8d      	ldr	r2, [pc, #564]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cde:	4b8b      	ldr	r3, [pc, #556]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce6:	633b      	str	r3, [r7, #48]	; 0x30
 8001ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	4b88      	ldr	r3, [pc, #544]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	4a87      	ldr	r2, [pc, #540]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001cf0:	f043 0302 	orr.w	r3, r3, #2
 8001cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf6:	4b85      	ldr	r3, [pc, #532]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d02:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001d06:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d10:	2303      	movs	r3, #3
 8001d12:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d14:	2305      	movs	r3, #5
 8001d16:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	487c      	ldr	r0, [pc, #496]	; (8001f10 <HAL_SPI_MspInit+0x260>)
 8001d20:	f000 fefe 	bl	8002b20 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 6, 0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2106      	movs	r1, #6
 8001d28:	2024      	movs	r0, #36	; 0x24
 8001d2a:	f000 fd37 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001d2e:	2024      	movs	r0, #36	; 0x24
 8001d30:	f000 fd60 	bl	80027f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8001d34:	e0e4      	b.n	8001f00 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI3)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a76      	ldr	r2, [pc, #472]	; (8001f14 <HAL_SPI_MspInit+0x264>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d145      	bne.n	8001dcc <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d40:	4b72      	ldr	r3, [pc, #456]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d44:	4a71      	ldr	r2, [pc, #452]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d4a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4c:	4b6f      	ldr	r3, [pc, #444]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d54:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d58:	4b6c      	ldr	r3, [pc, #432]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5c:	4a6b      	ldr	r2, [pc, #428]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d5e:	f043 0302 	orr.w	r3, r3, #2
 8001d62:	6313      	str	r3, [r2, #48]	; 0x30
 8001d64:	4b69      	ldr	r3, [pc, #420]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d70:	4b66      	ldr	r3, [pc, #408]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	4a65      	ldr	r2, [pc, #404]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d76:	f043 0304 	orr.w	r3, r3, #4
 8001d7a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7c:	4b63      	ldr	r3, [pc, #396]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	623b      	str	r3, [r7, #32]
 8001d86:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d88:	2304      	movs	r3, #4
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001d98:	2307      	movs	r3, #7
 8001d9a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001da0:	4619      	mov	r1, r3
 8001da2:	485b      	ldr	r0, [pc, #364]	; (8001f10 <HAL_SPI_MspInit+0x260>)
 8001da4:	f000 febc 	bl	8002b20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001da8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001dac:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dae:	2302      	movs	r3, #2
 8001db0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dba:	2306      	movs	r3, #6
 8001dbc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dbe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4854      	ldr	r0, [pc, #336]	; (8001f18 <HAL_SPI_MspInit+0x268>)
 8001dc6:	f000 feab 	bl	8002b20 <HAL_GPIO_Init>
}
 8001dca:	e099      	b.n	8001f00 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI4)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a52      	ldr	r2, [pc, #328]	; (8001f1c <HAL_SPI_MspInit+0x26c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d130      	bne.n	8001e38 <HAL_SPI_MspInit+0x188>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001dd6:	4b4d      	ldr	r3, [pc, #308]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	4a4c      	ldr	r2, [pc, #304]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001ddc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001de0:	6453      	str	r3, [r2, #68]	; 0x44
 8001de2:	4b4a      	ldr	r3, [pc, #296]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dea:	61fb      	str	r3, [r7, #28]
 8001dec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dee:	4b47      	ldr	r3, [pc, #284]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	4a46      	ldr	r2, [pc, #280]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001df4:	f043 0310 	orr.w	r3, r3, #16
 8001df8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfa:	4b44      	ldr	r3, [pc, #272]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	61bb      	str	r3, [r7, #24]
 8001e04:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001e06:	2364      	movs	r3, #100	; 0x64
 8001e08:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e12:	2303      	movs	r3, #3
 8001e14:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001e16:	2305      	movs	r3, #5
 8001e18:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e1a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e1e:	4619      	mov	r1, r3
 8001e20:	483f      	ldr	r0, [pc, #252]	; (8001f20 <HAL_SPI_MspInit+0x270>)
 8001e22:	f000 fe7d 	bl	8002b20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI4_IRQn, 6, 0);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2106      	movs	r1, #6
 8001e2a:	2054      	movs	r0, #84	; 0x54
 8001e2c:	f000 fcb6 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001e30:	2054      	movs	r0, #84	; 0x54
 8001e32:	f000 fcdf 	bl	80027f4 <HAL_NVIC_EnableIRQ>
}
 8001e36:	e063      	b.n	8001f00 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI5)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a39      	ldr	r2, [pc, #228]	; (8001f24 <HAL_SPI_MspInit+0x274>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d129      	bne.n	8001e96 <HAL_SPI_MspInit+0x1e6>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001e42:	4b32      	ldr	r3, [pc, #200]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	4a31      	ldr	r2, [pc, #196]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001e48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e5a:	4b2c      	ldr	r3, [pc, #176]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4a2b      	ldr	r2, [pc, #172]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001e60:	f043 0320 	orr.w	r3, r3, #32
 8001e64:	6313      	str	r3, [r2, #48]	; 0x30
 8001e66:	4b29      	ldr	r3, [pc, #164]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	f003 0320 	and.w	r3, r3, #32
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001e72:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001e76:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001e84:	2305      	movs	r3, #5
 8001e86:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e88:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4826      	ldr	r0, [pc, #152]	; (8001f28 <HAL_SPI_MspInit+0x278>)
 8001e90:	f000 fe46 	bl	8002b20 <HAL_GPIO_Init>
}
 8001e94:	e034      	b.n	8001f00 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI6)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <HAL_SPI_MspInit+0x27c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d12f      	bne.n	8001f00 <HAL_SPI_MspInit+0x250>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea4:	4a19      	ldr	r2, [pc, #100]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001ea6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001eaa:	6453      	str	r3, [r2, #68]	; 0x44
 8001eac:	4b17      	ldr	r3, [pc, #92]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebc:	4a13      	ldr	r2, [pc, #76]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec4:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <HAL_SPI_MspInit+0x25c>)
 8001ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ed0:	23e0      	movs	r3, #224	; 0xe0
 8001ed2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4811      	ldr	r0, [pc, #68]	; (8001f30 <HAL_SPI_MspInit+0x280>)
 8001eec:	f000 fe18 	bl	8002b20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI6_IRQn, 6, 0);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2106      	movs	r1, #6
 8001ef4:	2056      	movs	r0, #86	; 0x56
 8001ef6:	f000 fc51 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 8001efa:	2056      	movs	r0, #86	; 0x56
 8001efc:	f000 fc7a 	bl	80027f4 <HAL_NVIC_EnableIRQ>
}
 8001f00:	bf00      	nop
 8001f02:	3748      	adds	r7, #72	; 0x48
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40003800 	.word	0x40003800
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020400 	.word	0x40020400
 8001f14:	40003c00 	.word	0x40003c00
 8001f18:	40020800 	.word	0x40020800
 8001f1c:	40013400 	.word	0x40013400
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40015000 	.word	0x40015000
 8001f28:	40021400 	.word	0x40021400
 8001f2c:	40015400 	.word	0x40015400
 8001f30:	40020000 	.word	0x40020000

08001f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <HAL_MspInit+0x44>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	4a0e      	ldr	r2, [pc, #56]	; (8001f78 <HAL_MspInit+0x44>)
 8001f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f44:	6413      	str	r3, [r2, #64]	; 0x40
 8001f46:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <HAL_MspInit+0x44>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <HAL_MspInit+0x44>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	4a08      	ldr	r2, [pc, #32]	; (8001f78 <HAL_MspInit+0x44>)
 8001f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f5e:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <HAL_MspInit+0x44>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40023800 	.word	0x40023800

08001f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f8e:	e7fe      	b.n	8001f8e <HardFault_Handler+0x4>

08001f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <MemManage_Handler+0x4>

08001f96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f96:	b480      	push	{r7}
 8001f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f9a:	e7fe      	b.n	8001f9a <BusFault_Handler+0x4>

08001f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa0:	e7fe      	b.n	8001fa0 <UsageFault_Handler+0x4>

08001fa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001fd0:	2010      	movs	r0, #16
 8001fd2:	f001 f9a1 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001fde:	2020      	movs	r0, #32
 8001fe0:	f001 f99a 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001fe4:	2040      	movs	r0, #64	; 0x40
 8001fe6:	f001 f997 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001fea:	2080      	movs	r0, #128	; 0x80
 8001fec:	f001 f994 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001ff0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001ff4:	f001 f990 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001ff8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ffc:	f001 f98c 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}

08002004 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002008:	4802      	ldr	r0, [pc, #8]	; (8002014 <SPI2_IRQHandler+0x10>)
 800200a:	f003 fec7 	bl	8005d9c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200000c0 	.word	0x200000c0

08002018 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800201c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002020:	f001 f97a 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002024:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002028:	f001 f976 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800202c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002030:	f001 f972 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002034:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002038:	f001 f96e 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800203c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002040:	f001 f96a 	bl	8003318 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}

08002048 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800204c:	4802      	ldr	r0, [pc, #8]	; (8002058 <UART4_IRQHandler+0x10>)
 800204e:	f004 fb57 	bl	8006700 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	200003b4 	.word	0x200003b4

0800205c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002060:	4802      	ldr	r0, [pc, #8]	; (800206c <UART5_IRQHandler+0x10>)
 8002062:	f004 fb4d 	bl	8006700 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	200002b4 	.word	0x200002b4

08002070 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8002074:	4802      	ldr	r0, [pc, #8]	; (8002080 <UART8_IRQHandler+0x10>)
 8002076:	f004 fb43 	bl	8006700 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000334 	.word	0x20000334

08002084 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002088:	4802      	ldr	r0, [pc, #8]	; (8002094 <SPI4_IRQHandler+0x10>)
 800208a:	f003 fe87 	bl	8005d9c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000250 	.word	0x20000250

08002098 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 800209c:	4802      	ldr	r0, [pc, #8]	; (80020a8 <SPI6_IRQHandler+0x10>)
 800209e:	f003 fe7d 	bl	8005d9c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000188 	.word	0x20000188

080020ac <SysTick_Handler>:

/* USER CODE BEGIN 1 */
void SysTick_Handler(void) {
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80020b0:	f000 fa42 	bl	8002538 <HAL_IncTick>
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c0:	4a14      	ldr	r2, [pc, #80]	; (8002114 <_sbrk+0x5c>)
 80020c2:	4b15      	ldr	r3, [pc, #84]	; (8002118 <_sbrk+0x60>)
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020cc:	4b13      	ldr	r3, [pc, #76]	; (800211c <_sbrk+0x64>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d102      	bne.n	80020da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <_sbrk+0x64>)
 80020d6:	4a12      	ldr	r2, [pc, #72]	; (8002120 <_sbrk+0x68>)
 80020d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020da:	4b10      	ldr	r3, [pc, #64]	; (800211c <_sbrk+0x64>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d207      	bcs.n	80020f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020e8:	f005 fa0e 	bl	8007508 <__errno>
 80020ec:	4602      	mov	r2, r0
 80020ee:	230c      	movs	r3, #12
 80020f0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80020f2:	f04f 33ff 	mov.w	r3, #4294967295
 80020f6:	e009      	b.n	800210c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020f8:	4b08      	ldr	r3, [pc, #32]	; (800211c <_sbrk+0x64>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020fe:	4b07      	ldr	r3, [pc, #28]	; (800211c <_sbrk+0x64>)
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4413      	add	r3, r2
 8002106:	4a05      	ldr	r2, [pc, #20]	; (800211c <_sbrk+0x64>)
 8002108:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800210a:	68fb      	ldr	r3, [r7, #12]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20080000 	.word	0x20080000
 8002118:	00000400 	.word	0x00000400
 800211c:	20000090 	.word	0x20000090
 8002120:	20000440 	.word	0x20000440

08002124 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <SystemInit+0x28>)
 800212a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800212e:	4a07      	ldr	r2, [pc, #28]	; (800214c <SystemInit+0x28>)
 8002130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002134:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <SystemInit+0x28>)
 800213a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800213e:	609a      	str	r2, [r3, #8]
#endif
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart8;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8002154:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <MX_UART4_Init+0x58>)
 8002156:	4a15      	ldr	r2, [pc, #84]	; (80021ac <MX_UART4_Init+0x5c>)
 8002158:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800215a:	4b13      	ldr	r3, [pc, #76]	; (80021a8 <MX_UART4_Init+0x58>)
 800215c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002160:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002162:	4b11      	ldr	r3, [pc, #68]	; (80021a8 <MX_UART4_Init+0x58>)
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002168:	4b0f      	ldr	r3, [pc, #60]	; (80021a8 <MX_UART4_Init+0x58>)
 800216a:	2200      	movs	r2, #0
 800216c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800216e:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <MX_UART4_Init+0x58>)
 8002170:	2200      	movs	r2, #0
 8002172:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002174:	4b0c      	ldr	r3, [pc, #48]	; (80021a8 <MX_UART4_Init+0x58>)
 8002176:	220c      	movs	r2, #12
 8002178:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800217a:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <MX_UART4_Init+0x58>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002180:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <MX_UART4_Init+0x58>)
 8002182:	2200      	movs	r2, #0
 8002184:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002186:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <MX_UART4_Init+0x58>)
 8002188:	2200      	movs	r2, #0
 800218a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <MX_UART4_Init+0x58>)
 800218e:	2200      	movs	r2, #0
 8002190:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002192:	4805      	ldr	r0, [pc, #20]	; (80021a8 <MX_UART4_Init+0x58>)
 8002194:	f004 f896 	bl	80062c4 <HAL_UART_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800219e:	f7ff fc3f 	bl	8001a20 <Error_Handler>
  }

}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	200003b4 	.word	0x200003b4
 80021ac:	40004c00 	.word	0x40004c00

080021b0 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 80021b4:	4b14      	ldr	r3, [pc, #80]	; (8002208 <MX_UART5_Init+0x58>)
 80021b6:	4a15      	ldr	r2, [pc, #84]	; (800220c <MX_UART5_Init+0x5c>)
 80021b8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80021ba:	4b13      	ldr	r3, [pc, #76]	; (8002208 <MX_UART5_Init+0x58>)
 80021bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021c0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80021c2:	4b11      	ldr	r3, [pc, #68]	; (8002208 <MX_UART5_Init+0x58>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80021c8:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <MX_UART5_Init+0x58>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80021ce:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <MX_UART5_Init+0x58>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80021d4:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <MX_UART5_Init+0x58>)
 80021d6:	220c      	movs	r2, #12
 80021d8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021da:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <MX_UART5_Init+0x58>)
 80021dc:	2200      	movs	r2, #0
 80021de:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e0:	4b09      	ldr	r3, [pc, #36]	; (8002208 <MX_UART5_Init+0x58>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021e6:	4b08      	ldr	r3, [pc, #32]	; (8002208 <MX_UART5_Init+0x58>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021ec:	4b06      	ldr	r3, [pc, #24]	; (8002208 <MX_UART5_Init+0x58>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80021f2:	4805      	ldr	r0, [pc, #20]	; (8002208 <MX_UART5_Init+0x58>)
 80021f4:	f004 f866 	bl	80062c4 <HAL_UART_Init>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 80021fe:	f7ff fc0f 	bl	8001a20 <Error_Handler>
  }

}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200002b4 	.word	0x200002b4
 800220c:	40005000 	.word	0x40005000

08002210 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
 8002214:	4b14      	ldr	r3, [pc, #80]	; (8002268 <MX_UART8_Init+0x58>)
 8002216:	4a15      	ldr	r2, [pc, #84]	; (800226c <MX_UART8_Init+0x5c>)
 8002218:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 30000;
 800221a:	4b13      	ldr	r3, [pc, #76]	; (8002268 <MX_UART8_Init+0x58>)
 800221c:	f247 5230 	movw	r2, #30000	; 0x7530
 8002220:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002222:	4b11      	ldr	r3, [pc, #68]	; (8002268 <MX_UART8_Init+0x58>)
 8002224:	2200      	movs	r2, #0
 8002226:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002228:	4b0f      	ldr	r3, [pc, #60]	; (8002268 <MX_UART8_Init+0x58>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800222e:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <MX_UART8_Init+0x58>)
 8002230:	2200      	movs	r2, #0
 8002232:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002234:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <MX_UART8_Init+0x58>)
 8002236:	220c      	movs	r2, #12
 8002238:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <MX_UART8_Init+0x58>)
 800223c:	2200      	movs	r2, #0
 800223e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002240:	4b09      	ldr	r3, [pc, #36]	; (8002268 <MX_UART8_Init+0x58>)
 8002242:	2200      	movs	r2, #0
 8002244:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <MX_UART8_Init+0x58>)
 8002248:	2200      	movs	r2, #0
 800224a:	621a      	str	r2, [r3, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <MX_UART8_Init+0x58>)
 800224e:	2200      	movs	r2, #0
 8002250:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002252:	4805      	ldr	r0, [pc, #20]	; (8002268 <MX_UART8_Init+0x58>)
 8002254:	f004 f836 	bl	80062c4 <HAL_UART_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_UART8_Init+0x52>
  {
    Error_Handler();
 800225e:	f7ff fbdf 	bl	8001a20 <Error_Handler>
  }

}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000334 	.word	0x20000334
 800226c:	40007c00 	.word	0x40007c00

08002270 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b090      	sub	sp, #64	; 0x40
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a6e      	ldr	r2, [pc, #440]	; (8002448 <HAL_UART_MspInit+0x1d8>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d14d      	bne.n	800232e <HAL_UART_MspInit+0xbe>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002292:	4b6e      	ldr	r3, [pc, #440]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	4a6d      	ldr	r2, [pc, #436]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002298:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800229c:	6413      	str	r3, [r2, #64]	; 0x40
 800229e:	4b6b      	ldr	r3, [pc, #428]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80022a8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80022aa:	4b68      	ldr	r3, [pc, #416]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a67      	ldr	r2, [pc, #412]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b65      	ldr	r3, [pc, #404]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
 80022c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c2:	4b62      	ldr	r3, [pc, #392]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	4a61      	ldr	r2, [pc, #388]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6313      	str	r3, [r2, #48]	; 0x30
 80022ce:	4b5f      	ldr	r3, [pc, #380]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	623b      	str	r3, [r7, #32]
 80022d8:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PA0/WKUP     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = DAPI_RX_Pin;
 80022da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e0:	2302      	movs	r3, #2
 80022e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e8:	2303      	movs	r3, #3
 80022ea:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80022ec:	2308      	movs	r3, #8
 80022ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(DAPI_RX_GPIO_Port, &GPIO_InitStruct);
 80022f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022f4:	4619      	mov	r1, r3
 80022f6:	4856      	ldr	r0, [pc, #344]	; (8002450 <HAL_UART_MspInit+0x1e0>)
 80022f8:	f000 fc12 	bl	8002b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DAPI_TX_Pin;
 80022fc:	2301      	movs	r3, #1
 80022fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002308:	2303      	movs	r3, #3
 800230a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800230c:	2308      	movs	r3, #8
 800230e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(DAPI_TX_GPIO_Port, &GPIO_InitStruct);
 8002310:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002314:	4619      	mov	r1, r3
 8002316:	484f      	ldr	r0, [pc, #316]	; (8002454 <HAL_UART_MspInit+0x1e4>)
 8002318:	f000 fc02 	bl	8002b20 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 800231c:	2200      	movs	r2, #0
 800231e:	2106      	movs	r1, #6
 8002320:	2034      	movs	r0, #52	; 0x34
 8002322:	f000 fa3b 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002326:	2034      	movs	r0, #52	; 0x34
 8002328:	f000 fa64 	bl	80027f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
}
 800232c:	e087      	b.n	800243e <HAL_UART_MspInit+0x1ce>
  else if(uartHandle->Instance==UART5)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a49      	ldr	r2, [pc, #292]	; (8002458 <HAL_UART_MspInit+0x1e8>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d14d      	bne.n	80023d4 <HAL_UART_MspInit+0x164>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002338:	4b44      	ldr	r3, [pc, #272]	; (800244c <HAL_UART_MspInit+0x1dc>)
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	4a43      	ldr	r2, [pc, #268]	; (800244c <HAL_UART_MspInit+0x1dc>)
 800233e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002342:	6413      	str	r3, [r2, #64]	; 0x40
 8002344:	4b41      	ldr	r3, [pc, #260]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800234c:	61fb      	str	r3, [r7, #28]
 800234e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002350:	4b3e      	ldr	r3, [pc, #248]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	4a3d      	ldr	r2, [pc, #244]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002356:	f043 0304 	orr.w	r3, r3, #4
 800235a:	6313      	str	r3, [r2, #48]	; 0x30
 800235c:	4b3b      	ldr	r3, [pc, #236]	; (800244c <HAL_UART_MspInit+0x1dc>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	61bb      	str	r3, [r7, #24]
 8002366:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002368:	4b38      	ldr	r3, [pc, #224]	; (800244c <HAL_UART_MspInit+0x1dc>)
 800236a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236c:	4a37      	ldr	r2, [pc, #220]	; (800244c <HAL_UART_MspInit+0x1dc>)
 800236e:	f043 0308 	orr.w	r3, r3, #8
 8002372:	6313      	str	r3, [r2, #48]	; 0x30
 8002374:	4b35      	ldr	r3, [pc, #212]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = INTERSPU_TX_Pin;
 8002380:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002384:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002386:	2302      	movs	r3, #2
 8002388:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800238e:	2303      	movs	r3, #3
 8002390:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002392:	2308      	movs	r3, #8
 8002394:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(INTERSPU_TX_GPIO_Port, &GPIO_InitStruct);
 8002396:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800239a:	4619      	mov	r1, r3
 800239c:	482f      	ldr	r0, [pc, #188]	; (800245c <HAL_UART_MspInit+0x1ec>)
 800239e:	f000 fbbf 	bl	8002b20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INTERSPU_RX_Pin;
 80023a2:	2304      	movs	r3, #4
 80023a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a6:	2302      	movs	r3, #2
 80023a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ae:	2303      	movs	r3, #3
 80023b0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023b2:	2308      	movs	r3, #8
 80023b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(INTERSPU_RX_GPIO_Port, &GPIO_InitStruct);
 80023b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ba:	4619      	mov	r1, r3
 80023bc:	4828      	ldr	r0, [pc, #160]	; (8002460 <HAL_UART_MspInit+0x1f0>)
 80023be:	f000 fbaf 	bl	8002b20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 6, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2106      	movs	r1, #6
 80023c6:	2035      	movs	r0, #53	; 0x35
 80023c8:	f000 f9e8 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80023cc:	2035      	movs	r0, #53	; 0x35
 80023ce:	f000 fa11 	bl	80027f4 <HAL_NVIC_EnableIRQ>
}
 80023d2:	e034      	b.n	800243e <HAL_UART_MspInit+0x1ce>
  else if(uartHandle->Instance==UART8)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a22      	ldr	r2, [pc, #136]	; (8002464 <HAL_UART_MspInit+0x1f4>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d12f      	bne.n	800243e <HAL_UART_MspInit+0x1ce>
    __HAL_RCC_UART8_CLK_ENABLE();
 80023de:	4b1b      	ldr	r3, [pc, #108]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	4a1a      	ldr	r2, [pc, #104]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80023e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80023e8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ea:	4b18      	ldr	r3, [pc, #96]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023f6:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fa:	4a14      	ldr	r2, [pc, #80]	; (800244c <HAL_UART_MspInit+0x1dc>)
 80023fc:	f043 0310 	orr.w	r3, r3, #16
 8002400:	6313      	str	r3, [r2, #48]	; 0x30
 8002402:	4b12      	ldr	r3, [pc, #72]	; (800244c <HAL_UART_MspInit+0x1dc>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = EXP_IN_Pin|EXP_OUT_Pin;
 800240e:	2303      	movs	r3, #3
 8002410:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002412:	2302      	movs	r3, #2
 8002414:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241a:	2303      	movs	r3, #3
 800241c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800241e:	2308      	movs	r3, #8
 8002420:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002422:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002426:	4619      	mov	r1, r3
 8002428:	480f      	ldr	r0, [pc, #60]	; (8002468 <HAL_UART_MspInit+0x1f8>)
 800242a:	f000 fb79 	bl	8002b20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 6, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2106      	movs	r1, #6
 8002432:	2053      	movs	r0, #83	; 0x53
 8002434:	f000 f9b2 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8002438:	2053      	movs	r0, #83	; 0x53
 800243a:	f000 f9db 	bl	80027f4 <HAL_NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3740      	adds	r7, #64	; 0x40
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40004c00 	.word	0x40004c00
 800244c:	40023800 	.word	0x40023800
 8002450:	40022000 	.word	0x40022000
 8002454:	40020000 	.word	0x40020000
 8002458:	40005000 	.word	0x40005000
 800245c:	40020800 	.word	0x40020800
 8002460:	40020c00 	.word	0x40020c00
 8002464:	40007c00 	.word	0x40007c00
 8002468:	40021000 	.word	0x40021000

0800246c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800246c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002470:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002472:	e003      	b.n	800247c <LoopCopyDataInit>

08002474 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002476:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002478:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800247a:	3104      	adds	r1, #4

0800247c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800247c:	480b      	ldr	r0, [pc, #44]	; (80024ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002480:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002482:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002484:	d3f6      	bcc.n	8002474 <CopyDataInit>
  ldr  r2, =_sbss
 8002486:	4a0b      	ldr	r2, [pc, #44]	; (80024b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002488:	e002      	b.n	8002490 <LoopFillZerobss>

0800248a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800248a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800248c:	f842 3b04 	str.w	r3, [r2], #4

08002490 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002490:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002492:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002494:	d3f9      	bcc.n	800248a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002496:	f7ff fe45 	bl	8002124 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800249a:	f005 f83b 	bl	8007514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249e:	f7fe fce3 	bl	8000e68 <main>
  bx  lr    
 80024a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024a4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80024a8:	08007fe8 	.word	0x08007fe8
  ldr  r0, =_sdata
 80024ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024b0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80024b4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80024b8:	2000043c 	.word	0x2000043c

080024bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024bc:	e7fe      	b.n	80024bc <ADC_IRQHandler>

080024be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024c2:	2003      	movs	r0, #3
 80024c4:	f000 f94a 	bl	800275c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c8:	2000      	movs	r0, #0
 80024ca:	f000 f805 	bl	80024d8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80024ce:	f7ff fd31 	bl	8001f34 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e0:	4b12      	ldr	r3, [pc, #72]	; (800252c <HAL_InitTick+0x54>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_InitTick+0x58>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f994 	bl	8002824 <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e00e      	b.n	8002524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b0f      	cmp	r3, #15
 800250a:	d80a      	bhi.n	8002522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800250c:	2200      	movs	r2, #0
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	f04f 30ff 	mov.w	r0, #4294967295
 8002514:	f000 f942 	bl	800279c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002518:	4a06      	ldr	r2, [pc, #24]	; (8002534 <HAL_InitTick+0x5c>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e000      	b.n	8002524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000000 	.word	0x20000000
 8002530:	20000008 	.word	0x20000008
 8002534:	20000004 	.word	0x20000004

08002538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <HAL_IncTick+0x20>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_IncTick+0x24>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4413      	add	r3, r2
 8002548:	4a04      	ldr	r2, [pc, #16]	; (800255c <HAL_IncTick+0x24>)
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000008 	.word	0x20000008
 800255c:	20000434 	.word	0x20000434

08002560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return uwTick;
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <HAL_GetTick+0x14>)
 8002566:	681b      	ldr	r3, [r3, #0]
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	20000434 	.word	0x20000434

08002578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002580:	f7ff ffee 	bl	8002560 <HAL_GetTick>
 8002584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002590:	d005      	beq.n	800259e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002592:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <HAL_Delay+0x40>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	461a      	mov	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4413      	add	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800259e:	bf00      	nop
 80025a0:	f7ff ffde 	bl	8002560 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d8f7      	bhi.n	80025a0 <HAL_Delay+0x28>
  {
  }
}
 80025b0:	bf00      	nop
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000008 	.word	0x20000008

080025bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <__NVIC_SetPriorityGrouping+0x40>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d8:	4013      	ands	r3, r2
 80025da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80025e4:	4b06      	ldr	r3, [pc, #24]	; (8002600 <__NVIC_SetPriorityGrouping+0x44>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x40>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00
 8002600:	05fa0000 	.word	0x05fa0000

08002604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002608:	4b04      	ldr	r3, [pc, #16]	; (800261c <__NVIC_GetPriorityGrouping+0x18>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	0a1b      	lsrs	r3, r3, #8
 800260e:	f003 0307 	and.w	r3, r3, #7
}
 8002612:	4618      	mov	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	2b00      	cmp	r3, #0
 8002630:	db0b      	blt.n	800264a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	f003 021f 	and.w	r2, r3, #31
 8002638:	4907      	ldr	r1, [pc, #28]	; (8002658 <__NVIC_EnableIRQ+0x38>)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	095b      	lsrs	r3, r3, #5
 8002640:	2001      	movs	r0, #1
 8002642:	fa00 f202 	lsl.w	r2, r0, r2
 8002646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000e100 	.word	0xe000e100

0800265c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	6039      	str	r1, [r7, #0]
 8002666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266c:	2b00      	cmp	r3, #0
 800266e:	db0a      	blt.n	8002686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	b2da      	uxtb	r2, r3
 8002674:	490c      	ldr	r1, [pc, #48]	; (80026a8 <__NVIC_SetPriority+0x4c>)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	0112      	lsls	r2, r2, #4
 800267c:	b2d2      	uxtb	r2, r2
 800267e:	440b      	add	r3, r1
 8002680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002684:	e00a      	b.n	800269c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	b2da      	uxtb	r2, r3
 800268a:	4908      	ldr	r1, [pc, #32]	; (80026ac <__NVIC_SetPriority+0x50>)
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	3b04      	subs	r3, #4
 8002694:	0112      	lsls	r2, r2, #4
 8002696:	b2d2      	uxtb	r2, r2
 8002698:	440b      	add	r3, r1
 800269a:	761a      	strb	r2, [r3, #24]
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	e000e100 	.word	0xe000e100
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b089      	sub	sp, #36	; 0x24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f1c3 0307 	rsb	r3, r3, #7
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	bf28      	it	cs
 80026ce:	2304      	movcs	r3, #4
 80026d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3304      	adds	r3, #4
 80026d6:	2b06      	cmp	r3, #6
 80026d8:	d902      	bls.n	80026e0 <NVIC_EncodePriority+0x30>
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	3b03      	subs	r3, #3
 80026de:	e000      	b.n	80026e2 <NVIC_EncodePriority+0x32>
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e4:	f04f 32ff 	mov.w	r2, #4294967295
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43da      	mvns	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	401a      	ands	r2, r3
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f8:	f04f 31ff 	mov.w	r1, #4294967295
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	43d9      	mvns	r1, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002708:	4313      	orrs	r3, r2
         );
}
 800270a:	4618      	mov	r0, r3
 800270c:	3724      	adds	r7, #36	; 0x24
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
	...

08002718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3b01      	subs	r3, #1
 8002724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002728:	d301      	bcc.n	800272e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800272a:	2301      	movs	r3, #1
 800272c:	e00f      	b.n	800274e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800272e:	4a0a      	ldr	r2, [pc, #40]	; (8002758 <SysTick_Config+0x40>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3b01      	subs	r3, #1
 8002734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002736:	210f      	movs	r1, #15
 8002738:	f04f 30ff 	mov.w	r0, #4294967295
 800273c:	f7ff ff8e 	bl	800265c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002740:	4b05      	ldr	r3, [pc, #20]	; (8002758 <SysTick_Config+0x40>)
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002746:	4b04      	ldr	r3, [pc, #16]	; (8002758 <SysTick_Config+0x40>)
 8002748:	2207      	movs	r2, #7
 800274a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	e000e010 	.word	0xe000e010

0800275c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b07      	cmp	r3, #7
 8002768:	d00f      	beq.n	800278a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b06      	cmp	r3, #6
 800276e:	d00c      	beq.n	800278a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b05      	cmp	r3, #5
 8002774:	d009      	beq.n	800278a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b04      	cmp	r3, #4
 800277a:	d006      	beq.n	800278a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b03      	cmp	r3, #3
 8002780:	d003      	beq.n	800278a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002782:	2192      	movs	r1, #146	; 0x92
 8002784:	4804      	ldr	r0, [pc, #16]	; (8002798 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002786:	f7ff f952 	bl	8001a2e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7ff ff16 	bl	80025bc <__NVIC_SetPriorityGrouping>
}
 8002790:	bf00      	nop
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	08007db8 	.word	0x08007db8

0800279c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
 80027a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d903      	bls.n	80027bc <HAL_NVIC_SetPriority+0x20>
 80027b4:	21aa      	movs	r1, #170	; 0xaa
 80027b6:	480e      	ldr	r0, [pc, #56]	; (80027f0 <HAL_NVIC_SetPriority+0x54>)
 80027b8:	f7ff f939 	bl	8001a2e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2b0f      	cmp	r3, #15
 80027c0:	d903      	bls.n	80027ca <HAL_NVIC_SetPriority+0x2e>
 80027c2:	21ab      	movs	r1, #171	; 0xab
 80027c4:	480a      	ldr	r0, [pc, #40]	; (80027f0 <HAL_NVIC_SetPriority+0x54>)
 80027c6:	f7ff f932 	bl	8001a2e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027ca:	f7ff ff1b 	bl	8002604 <__NVIC_GetPriorityGrouping>
 80027ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	68b9      	ldr	r1, [r7, #8]
 80027d4:	6978      	ldr	r0, [r7, #20]
 80027d6:	f7ff ff6b 	bl	80026b0 <NVIC_EncodePriority>
 80027da:	4602      	mov	r2, r0
 80027dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e0:	4611      	mov	r1, r2
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ff3a 	bl	800265c <__NVIC_SetPriority>
}
 80027e8:	bf00      	nop
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	08007db8 	.word	0x08007db8

080027f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	2b00      	cmp	r3, #0
 8002804:	da03      	bge.n	800280e <HAL_NVIC_EnableIRQ+0x1a>
 8002806:	21be      	movs	r1, #190	; 0xbe
 8002808:	4805      	ldr	r0, [pc, #20]	; (8002820 <HAL_NVIC_EnableIRQ+0x2c>)
 800280a:	f7ff f910 	bl	8001a2e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff ff04 	bl	8002620 <__NVIC_EnableIRQ>
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	08007db8 	.word	0x08007db8

08002824 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ff73 	bl	8002718 <SysTick_Config>
 8002832:	4603      	mov	r3, r0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0a5      	b.n	800299a <HAL_CRC_Init+0x15e>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a54      	ldr	r2, [pc, #336]	; (80029a4 <HAL_CRC_Init+0x168>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d003      	beq.n	8002860 <HAL_CRC_Init+0x24>
 8002858:	2170      	movs	r1, #112	; 0x70
 800285a:	4853      	ldr	r0, [pc, #332]	; (80029a8 <HAL_CRC_Init+0x16c>)
 800285c:	f7ff f8e7 	bl	8001a2e <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	7f5b      	ldrb	r3, [r3, #29]
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d105      	bne.n	8002876 <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7fd ff81 	bl	8000778 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2202      	movs	r2, #2
 800287a:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	791b      	ldrb	r3, [r3, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d007      	beq.n	8002894 <HAL_CRC_Init+0x58>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	791b      	ldrb	r3, [r3, #4]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d003      	beq.n	8002894 <HAL_CRC_Init+0x58>
 800288c:	217e      	movs	r1, #126	; 0x7e
 800288e:	4846      	ldr	r0, [pc, #280]	; (80029a8 <HAL_CRC_Init+0x16c>)
 8002890:	f7ff f8cd 	bl	8001a2e <assert_failed>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	791b      	ldrb	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d10c      	bne.n	80028b6 <HAL_CRC_Init+0x7a>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a42      	ldr	r2, [pc, #264]	; (80029ac <HAL_CRC_Init+0x170>)
 80028a2:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0218 	bic.w	r2, r2, #24
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	e00c      	b.n	80028d0 <HAL_CRC_Init+0x94>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6899      	ldr	r1, [r3, #8]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	461a      	mov	r2, r3
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f875 	bl	80029b0 <HAL_CRCEx_Polynomial_Set>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <HAL_CRC_Init+0x94>
    {
      return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e064      	b.n	800299a <HAL_CRC_Init+0x15e>
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	795b      	ldrb	r3, [r3, #5]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <HAL_CRC_Init+0xac>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	795b      	ldrb	r3, [r3, #5]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d003      	beq.n	80028e8 <HAL_CRC_Init+0xac>
 80028e0:	2190      	movs	r1, #144	; 0x90
 80028e2:	4831      	ldr	r0, [pc, #196]	; (80029a8 <HAL_CRC_Init+0x16c>)
 80028e4:	f7ff f8a3 	bl	8001a2e <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	795b      	ldrb	r3, [r3, #5]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d105      	bne.n	80028fc <HAL_CRC_Init+0xc0>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f04f 32ff 	mov.w	r2, #4294967295
 80028f8:	611a      	str	r2, [r3, #16]
 80028fa:	e004      	b.n	8002906 <HAL_CRC_Init+0xca>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6912      	ldr	r2, [r2, #16]
 8002904:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00f      	beq.n	800292e <HAL_CRC_Init+0xf2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	2b20      	cmp	r3, #32
 8002914:	d00b      	beq.n	800292e <HAL_CRC_Init+0xf2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	2b40      	cmp	r3, #64	; 0x40
 800291c:	d007      	beq.n	800292e <HAL_CRC_Init+0xf2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	2b60      	cmp	r3, #96	; 0x60
 8002924:	d003      	beq.n	800292e <HAL_CRC_Init+0xf2>
 8002926:	219c      	movs	r1, #156	; 0x9c
 8002928:	481f      	ldr	r0, [pc, #124]	; (80029a8 <HAL_CRC_Init+0x16c>)
 800292a:	f7ff f880 	bl	8001a2e <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	695a      	ldr	r2, [r3, #20]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d007      	beq.n	800295c <HAL_CRC_Init+0x120>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	2b80      	cmp	r3, #128	; 0x80
 8002952:	d003      	beq.n	800295c <HAL_CRC_Init+0x120>
 8002954:	21a0      	movs	r1, #160	; 0xa0
 8002956:	4814      	ldr	r0, [pc, #80]	; (80029a8 <HAL_CRC_Init+0x16c>)
 8002958:	f7ff f869 	bl	8001a2e <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	699a      	ldr	r2, [r3, #24]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	609a      	str	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d00b      	beq.n	8002992 <HAL_CRC_Init+0x156>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	2b02      	cmp	r3, #2
 8002980:	d007      	beq.n	8002992 <HAL_CRC_Init+0x156>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d003      	beq.n	8002992 <HAL_CRC_Init+0x156>
 800298a:	21a5      	movs	r1, #165	; 0xa5
 800298c:	4806      	ldr	r0, [pc, #24]	; (80029a8 <HAL_CRC_Init+0x16c>)
 800298e:	f7ff f84e 	bl	8001a2e <assert_failed>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40023000 	.word	0x40023000
 80029a8:	08007df4 	.word	0x08007df4
 80029ac:	04c11db7 	.word	0x04c11db7

080029b0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029bc:	2300      	movs	r3, #0
 80029be:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80029c0:	231f      	movs	r3, #31
 80029c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00c      	beq.n	80029e4 <HAL_CRCEx_Polynomial_Set+0x34>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d009      	beq.n	80029e4 <HAL_CRCEx_Polynomial_Set+0x34>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b10      	cmp	r3, #16
 80029d4:	d006      	beq.n	80029e4 <HAL_CRCEx_Polynomial_Set+0x34>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b18      	cmp	r3, #24
 80029da:	d003      	beq.n	80029e4 <HAL_CRCEx_Polynomial_Set+0x34>
 80029dc:	215f      	movs	r1, #95	; 0x5f
 80029de:	483e      	ldr	r0, [pc, #248]	; (8002ad8 <HAL_CRCEx_Polynomial_Set+0x128>)
 80029e0:	f7ff f825 	bl	8001a2e <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80029e4:	bf00      	nop
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1e5a      	subs	r2, r3, #1
 80029ea:	613a      	str	r2, [r7, #16]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d009      	beq.n	8002a04 <HAL_CRCEx_Polynomial_Set+0x54>
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f003 031f 	and.w	r3, r3, #31
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	fa22 f303 	lsr.w	r3, r2, r3
 80029fc:	f003 0301 	and.w	r3, r3, #1
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0f0      	beq.n	80029e6 <HAL_CRCEx_Polynomial_Set+0x36>
  {
  }

  switch (PolyLength)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2b18      	cmp	r3, #24
 8002a08:	d846      	bhi.n	8002a98 <HAL_CRCEx_Polynomial_Set+0xe8>
 8002a0a:	a201      	add	r2, pc, #4	; (adr r2, 8002a10 <HAL_CRCEx_Polynomial_Set+0x60>)
 8002a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a10:	08002a9f 	.word	0x08002a9f
 8002a14:	08002a99 	.word	0x08002a99
 8002a18:	08002a99 	.word	0x08002a99
 8002a1c:	08002a99 	.word	0x08002a99
 8002a20:	08002a99 	.word	0x08002a99
 8002a24:	08002a99 	.word	0x08002a99
 8002a28:	08002a99 	.word	0x08002a99
 8002a2c:	08002a99 	.word	0x08002a99
 8002a30:	08002a8d 	.word	0x08002a8d
 8002a34:	08002a99 	.word	0x08002a99
 8002a38:	08002a99 	.word	0x08002a99
 8002a3c:	08002a99 	.word	0x08002a99
 8002a40:	08002a99 	.word	0x08002a99
 8002a44:	08002a99 	.word	0x08002a99
 8002a48:	08002a99 	.word	0x08002a99
 8002a4c:	08002a99 	.word	0x08002a99
 8002a50:	08002a81 	.word	0x08002a81
 8002a54:	08002a99 	.word	0x08002a99
 8002a58:	08002a99 	.word	0x08002a99
 8002a5c:	08002a99 	.word	0x08002a99
 8002a60:	08002a99 	.word	0x08002a99
 8002a64:	08002a99 	.word	0x08002a99
 8002a68:	08002a99 	.word	0x08002a99
 8002a6c:	08002a99 	.word	0x08002a99
 8002a70:	08002a75 	.word	0x08002a75
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	2b06      	cmp	r3, #6
 8002a78:	d913      	bls.n	8002aa2 <HAL_CRCEx_Polynomial_Set+0xf2>
      {
        status =   HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a7e:	e010      	b.n	8002aa2 <HAL_CRCEx_Polynomial_Set+0xf2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	2b07      	cmp	r3, #7
 8002a84:	d90f      	bls.n	8002aa6 <HAL_CRCEx_Polynomial_Set+0xf6>
      {
        status =   HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a8a:	e00c      	b.n	8002aa6 <HAL_CRCEx_Polynomial_Set+0xf6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	2b0f      	cmp	r3, #15
 8002a90:	d90b      	bls.n	8002aaa <HAL_CRCEx_Polynomial_Set+0xfa>
      {
        status =   HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a96:	e008      	b.n	8002aaa <HAL_CRCEx_Polynomial_Set+0xfa>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	75fb      	strb	r3, [r7, #23]
      break;
 8002a9c:	e006      	b.n	8002aac <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8002a9e:	bf00      	nop
 8002aa0:	e004      	b.n	8002aac <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8002aa2:	bf00      	nop
 8002aa4:	e002      	b.n	8002aac <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8002aa6:	bf00      	nop
 8002aa8:	e000      	b.n	8002aac <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8002aaa:	bf00      	nop
  }
  if (status == HAL_OK)
 8002aac:	7dfb      	ldrb	r3, [r7, #23]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10d      	bne.n	8002ace <HAL_CRCEx_Polynomial_Set+0x11e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 0118 	bic.w	r1, r3, #24
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	08007e2c 	.word	0x08007e2c

08002adc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d004      	beq.n	8002afa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2280      	movs	r2, #128	; 0x80
 8002af4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e00c      	b.n	8002b14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2205      	movs	r2, #5
 8002afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0201 	bic.w	r2, r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b088      	sub	sp, #32
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002b32:	2300      	movs	r3, #0
 8002b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002b36:	2300      	movs	r3, #0
 8002b38:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a42      	ldr	r2, [pc, #264]	; (8002c48 <HAL_GPIO_Init+0x128>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d02b      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a41      	ldr	r2, [pc, #260]	; (8002c4c <HAL_GPIO_Init+0x12c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d027      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a40      	ldr	r2, [pc, #256]	; (8002c50 <HAL_GPIO_Init+0x130>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d023      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a3f      	ldr	r2, [pc, #252]	; (8002c54 <HAL_GPIO_Init+0x134>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d01f      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a3e      	ldr	r2, [pc, #248]	; (8002c58 <HAL_GPIO_Init+0x138>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d01b      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a3d      	ldr	r2, [pc, #244]	; (8002c5c <HAL_GPIO_Init+0x13c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d017      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a3c      	ldr	r2, [pc, #240]	; (8002c60 <HAL_GPIO_Init+0x140>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d013      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a3b      	ldr	r2, [pc, #236]	; (8002c64 <HAL_GPIO_Init+0x144>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00f      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a3a      	ldr	r2, [pc, #232]	; (8002c68 <HAL_GPIO_Init+0x148>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d00b      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a39      	ldr	r2, [pc, #228]	; (8002c6c <HAL_GPIO_Init+0x14c>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d007      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a38      	ldr	r2, [pc, #224]	; (8002c70 <HAL_GPIO_Init+0x150>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d003      	beq.n	8002b9a <HAL_GPIO_Init+0x7a>
 8002b92:	21b1      	movs	r1, #177	; 0xb1
 8002b94:	4837      	ldr	r0, [pc, #220]	; (8002c74 <HAL_GPIO_Init+0x154>)
 8002b96:	f7fe ff4a 	bl	8001a2e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d103      	bne.n	8002bac <HAL_GPIO_Init+0x8c>
 8002ba4:	21b2      	movs	r1, #178	; 0xb2
 8002ba6:	4833      	ldr	r0, [pc, #204]	; (8002c74 <HAL_GPIO_Init+0x154>)
 8002ba8:	f7fe ff41 	bl	8001a2e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d035      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d031      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2b11      	cmp	r3, #17
 8002bc2:	d02d      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d029      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2b12      	cmp	r3, #18
 8002bd2:	d025      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	4a27      	ldr	r2, [pc, #156]	; (8002c78 <HAL_GPIO_Init+0x158>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d020      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	4a26      	ldr	r2, [pc, #152]	; (8002c7c <HAL_GPIO_Init+0x15c>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d01b      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	4a24      	ldr	r2, [pc, #144]	; (8002c80 <HAL_GPIO_Init+0x160>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d016      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4a23      	ldr	r2, [pc, #140]	; (8002c84 <HAL_GPIO_Init+0x164>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d011      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4a21      	ldr	r2, [pc, #132]	; (8002c88 <HAL_GPIO_Init+0x168>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d00c      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	4a20      	ldr	r2, [pc, #128]	; (8002c8c <HAL_GPIO_Init+0x16c>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d007      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d003      	beq.n	8002c20 <HAL_GPIO_Init+0x100>
 8002c18:	21b3      	movs	r1, #179	; 0xb3
 8002c1a:	4816      	ldr	r0, [pc, #88]	; (8002c74 <HAL_GPIO_Init+0x154>)
 8002c1c:	f7fe ff07 	bl	8001a2e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00b      	beq.n	8002c40 <HAL_GPIO_Init+0x120>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d007      	beq.n	8002c40 <HAL_GPIO_Init+0x120>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d003      	beq.n	8002c40 <HAL_GPIO_Init+0x120>
 8002c38:	21b4      	movs	r1, #180	; 0xb4
 8002c3a:	480e      	ldr	r0, [pc, #56]	; (8002c74 <HAL_GPIO_Init+0x154>)
 8002c3c:	f7fe fef7 	bl	8001a2e <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
 8002c44:	e2d6      	b.n	80031f4 <HAL_GPIO_Init+0x6d4>
 8002c46:	bf00      	nop
 8002c48:	40020000 	.word	0x40020000
 8002c4c:	40020400 	.word	0x40020400
 8002c50:	40020800 	.word	0x40020800
 8002c54:	40020c00 	.word	0x40020c00
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40021400 	.word	0x40021400
 8002c60:	40021800 	.word	0x40021800
 8002c64:	40021c00 	.word	0x40021c00
 8002c68:	40022000 	.word	0x40022000
 8002c6c:	40022400 	.word	0x40022400
 8002c70:	40022800 	.word	0x40022800
 8002c74:	08007e68 	.word	0x08007e68
 8002c78:	10110000 	.word	0x10110000
 8002c7c:	10210000 	.word	0x10210000
 8002c80:	10310000 	.word	0x10310000
 8002c84:	10120000 	.word	0x10120000
 8002c88:	10220000 	.word	0x10220000
 8002c8c:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002c90:	2201      	movs	r2, #1
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	f040 82a0 	bne.w	80031ee <HAL_GPIO_Init+0x6ce>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d00b      	beq.n	8002cce <HAL_GPIO_Init+0x1ae>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d007      	beq.n	8002cce <HAL_GPIO_Init+0x1ae>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cc2:	2b11      	cmp	r3, #17
 8002cc4:	d003      	beq.n	8002cce <HAL_GPIO_Init+0x1ae>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	2b12      	cmp	r3, #18
 8002ccc:	d144      	bne.n	8002d58 <HAL_GPIO_Init+0x238>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00f      	beq.n	8002cf6 <HAL_GPIO_Init+0x1d6>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d00b      	beq.n	8002cf6 <HAL_GPIO_Init+0x1d6>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d007      	beq.n	8002cf6 <HAL_GPIO_Init+0x1d6>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	2b03      	cmp	r3, #3
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x1d6>
 8002cee:	21c6      	movs	r1, #198	; 0xc6
 8002cf0:	482a      	ldr	r0, [pc, #168]	; (8002d9c <HAL_GPIO_Init+0x27c>)
 8002cf2:	f7fe fe9c 	bl	8001a2e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	2203      	movs	r2, #3
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	091b      	lsrs	r3, r3, #4
 8002d42:	f003 0201 	and.w	r2, r3, #1
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	2203      	movs	r2, #3
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d007      	beq.n	8002da0 <HAL_GPIO_Init+0x280>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b12      	cmp	r3, #18
 8002d96:	f040 814b 	bne.w	8003030 <HAL_GPIO_Init+0x510>
 8002d9a:	e001      	b.n	8002da0 <HAL_GPIO_Init+0x280>
 8002d9c:	08007e68 	.word	0x08007e68
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 811f 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	f000 811a 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8115 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 8110 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f000 810b 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	f000 8106 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	f000 8101 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	f000 80fc 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	f000 80f7 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	2b03      	cmp	r3, #3
 8002e00:	f000 80f2 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	f000 80ed 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	f000 80e8 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	f000 80e3 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	2b03      	cmp	r3, #3
 8002e28:	f000 80de 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	2b03      	cmp	r3, #3
 8002e32:	f000 80d9 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	f000 80d4 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	f000 80cf 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	f000 80ca 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	f000 80c5 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	f000 80c0 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	2b05      	cmp	r3, #5
 8002e6e:	f000 80bb 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	2b05      	cmp	r3, #5
 8002e78:	f000 80b6 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	2b05      	cmp	r3, #5
 8002e82:	f000 80b1 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	f000 80ac 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	2b05      	cmp	r3, #5
 8002e96:	f000 80a7 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b05      	cmp	r3, #5
 8002ea0:	f000 80a2 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	2b06      	cmp	r3, #6
 8002eaa:	f000 809d 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	2b06      	cmp	r3, #6
 8002eb4:	f000 8098 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2b07      	cmp	r3, #7
 8002ebe:	f000 8093 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2b07      	cmp	r3, #7
 8002ec8:	f000 808e 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	2b07      	cmp	r3, #7
 8002ed2:	f000 8089 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	2b07      	cmp	r3, #7
 8002edc:	f000 8084 	beq.w	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2b07      	cmp	r3, #7
 8002ee6:	d07f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2b07      	cmp	r3, #7
 8002eee:	d07b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	2b07      	cmp	r3, #7
 8002ef6:	d077      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d073      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d06f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d06b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	2b08      	cmp	r3, #8
 8002f16:	d067      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d063      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d05f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	d05b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	2b09      	cmp	r3, #9
 8002f36:	d057      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	2b09      	cmp	r3, #9
 8002f3e:	d053      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	2b09      	cmp	r3, #9
 8002f46:	d04f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	2b09      	cmp	r3, #9
 8002f4e:	d04b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	2b09      	cmp	r3, #9
 8002f56:	d047      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	2b09      	cmp	r3, #9
 8002f5e:	d043      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	2b09      	cmp	r3, #9
 8002f66:	d03f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	2b0a      	cmp	r3, #10
 8002f6e:	d03b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	2b0a      	cmp	r3, #10
 8002f76:	d037      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	2b0a      	cmp	r3, #10
 8002f7e:	d033      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	2b0a      	cmp	r3, #10
 8002f86:	d02f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	2b0b      	cmp	r3, #11
 8002f8e:	d02b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	2b0a      	cmp	r3, #10
 8002f96:	d027      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	2b0b      	cmp	r3, #11
 8002f9e:	d023      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	2b0b      	cmp	r3, #11
 8002fa6:	d01f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2b0c      	cmp	r3, #12
 8002fae:	d01b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	2b0c      	cmp	r3, #12
 8002fb6:	d017      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	2b0c      	cmp	r3, #12
 8002fbe:	d013      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	2b0f      	cmp	r3, #15
 8002fc6:	d00f      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	2b0d      	cmp	r3, #13
 8002fce:	d00b      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	2b0e      	cmp	r3, #14
 8002fd6:	d007      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	2b0d      	cmp	r3, #13
 8002fde:	d003      	beq.n	8002fe8 <HAL_GPIO_Init+0x4c8>
 8002fe0:	21de      	movs	r1, #222	; 0xde
 8002fe2:	4888      	ldr	r0, [pc, #544]	; (8003204 <HAL_GPIO_Init+0x6e4>)
 8002fe4:	f7fe fd23 	bl	8001a2e <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	08da      	lsrs	r2, r3, #3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3208      	adds	r2, #8
 8002ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	220f      	movs	r2, #15
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43db      	mvns	r3, r3
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	4013      	ands	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4313      	orrs	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	08da      	lsrs	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	3208      	adds	r2, #8
 800302a:	69b9      	ldr	r1, [r7, #24]
 800302c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	2203      	movs	r2, #3
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f003 0203 	and.w	r2, r3, #3
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4313      	orrs	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80be 	beq.w	80031ee <HAL_GPIO_Init+0x6ce>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003072:	4b65      	ldr	r3, [pc, #404]	; (8003208 <HAL_GPIO_Init+0x6e8>)
 8003074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003076:	4a64      	ldr	r2, [pc, #400]	; (8003208 <HAL_GPIO_Init+0x6e8>)
 8003078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800307c:	6453      	str	r3, [r2, #68]	; 0x44
 800307e:	4b62      	ldr	r3, [pc, #392]	; (8003208 <HAL_GPIO_Init+0x6e8>)
 8003080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800308a:	4a60      	ldr	r2, [pc, #384]	; (800320c <HAL_GPIO_Init+0x6ec>)
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	089b      	lsrs	r3, r3, #2
 8003090:	3302      	adds	r3, #2
 8003092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	220f      	movs	r2, #15
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	43db      	mvns	r3, r3
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	4013      	ands	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a57      	ldr	r2, [pc, #348]	; (8003210 <HAL_GPIO_Init+0x6f0>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d037      	beq.n	8003126 <HAL_GPIO_Init+0x606>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a56      	ldr	r2, [pc, #344]	; (8003214 <HAL_GPIO_Init+0x6f4>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d031      	beq.n	8003122 <HAL_GPIO_Init+0x602>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a55      	ldr	r2, [pc, #340]	; (8003218 <HAL_GPIO_Init+0x6f8>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d02b      	beq.n	800311e <HAL_GPIO_Init+0x5fe>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a54      	ldr	r2, [pc, #336]	; (800321c <HAL_GPIO_Init+0x6fc>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d025      	beq.n	800311a <HAL_GPIO_Init+0x5fa>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a53      	ldr	r2, [pc, #332]	; (8003220 <HAL_GPIO_Init+0x700>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d01f      	beq.n	8003116 <HAL_GPIO_Init+0x5f6>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a52      	ldr	r2, [pc, #328]	; (8003224 <HAL_GPIO_Init+0x704>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d019      	beq.n	8003112 <HAL_GPIO_Init+0x5f2>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a51      	ldr	r2, [pc, #324]	; (8003228 <HAL_GPIO_Init+0x708>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d013      	beq.n	800310e <HAL_GPIO_Init+0x5ee>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a50      	ldr	r2, [pc, #320]	; (800322c <HAL_GPIO_Init+0x70c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d00d      	beq.n	800310a <HAL_GPIO_Init+0x5ea>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a4f      	ldr	r2, [pc, #316]	; (8003230 <HAL_GPIO_Init+0x710>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d007      	beq.n	8003106 <HAL_GPIO_Init+0x5e6>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a4e      	ldr	r2, [pc, #312]	; (8003234 <HAL_GPIO_Init+0x714>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d101      	bne.n	8003102 <HAL_GPIO_Init+0x5e2>
 80030fe:	2309      	movs	r3, #9
 8003100:	e012      	b.n	8003128 <HAL_GPIO_Init+0x608>
 8003102:	230a      	movs	r3, #10
 8003104:	e010      	b.n	8003128 <HAL_GPIO_Init+0x608>
 8003106:	2308      	movs	r3, #8
 8003108:	e00e      	b.n	8003128 <HAL_GPIO_Init+0x608>
 800310a:	2307      	movs	r3, #7
 800310c:	e00c      	b.n	8003128 <HAL_GPIO_Init+0x608>
 800310e:	2306      	movs	r3, #6
 8003110:	e00a      	b.n	8003128 <HAL_GPIO_Init+0x608>
 8003112:	2305      	movs	r3, #5
 8003114:	e008      	b.n	8003128 <HAL_GPIO_Init+0x608>
 8003116:	2304      	movs	r3, #4
 8003118:	e006      	b.n	8003128 <HAL_GPIO_Init+0x608>
 800311a:	2303      	movs	r3, #3
 800311c:	e004      	b.n	8003128 <HAL_GPIO_Init+0x608>
 800311e:	2302      	movs	r3, #2
 8003120:	e002      	b.n	8003128 <HAL_GPIO_Init+0x608>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <HAL_GPIO_Init+0x608>
 8003126:	2300      	movs	r3, #0
 8003128:	69fa      	ldr	r2, [r7, #28]
 800312a:	f002 0203 	and.w	r2, r2, #3
 800312e:	0092      	lsls	r2, r2, #2
 8003130:	4093      	lsls	r3, r2
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4313      	orrs	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003138:	4934      	ldr	r1, [pc, #208]	; (800320c <HAL_GPIO_Init+0x6ec>)
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	089b      	lsrs	r3, r3, #2
 800313e:	3302      	adds	r3, #2
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003146:	4b3c      	ldr	r3, [pc, #240]	; (8003238 <HAL_GPIO_Init+0x718>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	43db      	mvns	r3, r3
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	4013      	ands	r3, r2
 8003154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_Init+0x64a>
        {
          temp |= iocurrent;
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	4313      	orrs	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800316a:	4a33      	ldr	r2, [pc, #204]	; (8003238 <HAL_GPIO_Init+0x718>)
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003170:	4b31      	ldr	r3, [pc, #196]	; (8003238 <HAL_GPIO_Init+0x718>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	43db      	mvns	r3, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_GPIO_Init+0x674>
        {
          temp |= iocurrent;
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	4313      	orrs	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003194:	4a28      	ldr	r2, [pc, #160]	; (8003238 <HAL_GPIO_Init+0x718>)
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800319a:	4b27      	ldr	r3, [pc, #156]	; (8003238 <HAL_GPIO_Init+0x718>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	43db      	mvns	r3, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4013      	ands	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <HAL_GPIO_Init+0x69e>
        {
          temp |= iocurrent;
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031be:	4a1e      	ldr	r2, [pc, #120]	; (8003238 <HAL_GPIO_Init+0x718>)
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031c4:	4b1c      	ldr	r3, [pc, #112]	; (8003238 <HAL_GPIO_Init+0x718>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	43db      	mvns	r3, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4013      	ands	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <HAL_GPIO_Init+0x6c8>
        {
          temp |= iocurrent;
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031e8:	4a13      	ldr	r2, [pc, #76]	; (8003238 <HAL_GPIO_Init+0x718>)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	3301      	adds	r3, #1
 80031f2:	61fb      	str	r3, [r7, #28]
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	2b0f      	cmp	r3, #15
 80031f8:	f67f ad4a 	bls.w	8002c90 <HAL_GPIO_Init+0x170>
      }
    }
  }
}
 80031fc:	bf00      	nop
 80031fe:	3720      	adds	r7, #32
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	08007e68 	.word	0x08007e68
 8003208:	40023800 	.word	0x40023800
 800320c:	40013800 	.word	0x40013800
 8003210:	40020000 	.word	0x40020000
 8003214:	40020400 	.word	0x40020400
 8003218:	40020800 	.word	0x40020800
 800321c:	40020c00 	.word	0x40020c00
 8003220:	40021000 	.word	0x40021000
 8003224:	40021400 	.word	0x40021400
 8003228:	40021800 	.word	0x40021800
 800322c:	40021c00 	.word	0x40021c00
 8003230:	40022000 	.word	0x40022000
 8003234:	40022400 	.word	0x40022400
 8003238:	40013c00 	.word	0x40013c00

0800323c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	460b      	mov	r3, r1
 8003246:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003248:	887b      	ldrh	r3, [r7, #2]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d104      	bne.n	8003258 <HAL_GPIO_ReadPin+0x1c>
 800324e:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8003252:	4809      	ldr	r0, [pc, #36]	; (8003278 <HAL_GPIO_ReadPin+0x3c>)
 8003254:	f7fe fbeb 	bl	8001a2e <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	887b      	ldrh	r3, [r7, #2]
 800325e:	4013      	ands	r3, r2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d002      	beq.n	800326a <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003264:	2301      	movs	r3, #1
 8003266:	73fb      	strb	r3, [r7, #15]
 8003268:	e001      	b.n	800326e <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800326a:	2300      	movs	r3, #0
 800326c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800326e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	08007e68 	.word	0x08007e68

0800327c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	807b      	strh	r3, [r7, #2]
 8003288:	4613      	mov	r3, r2
 800328a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800328c:	887b      	ldrh	r3, [r7, #2]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d104      	bne.n	800329c <HAL_GPIO_WritePin+0x20>
 8003292:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 8003296:	480e      	ldr	r0, [pc, #56]	; (80032d0 <HAL_GPIO_WritePin+0x54>)
 8003298:	f7fe fbc9 	bl	8001a2e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800329c:	787b      	ldrb	r3, [r7, #1]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <HAL_GPIO_WritePin+0x36>
 80032a2:	787b      	ldrb	r3, [r7, #1]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d004      	beq.n	80032b2 <HAL_GPIO_WritePin+0x36>
 80032a8:	f240 119b 	movw	r1, #411	; 0x19b
 80032ac:	4808      	ldr	r0, [pc, #32]	; (80032d0 <HAL_GPIO_WritePin+0x54>)
 80032ae:	f7fe fbbe 	bl	8001a2e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80032b2:	787b      	ldrb	r3, [r7, #1]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b8:	887a      	ldrh	r2, [r7, #2]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80032be:	e003      	b.n	80032c8 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80032c0:	887b      	ldrh	r3, [r7, #2]
 80032c2:	041a      	lsls	r2, r3, #16
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	619a      	str	r2, [r3, #24]
}
 80032c8:	bf00      	nop
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	08007e68 	.word	0x08007e68

080032d4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	460b      	mov	r3, r1
 80032de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80032e0:	887b      	ldrh	r3, [r7, #2]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d104      	bne.n	80032f0 <HAL_GPIO_TogglePin+0x1c>
 80032e6:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80032ea:	480a      	ldr	r0, [pc, #40]	; (8003314 <HAL_GPIO_TogglePin+0x40>)
 80032ec:	f7fe fb9f 	bl	8001a2e <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	695a      	ldr	r2, [r3, #20]
 80032f4:	887b      	ldrh	r3, [r7, #2]
 80032f6:	4013      	ands	r3, r2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d004      	beq.n	8003306 <HAL_GPIO_TogglePin+0x32>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80032fc:	887b      	ldrh	r3, [r7, #2]
 80032fe:	041a      	lsls	r2, r3, #16
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003304:	e002      	b.n	800330c <HAL_GPIO_TogglePin+0x38>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003306:	887a      	ldrh	r2, [r7, #2]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	619a      	str	r2, [r3, #24]
}
 800330c:	bf00      	nop
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	08007e68 	.word	0x08007e68

08003318 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	4603      	mov	r3, r0
 8003320:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003322:	4b08      	ldr	r3, [pc, #32]	; (8003344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003324:	695a      	ldr	r2, [r3, #20]
 8003326:	88fb      	ldrh	r3, [r7, #6]
 8003328:	4013      	ands	r3, r2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d006      	beq.n	800333c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800332e:	4a05      	ldr	r2, [pc, #20]	; (8003344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003330:	88fb      	ldrh	r3, [r7, #6]
 8003332:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003334:	88fb      	ldrh	r3, [r7, #6]
 8003336:	4618      	mov	r0, r3
 8003338:	f000 f806 	bl	8003348 <HAL_GPIO_EXTI_Callback>
  }
}
 800333c:	bf00      	nop
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40013c00 	.word	0x40013c00

08003348 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003352:	bf00      	nop
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
	...

08003360 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003366:	2300      	movs	r3, #0
 8003368:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800336a:	4b23      	ldr	r3, [pc, #140]	; (80033f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	4a22      	ldr	r2, [pc, #136]	; (80033f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003374:	6413      	str	r3, [r2, #64]	; 0x40
 8003376:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800337e:	603b      	str	r3, [r7, #0]
 8003380:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003382:	4b1e      	ldr	r3, [pc, #120]	; (80033fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1d      	ldr	r2, [pc, #116]	; (80033fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003388:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800338c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800338e:	f7ff f8e7 	bl	8002560 <HAL_GetTick>
 8003392:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003394:	e009      	b.n	80033aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003396:	f7ff f8e3 	bl	8002560 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033a4:	d901      	bls.n	80033aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e022      	b.n	80033f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80033aa:	4b14      	ldr	r3, [pc, #80]	; (80033fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b6:	d1ee      	bne.n	8003396 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80033b8:	4b10      	ldr	r3, [pc, #64]	; (80033fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a0f      	ldr	r2, [pc, #60]	; (80033fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80033be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033c4:	f7ff f8cc 	bl	8002560 <HAL_GetTick>
 80033c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80033ca:	e009      	b.n	80033e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80033cc:	f7ff f8c8 	bl	8002560 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033da:	d901      	bls.n	80033e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e007      	b.n	80033f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80033e0:	4b06      	ldr	r3, [pc, #24]	; (80033fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033ec:	d1ee      	bne.n	80033cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40023800 	.word	0x40023800
 80033fc:	40007000 	.word	0x40007000

08003400 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003408:	2300      	movs	r3, #0
 800340a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e35c      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b0f      	cmp	r3, #15
 800341c:	d904      	bls.n	8003428 <HAL_RCC_OscConfig+0x28>
 800341e:	f240 1165 	movw	r1, #357	; 0x165
 8003422:	4892      	ldr	r0, [pc, #584]	; (800366c <HAL_RCC_OscConfig+0x26c>)
 8003424:	f7fe fb03 	bl	8001a2e <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 809a 	beq.w	800356a <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00e      	beq.n	800345c <HAL_RCC_OscConfig+0x5c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003446:	d009      	beq.n	800345c <HAL_RCC_OscConfig+0x5c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003450:	d004      	beq.n	800345c <HAL_RCC_OscConfig+0x5c>
 8003452:	f240 116b 	movw	r1, #363	; 0x16b
 8003456:	4885      	ldr	r0, [pc, #532]	; (800366c <HAL_RCC_OscConfig+0x26c>)
 8003458:	f7fe fae9 	bl	8001a2e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800345c:	4b84      	ldr	r3, [pc, #528]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 030c 	and.w	r3, r3, #12
 8003464:	2b04      	cmp	r3, #4
 8003466:	d00c      	beq.n	8003482 <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003468:	4b81      	ldr	r3, [pc, #516]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 030c 	and.w	r3, r3, #12
 8003470:	2b08      	cmp	r3, #8
 8003472:	d112      	bne.n	800349a <HAL_RCC_OscConfig+0x9a>
 8003474:	4b7e      	ldr	r3, [pc, #504]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800347c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003480:	d10b      	bne.n	800349a <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003482:	4b7b      	ldr	r3, [pc, #492]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d06c      	beq.n	8003568 <HAL_RCC_OscConfig+0x168>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d168      	bne.n	8003568 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e31a      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a2:	d106      	bne.n	80034b2 <HAL_RCC_OscConfig+0xb2>
 80034a4:	4b72      	ldr	r3, [pc, #456]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a71      	ldr	r2, [pc, #452]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	e02e      	b.n	8003510 <HAL_RCC_OscConfig+0x110>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCC_OscConfig+0xd4>
 80034ba:	4b6d      	ldr	r3, [pc, #436]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a6c      	ldr	r2, [pc, #432]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	4b6a      	ldr	r3, [pc, #424]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a69      	ldr	r2, [pc, #420]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	e01d      	b.n	8003510 <HAL_RCC_OscConfig+0x110>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034dc:	d10c      	bne.n	80034f8 <HAL_RCC_OscConfig+0xf8>
 80034de:	4b64      	ldr	r3, [pc, #400]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a63      	ldr	r2, [pc, #396]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	4b61      	ldr	r3, [pc, #388]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a60      	ldr	r2, [pc, #384]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034f4:	6013      	str	r3, [r2, #0]
 80034f6:	e00b      	b.n	8003510 <HAL_RCC_OscConfig+0x110>
 80034f8:	4b5d      	ldr	r3, [pc, #372]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a5c      	ldr	r2, [pc, #368]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80034fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003502:	6013      	str	r3, [r2, #0]
 8003504:	4b5a      	ldr	r3, [pc, #360]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a59      	ldr	r2, [pc, #356]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 800350a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800350e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d013      	beq.n	8003540 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003518:	f7ff f822 	bl	8002560 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003520:	f7ff f81e 	bl	8002560 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b64      	cmp	r3, #100	; 0x64
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e2ce      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003532:	4b4f      	ldr	r3, [pc, #316]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0f0      	beq.n	8003520 <HAL_RCC_OscConfig+0x120>
 800353e:	e014      	b.n	800356a <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003540:	f7ff f80e 	bl	8002560 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003548:	f7ff f80a 	bl	8002560 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b64      	cmp	r3, #100	; 0x64
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e2ba      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800355a:	4b45      	ldr	r3, [pc, #276]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f0      	bne.n	8003548 <HAL_RCC_OscConfig+0x148>
 8003566:	e000      	b.n	800356a <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003568:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 8084 	beq.w	8003680 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_RCC_OscConfig+0x192>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d004      	beq.n	8003592 <HAL_RCC_OscConfig+0x192>
 8003588:	f240 119d 	movw	r1, #413	; 0x19d
 800358c:	4837      	ldr	r0, [pc, #220]	; (800366c <HAL_RCC_OscConfig+0x26c>)
 800358e:	f7fe fa4e 	bl	8001a2e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b1f      	cmp	r3, #31
 8003598:	d904      	bls.n	80035a4 <HAL_RCC_OscConfig+0x1a4>
 800359a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800359e:	4833      	ldr	r0, [pc, #204]	; (800366c <HAL_RCC_OscConfig+0x26c>)
 80035a0:	f7fe fa45 	bl	8001a2e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035a4:	4b32      	ldr	r3, [pc, #200]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 030c 	and.w	r3, r3, #12
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00b      	beq.n	80035c8 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035b0:	4b2f      	ldr	r3, [pc, #188]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 030c 	and.w	r3, r3, #12
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d11c      	bne.n	80035f6 <HAL_RCC_OscConfig+0x1f6>
 80035bc:	4b2c      	ldr	r3, [pc, #176]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d116      	bne.n	80035f6 <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035c8:	4b29      	ldr	r3, [pc, #164]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_RCC_OscConfig+0x1e0>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e277      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b23      	ldr	r3, [pc, #140]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4920      	ldr	r1, [pc, #128]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035f4:	e044      	b.n	8003680 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d023      	beq.n	8003646 <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035fe:	4b1c      	ldr	r3, [pc, #112]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a1b      	ldr	r2, [pc, #108]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360a:	f7fe ffa9 	bl	8002560 <HAL_GetTick>
 800360e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003610:	e008      	b.n	8003624 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003612:	f7fe ffa5 	bl	8002560 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e255      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003624:	4b12      	ldr	r3, [pc, #72]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0f0      	beq.n	8003612 <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003630:	4b0f      	ldr	r3, [pc, #60]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	490c      	ldr	r1, [pc, #48]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003640:	4313      	orrs	r3, r2
 8003642:	600b      	str	r3, [r1, #0]
 8003644:	e01c      	b.n	8003680 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a09      	ldr	r2, [pc, #36]	; (8003670 <HAL_RCC_OscConfig+0x270>)
 800364c:	f023 0301 	bic.w	r3, r3, #1
 8003650:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003652:	f7fe ff85 	bl	8002560 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003658:	e00c      	b.n	8003674 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800365a:	f7fe ff81 	bl	8002560 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d905      	bls.n	8003674 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e231      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
 800366c:	08007ea4 	.word	0x08007ea4
 8003670:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003674:	4b7e      	ldr	r3, [pc, #504]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1ec      	bne.n	800365a <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b00      	cmp	r3, #0
 800368a:	d043      	beq.n	8003714 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d008      	beq.n	80036a6 <HAL_RCC_OscConfig+0x2a6>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d004      	beq.n	80036a6 <HAL_RCC_OscConfig+0x2a6>
 800369c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80036a0:	4874      	ldr	r0, [pc, #464]	; (8003874 <HAL_RCC_OscConfig+0x474>)
 80036a2:	f7fe f9c4 	bl	8001a2e <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d019      	beq.n	80036e2 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ae:	4b70      	ldr	r3, [pc, #448]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80036b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036b2:	4a6f      	ldr	r2, [pc, #444]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80036b4:	f043 0301 	orr.w	r3, r3, #1
 80036b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ba:	f7fe ff51 	bl	8002560 <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c2:	f7fe ff4d 	bl	8002560 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e1fd      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d4:	4b66      	ldr	r3, [pc, #408]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80036d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0f0      	beq.n	80036c2 <HAL_RCC_OscConfig+0x2c2>
 80036e0:	e018      	b.n	8003714 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e2:	4b63      	ldr	r3, [pc, #396]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80036e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036e6:	4a62      	ldr	r2, [pc, #392]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80036e8:	f023 0301 	bic.w	r3, r3, #1
 80036ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ee:	f7fe ff37 	bl	8002560 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f6:	f7fe ff33 	bl	8002560 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e1e3      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003708:	4b59      	ldr	r3, [pc, #356]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 800370a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1f0      	bne.n	80036f6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80bc 	beq.w	800389a <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00c      	beq.n	8003744 <HAL_RCC_OscConfig+0x344>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d008      	beq.n	8003744 <HAL_RCC_OscConfig+0x344>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2b05      	cmp	r3, #5
 8003738:	d004      	beq.n	8003744 <HAL_RCC_OscConfig+0x344>
 800373a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800373e:	484d      	ldr	r0, [pc, #308]	; (8003874 <HAL_RCC_OscConfig+0x474>)
 8003740:	f7fe f975 	bl	8001a2e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003744:	4b4a      	ldr	r3, [pc, #296]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10d      	bne.n	800376c <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003750:	4b47      	ldr	r3, [pc, #284]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	4a46      	ldr	r2, [pc, #280]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003756:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800375a:	6413      	str	r3, [r2, #64]	; 0x40
 800375c:	4b44      	ldr	r3, [pc, #272]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003768:	2301      	movs	r3, #1
 800376a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800376c:	4b42      	ldr	r3, [pc, #264]	; (8003878 <HAL_RCC_OscConfig+0x478>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003774:	2b00      	cmp	r3, #0
 8003776:	d118      	bne.n	80037aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003778:	4b3f      	ldr	r3, [pc, #252]	; (8003878 <HAL_RCC_OscConfig+0x478>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a3e      	ldr	r2, [pc, #248]	; (8003878 <HAL_RCC_OscConfig+0x478>)
 800377e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003782:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003784:	f7fe feec 	bl	8002560 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800378c:	f7fe fee8 	bl	8002560 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b64      	cmp	r3, #100	; 0x64
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e198      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800379e:	4b36      	ldr	r3, [pc, #216]	; (8003878 <HAL_RCC_OscConfig+0x478>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d0f0      	beq.n	800378c <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d106      	bne.n	80037c0 <HAL_RCC_OscConfig+0x3c0>
 80037b2:	4b2f      	ldr	r3, [pc, #188]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b6:	4a2e      	ldr	r2, [pc, #184]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037b8:	f043 0301 	orr.w	r3, r3, #1
 80037bc:	6713      	str	r3, [r2, #112]	; 0x70
 80037be:	e02d      	b.n	800381c <HAL_RCC_OscConfig+0x41c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10c      	bne.n	80037e2 <HAL_RCC_OscConfig+0x3e2>
 80037c8:	4b29      	ldr	r3, [pc, #164]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037cc:	4a28      	ldr	r2, [pc, #160]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037ce:	f023 0301 	bic.w	r3, r3, #1
 80037d2:	6713      	str	r3, [r2, #112]	; 0x70
 80037d4:	4b26      	ldr	r3, [pc, #152]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d8:	4a25      	ldr	r2, [pc, #148]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037da:	f023 0304 	bic.w	r3, r3, #4
 80037de:	6713      	str	r3, [r2, #112]	; 0x70
 80037e0:	e01c      	b.n	800381c <HAL_RCC_OscConfig+0x41c>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	2b05      	cmp	r3, #5
 80037e8:	d10c      	bne.n	8003804 <HAL_RCC_OscConfig+0x404>
 80037ea:	4b21      	ldr	r3, [pc, #132]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ee:	4a20      	ldr	r2, [pc, #128]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037f0:	f043 0304 	orr.w	r3, r3, #4
 80037f4:	6713      	str	r3, [r2, #112]	; 0x70
 80037f6:	4b1e      	ldr	r3, [pc, #120]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fa:	4a1d      	ldr	r2, [pc, #116]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	6713      	str	r3, [r2, #112]	; 0x70
 8003802:	e00b      	b.n	800381c <HAL_RCC_OscConfig+0x41c>
 8003804:	4b1a      	ldr	r3, [pc, #104]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	4a19      	ldr	r2, [pc, #100]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 800380a:	f023 0301 	bic.w	r3, r3, #1
 800380e:	6713      	str	r3, [r2, #112]	; 0x70
 8003810:	4b17      	ldr	r3, [pc, #92]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003814:	4a16      	ldr	r2, [pc, #88]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003816:	f023 0304 	bic.w	r3, r3, #4
 800381a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d015      	beq.n	8003850 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7fe fe9c 	bl	8002560 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382a:	e00a      	b.n	8003842 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382c:	f7fe fe98 	bl	8002560 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	; 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e146      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003842:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <HAL_RCC_OscConfig+0x470>)
 8003844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d0ee      	beq.n	800382c <HAL_RCC_OscConfig+0x42c>
 800384e:	e01b      	b.n	8003888 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003850:	f7fe fe86 	bl	8002560 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003856:	e011      	b.n	800387c <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003858:	f7fe fe82 	bl	8002560 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	f241 3288 	movw	r2, #5000	; 0x1388
 8003866:	4293      	cmp	r3, r2
 8003868:	d908      	bls.n	800387c <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e130      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
 800386e:	bf00      	nop
 8003870:	40023800 	.word	0x40023800
 8003874:	08007ea4 	.word	0x08007ea4
 8003878:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800387c:	4b96      	ldr	r3, [pc, #600]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1e7      	bne.n	8003858 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d105      	bne.n	800389a <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800388e:	4b92      	ldr	r3, [pc, #584]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	4a91      	ldr	r2, [pc, #580]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003898:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00c      	beq.n	80038bc <HAL_RCC_OscConfig+0x4bc>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d008      	beq.n	80038bc <HAL_RCC_OscConfig+0x4bc>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d004      	beq.n	80038bc <HAL_RCC_OscConfig+0x4bc>
 80038b2:	f44f 7113 	mov.w	r1, #588	; 0x24c
 80038b6:	4889      	ldr	r0, [pc, #548]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 80038b8:	f7fe f8b9 	bl	8001a2e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 8104 	beq.w	8003ace <HAL_RCC_OscConfig+0x6ce>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c6:	4b84      	ldr	r3, [pc, #528]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	f000 80c3 	beq.w	8003a5a <HAL_RCC_OscConfig+0x65a>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	2b02      	cmp	r3, #2
 80038da:	f040 80a4 	bne.w	8003a26 <HAL_RCC_OscConfig+0x626>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d009      	beq.n	80038fa <HAL_RCC_OscConfig+0x4fa>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038ee:	d004      	beq.n	80038fa <HAL_RCC_OscConfig+0x4fa>
 80038f0:	f240 2155 	movw	r1, #597	; 0x255
 80038f4:	4879      	ldr	r0, [pc, #484]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 80038f6:	f7fe f89a 	bl	8001a2e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d903      	bls.n	800390a <HAL_RCC_OscConfig+0x50a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	2b3f      	cmp	r3, #63	; 0x3f
 8003908:	d904      	bls.n	8003914 <HAL_RCC_OscConfig+0x514>
 800390a:	f240 2156 	movw	r1, #598	; 0x256
 800390e:	4873      	ldr	r0, [pc, #460]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 8003910:	f7fe f88d 	bl	8001a2e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	2b31      	cmp	r3, #49	; 0x31
 800391a:	d904      	bls.n	8003926 <HAL_RCC_OscConfig+0x526>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003920:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003924:	d904      	bls.n	8003930 <HAL_RCC_OscConfig+0x530>
 8003926:	f240 2157 	movw	r1, #599	; 0x257
 800392a:	486c      	ldr	r0, [pc, #432]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 800392c:	f7fe f87f 	bl	8001a2e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003934:	2b02      	cmp	r3, #2
 8003936:	d010      	beq.n	800395a <HAL_RCC_OscConfig+0x55a>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393c:	2b04      	cmp	r3, #4
 800393e:	d00c      	beq.n	800395a <HAL_RCC_OscConfig+0x55a>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003944:	2b06      	cmp	r3, #6
 8003946:	d008      	beq.n	800395a <HAL_RCC_OscConfig+0x55a>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800394c:	2b08      	cmp	r3, #8
 800394e:	d004      	beq.n	800395a <HAL_RCC_OscConfig+0x55a>
 8003950:	f44f 7116 	mov.w	r1, #600	; 0x258
 8003954:	4861      	ldr	r0, [pc, #388]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 8003956:	f7fe f86a 	bl	8001a2e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395e:	2b01      	cmp	r3, #1
 8003960:	d903      	bls.n	800396a <HAL_RCC_OscConfig+0x56a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003966:	2b0f      	cmp	r3, #15
 8003968:	d904      	bls.n	8003974 <HAL_RCC_OscConfig+0x574>
 800396a:	f240 2159 	movw	r1, #601	; 0x259
 800396e:	485b      	ldr	r0, [pc, #364]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 8003970:	f7fe f85d 	bl	8001a2e <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003978:	2b01      	cmp	r3, #1
 800397a:	d903      	bls.n	8003984 <HAL_RCC_OscConfig+0x584>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003980:	2b07      	cmp	r3, #7
 8003982:	d904      	bls.n	800398e <HAL_RCC_OscConfig+0x58e>
 8003984:	f240 215b 	movw	r1, #603	; 0x25b
 8003988:	4854      	ldr	r0, [pc, #336]	; (8003adc <HAL_RCC_OscConfig+0x6dc>)
 800398a:	f7fe f850 	bl	8001a2e <assert_failed>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800398e:	4b52      	ldr	r3, [pc, #328]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a51      	ldr	r2, [pc, #324]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003994:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399a:	f7fe fde1 	bl	8002560 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x5b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a2:	f7fe fddd 	bl	8002560 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x5b4>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e08d      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039b4:	4b48      	ldr	r3, [pc, #288]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1f0      	bne.n	80039a2 <HAL_RCC_OscConfig+0x5a2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	69da      	ldr	r2, [r3, #28]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	431a      	orrs	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	019b      	lsls	r3, r3, #6
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d6:	085b      	lsrs	r3, r3, #1
 80039d8:	3b01      	subs	r3, #1
 80039da:	041b      	lsls	r3, r3, #16
 80039dc:	431a      	orrs	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e2:	061b      	lsls	r3, r3, #24
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ea:	071b      	lsls	r3, r3, #28
 80039ec:	493a      	ldr	r1, [pc, #232]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f2:	4b39      	ldr	r3, [pc, #228]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a38      	ldr	r2, [pc, #224]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 80039f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fe:	f7fe fdaf 	bl	8002560 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0x618>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a06:	f7fe fdab 	bl	8002560 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e05b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a18:	4b2f      	ldr	r3, [pc, #188]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d0f0      	beq.n	8003a06 <HAL_RCC_OscConfig+0x606>
 8003a24:	e053      	b.n	8003ace <HAL_RCC_OscConfig+0x6ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a26:	4b2c      	ldr	r3, [pc, #176]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a2b      	ldr	r2, [pc, #172]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003a2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a32:	f7fe fd95 	bl	8002560 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x64c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a3a:	f7fe fd91 	bl	8002560 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e041      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a4c:	4b22      	ldr	r3, [pc, #136]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1f0      	bne.n	8003a3a <HAL_RCC_OscConfig+0x63a>
 8003a58:	e039      	b.n	8003ace <HAL_RCC_OscConfig+0x6ce>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003a5a:	4b1f      	ldr	r3, [pc, #124]	; (8003ad8 <HAL_RCC_OscConfig+0x6d8>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d030      	beq.n	8003aca <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d129      	bne.n	8003aca <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d122      	bne.n	8003aca <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a90:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d119      	bne.n	8003aca <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa0:	085b      	lsrs	r3, r3, #1
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d10f      	bne.n	8003aca <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab4:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d107      	bne.n	8003aca <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac4:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d001      	beq.n	8003ace <HAL_RCC_OscConfig+0x6ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e000      	b.n	8003ad0 <HAL_RCC_OscConfig+0x6d0>
      }
    }
  }
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	08007ea4 	.word	0x08007ea4

08003ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e18c      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_RCC_ClockConfig+0x28>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b0f      	cmp	r3, #15
 8003b06:	d904      	bls.n	8003b12 <HAL_RCC_ClockConfig+0x32>
 8003b08:	f240 21df 	movw	r1, #735	; 0x2df
 8003b0c:	4887      	ldr	r0, [pc, #540]	; (8003d2c <HAL_RCC_ClockConfig+0x24c>)
 8003b0e:	f7fd ff8e 	bl	8001a2e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d031      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d02e      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d02b      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	2b03      	cmp	r3, #3
 8003b28:	d028      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	2b04      	cmp	r3, #4
 8003b2e:	d025      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	2b05      	cmp	r3, #5
 8003b34:	d022      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b06      	cmp	r3, #6
 8003b3a:	d01f      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	2b07      	cmp	r3, #7
 8003b40:	d01c      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	d019      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2b09      	cmp	r3, #9
 8003b4c:	d016      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b0a      	cmp	r3, #10
 8003b52:	d013      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2b0b      	cmp	r3, #11
 8003b58:	d010      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b0c      	cmp	r3, #12
 8003b5e:	d00d      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	2b0d      	cmp	r3, #13
 8003b64:	d00a      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b0e      	cmp	r3, #14
 8003b6a:	d007      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b0f      	cmp	r3, #15
 8003b70:	d004      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x9c>
 8003b72:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8003b76:	486d      	ldr	r0, [pc, #436]	; (8003d2c <HAL_RCC_ClockConfig+0x24c>)
 8003b78:	f7fd ff59 	bl	8001a2e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b7c:	4b6c      	ldr	r3, [pc, #432]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 030f 	and.w	r3, r3, #15
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d910      	bls.n	8003bac <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b8a:	4b69      	ldr	r3, [pc, #420]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 020f 	bic.w	r2, r3, #15
 8003b92:	4967      	ldr	r1, [pc, #412]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9a:	4b65      	ldr	r3, [pc, #404]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e132      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d049      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d005      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bc4:	4b5b      	ldr	r3, [pc, #364]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	4a5a      	ldr	r2, [pc, #360]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003bca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003bce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bdc:	4b55      	ldr	r3, [pc, #340]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4a54      	ldr	r2, [pc, #336]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003be2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003be6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d024      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	2b80      	cmp	r3, #128	; 0x80
 8003bf6:	d020      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b90      	cmp	r3, #144	; 0x90
 8003bfe:	d01c      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2ba0      	cmp	r3, #160	; 0xa0
 8003c06:	d018      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	2bb0      	cmp	r3, #176	; 0xb0
 8003c0e:	d014      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2bc0      	cmp	r3, #192	; 0xc0
 8003c16:	d010      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2bd0      	cmp	r3, #208	; 0xd0
 8003c1e:	d00c      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	2be0      	cmp	r3, #224	; 0xe0
 8003c26:	d008      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2bf0      	cmp	r3, #240	; 0xf0
 8003c2e:	d004      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x15a>
 8003c30:	f44f 7141 	mov.w	r1, #772	; 0x304
 8003c34:	483d      	ldr	r0, [pc, #244]	; (8003d2c <HAL_RCC_ClockConfig+0x24c>)
 8003c36:	f7fd fefa 	bl	8001a2e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c3a:	4b3e      	ldr	r3, [pc, #248]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	493b      	ldr	r1, [pc, #236]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d051      	beq.n	8003cfc <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00c      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x19a>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d008      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x19a>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d004      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x19a>
 8003c70:	f240 310b 	movw	r1, #779	; 0x30b
 8003c74:	482d      	ldr	r0, [pc, #180]	; (8003d2c <HAL_RCC_ClockConfig+0x24c>)
 8003c76:	f7fd feda 	bl	8001a2e <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d107      	bne.n	8003c92 <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	4b2c      	ldr	r3, [pc, #176]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d115      	bne.n	8003cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e0bf      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d107      	bne.n	8003caa <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c9a:	4b26      	ldr	r3, [pc, #152]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d109      	bne.n	8003cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e0b3      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003caa:	4b22      	ldr	r3, [pc, #136]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e0ab      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cba:	4b1e      	ldr	r3, [pc, #120]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f023 0203 	bic.w	r2, r3, #3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	491b      	ldr	r1, [pc, #108]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ccc:	f7fe fc48 	bl	8002560 <HAL_GetTick>
 8003cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cd4:	f7fe fc44 	bl	8002560 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e093      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cea:	4b12      	ldr	r3, [pc, #72]	; (8003d34 <HAL_RCC_ClockConfig+0x254>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 020c 	and.w	r2, r3, #12
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d1eb      	bne.n	8003cd4 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cfc:	4b0c      	ldr	r3, [pc, #48]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 030f 	and.w	r3, r3, #15
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d216      	bcs.n	8003d38 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0a:	4b09      	ldr	r3, [pc, #36]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f023 020f 	bic.w	r2, r3, #15
 8003d12:	4907      	ldr	r1, [pc, #28]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1a:	4b05      	ldr	r3, [pc, #20]	; (8003d30 <HAL_RCC_ClockConfig+0x250>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d007      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e072      	b.n	8003e12 <HAL_RCC_ClockConfig+0x332>
 8003d2c:	08007ea4 	.word	0x08007ea4
 8003d30:	40023c00 	.word	0x40023c00
 8003d34:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d025      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d018      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x29e>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d54:	d013      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x29e>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003d5e:	d00e      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x29e>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003d68:	d009      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x29e>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003d72:	d004      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x29e>
 8003d74:	f44f 7152 	mov.w	r1, #840	; 0x348
 8003d78:	4828      	ldr	r0, [pc, #160]	; (8003e1c <HAL_RCC_ClockConfig+0x33c>)
 8003d7a:	f7fd fe58 	bl	8001a2e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d7e:	4b28      	ldr	r3, [pc, #160]	; (8003e20 <HAL_RCC_ClockConfig+0x340>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	4925      	ldr	r1, [pc, #148]	; (8003e20 <HAL_RCC_ClockConfig+0x340>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0308 	and.w	r3, r3, #8
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d026      	beq.n	8003dea <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d018      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x2f6>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dac:	d013      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x2f6>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003db6:	d00e      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x2f6>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003dc0:	d009      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x2f6>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003dca:	d004      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x2f6>
 8003dcc:	f240 314f 	movw	r1, #847	; 0x34f
 8003dd0:	4812      	ldr	r0, [pc, #72]	; (8003e1c <HAL_RCC_ClockConfig+0x33c>)
 8003dd2:	f7fd fe2c 	bl	8001a2e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dd6:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <HAL_RCC_ClockConfig+0x340>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	490e      	ldr	r1, [pc, #56]	; (8003e20 <HAL_RCC_ClockConfig+0x340>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dea:	f000 f821 	bl	8003e30 <HAL_RCC_GetSysClockFreq>
 8003dee:	4601      	mov	r1, r0
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_RCC_ClockConfig+0x340>)
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	091b      	lsrs	r3, r3, #4
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	4a0a      	ldr	r2, [pc, #40]	; (8003e24 <HAL_RCC_ClockConfig+0x344>)
 8003dfc:	5cd3      	ldrb	r3, [r2, r3]
 8003dfe:	fa21 f303 	lsr.w	r3, r1, r3
 8003e02:	4a09      	ldr	r2, [pc, #36]	; (8003e28 <HAL_RCC_ClockConfig+0x348>)
 8003e04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e06:	4b09      	ldr	r3, [pc, #36]	; (8003e2c <HAL_RCC_ClockConfig+0x34c>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fe fb64 	bl	80024d8 <HAL_InitTick>

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	08007ea4 	.word	0x08007ea4
 8003e20:	40023800 	.word	0x40023800
 8003e24:	08007f8c 	.word	0x08007f8c
 8003e28:	20000000 	.word	0x20000000
 8003e2c:	20000004 	.word	0x20000004

08003e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003e36:	2300      	movs	r3, #0
 8003e38:	607b      	str	r3, [r7, #4]
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	2300      	movs	r3, #0
 8003e40:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e46:	4b50      	ldr	r3, [pc, #320]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x158>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d007      	beq.n	8003e62 <HAL_RCC_GetSysClockFreq+0x32>
 8003e52:	2b08      	cmp	r3, #8
 8003e54:	d008      	beq.n	8003e68 <HAL_RCC_GetSysClockFreq+0x38>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f040 808d 	bne.w	8003f76 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e5c:	4b4b      	ldr	r3, [pc, #300]	; (8003f8c <HAL_RCC_GetSysClockFreq+0x15c>)
 8003e5e:	60bb      	str	r3, [r7, #8]
      break;
 8003e60:	e08c      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e62:	4b4b      	ldr	r3, [pc, #300]	; (8003f90 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e64:	60bb      	str	r3, [r7, #8]
      break;
 8003e66:	e089      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e68:	4b47      	ldr	r3, [pc, #284]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x158>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e70:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003e72:	4b45      	ldr	r3, [pc, #276]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x158>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d023      	beq.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e7e:	4b42      	ldr	r3, [pc, #264]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x158>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	099b      	lsrs	r3, r3, #6
 8003e84:	f04f 0400 	mov.w	r4, #0
 8003e88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003e8c:	f04f 0200 	mov.w	r2, #0
 8003e90:	ea03 0501 	and.w	r5, r3, r1
 8003e94:	ea04 0602 	and.w	r6, r4, r2
 8003e98:	4a3d      	ldr	r2, [pc, #244]	; (8003f90 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e9a:	fb02 f106 	mul.w	r1, r2, r6
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	fb02 f205 	mul.w	r2, r2, r5
 8003ea4:	440a      	add	r2, r1
 8003ea6:	493a      	ldr	r1, [pc, #232]	; (8003f90 <HAL_RCC_GetSysClockFreq+0x160>)
 8003ea8:	fba5 0101 	umull	r0, r1, r5, r1
 8003eac:	1853      	adds	r3, r2, r1
 8003eae:	4619      	mov	r1, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f04f 0400 	mov.w	r4, #0
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	4623      	mov	r3, r4
 8003eba:	f7fc fa19 	bl	80002f0 <__aeabi_uldivmod>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	460c      	mov	r4, r1
 8003ec2:	60fb      	str	r3, [r7, #12]
 8003ec4:	e049      	b.n	8003f5a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ec6:	4b30      	ldr	r3, [pc, #192]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x158>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	099b      	lsrs	r3, r3, #6
 8003ecc:	f04f 0400 	mov.w	r4, #0
 8003ed0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ed4:	f04f 0200 	mov.w	r2, #0
 8003ed8:	ea03 0501 	and.w	r5, r3, r1
 8003edc:	ea04 0602 	and.w	r6, r4, r2
 8003ee0:	4629      	mov	r1, r5
 8003ee2:	4632      	mov	r2, r6
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	f04f 0400 	mov.w	r4, #0
 8003eec:	0154      	lsls	r4, r2, #5
 8003eee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003ef2:	014b      	lsls	r3, r1, #5
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4622      	mov	r2, r4
 8003ef8:	1b49      	subs	r1, r1, r5
 8003efa:	eb62 0206 	sbc.w	r2, r2, r6
 8003efe:	f04f 0300 	mov.w	r3, #0
 8003f02:	f04f 0400 	mov.w	r4, #0
 8003f06:	0194      	lsls	r4, r2, #6
 8003f08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003f0c:	018b      	lsls	r3, r1, #6
 8003f0e:	1a5b      	subs	r3, r3, r1
 8003f10:	eb64 0402 	sbc.w	r4, r4, r2
 8003f14:	f04f 0100 	mov.w	r1, #0
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	00e2      	lsls	r2, r4, #3
 8003f1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003f22:	00d9      	lsls	r1, r3, #3
 8003f24:	460b      	mov	r3, r1
 8003f26:	4614      	mov	r4, r2
 8003f28:	195b      	adds	r3, r3, r5
 8003f2a:	eb44 0406 	adc.w	r4, r4, r6
 8003f2e:	f04f 0100 	mov.w	r1, #0
 8003f32:	f04f 0200 	mov.w	r2, #0
 8003f36:	02a2      	lsls	r2, r4, #10
 8003f38:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003f3c:	0299      	lsls	r1, r3, #10
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4614      	mov	r4, r2
 8003f42:	4618      	mov	r0, r3
 8003f44:	4621      	mov	r1, r4
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f04f 0400 	mov.w	r4, #0
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	4623      	mov	r3, r4
 8003f50:	f7fc f9ce 	bl	80002f0 <__aeabi_uldivmod>
 8003f54:	4603      	mov	r3, r0
 8003f56:	460c      	mov	r4, r1
 8003f58:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003f5a:	4b0b      	ldr	r3, [pc, #44]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x158>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	0c1b      	lsrs	r3, r3, #16
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	3301      	adds	r3, #1
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f72:	60bb      	str	r3, [r7, #8]
      break;
 8003f74:	e002      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f76:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <HAL_RCC_GetSysClockFreq+0x15c>)
 8003f78:	60bb      	str	r3, [r7, #8]
      break;
 8003f7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f7c:	68bb      	ldr	r3, [r7, #8]
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	00f42400 	.word	0x00f42400
 8003f90:	017d7840 	.word	0x017d7840

08003f94 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f98:	4b03      	ldr	r3, [pc, #12]	; (8003fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000000 	.word	0x20000000

08003fac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fb0:	f7ff fff0 	bl	8003f94 <HAL_RCC_GetHCLKFreq>
 8003fb4:	4601      	mov	r1, r0
 8003fb6:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	0a9b      	lsrs	r3, r3, #10
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	4a03      	ldr	r2, [pc, #12]	; (8003fd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fc2:	5cd3      	ldrb	r3, [r2, r3]
 8003fc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40023800 	.word	0x40023800
 8003fd0:	08007f9c 	.word	0x08007f9c

08003fd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fd8:	f7ff ffdc 	bl	8003f94 <HAL_RCC_GetHCLKFreq>
 8003fdc:	4601      	mov	r1, r0
 8003fde:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	0b5b      	lsrs	r3, r3, #13
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	4a03      	ldr	r2, [pc, #12]	; (8003ff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fea:	5cd3      	ldrb	r3, [r2, r3]
 8003fec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	08007f9c 	.word	0x08007f9c

08003ffc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b088      	sub	sp, #32
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004008:	2300      	movs	r3, #0
 800400a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800400c:	2300      	movs	r3, #0
 800400e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004014:	2300      	movs	r3, #0
 8004016:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b00      	cmp	r3, #0
 8004022:	f040 809e 	bne.w	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b00      	cmp	r3, #0
 8004030:	f040 8097 	bne.w	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0310 	and.w	r3, r3, #16
 800403c:	2b00      	cmp	r3, #0
 800403e:	f040 8090 	bne.w	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404a:	2b00      	cmp	r3, #0
 800404c:	f040 8089 	bne.w	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004058:	2b00      	cmp	r3, #0
 800405a:	f040 8082 	bne.w	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004066:	2b00      	cmp	r3, #0
 8004068:	d17b      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004072:	2b00      	cmp	r3, #0
 8004074:	d175      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407e:	2b00      	cmp	r3, #0
 8004080:	d16f      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800408a:	2b00      	cmp	r3, #0
 800408c:	d169      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d163      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d15d      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d157      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d151      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d14b      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d145      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d13f      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d139      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d133      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d12d      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d127      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d121      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d11b      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d115      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10f      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d109      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d103      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800415a:	2174      	movs	r1, #116	; 0x74
 800415c:	48a2      	ldr	r0, [pc, #648]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800415e:	f7fd fc66 	bl	8001a2e <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01f      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004172:	2b00      	cmp	r3, #0
 8004174:	d008      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800417e:	d003      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004180:	217a      	movs	r1, #122	; 0x7a
 8004182:	4899      	ldr	r0, [pc, #612]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8004184:	f7fd fc53 	bl	8001a2e <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004188:	4b98      	ldr	r3, [pc, #608]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	4a97      	ldr	r2, [pc, #604]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 800418e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004192:	6093      	str	r3, [r2, #8]
 8004194:	4b95      	ldr	r3, [pc, #596]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419c:	4993      	ldr	r1, [pc, #588]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      plli2sused = 1;
 80041aa:	2301      	movs	r3, #1
 80041ac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d02e      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d012      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041ca:	d00d      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041d4:	d008      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041da:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80041de:	d003      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80041e0:	218a      	movs	r1, #138	; 0x8a
 80041e2:	4881      	ldr	r0, [pc, #516]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 80041e4:	f7fd fc23 	bl	8001a2e <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041e8:	4b80      	ldr	r3, [pc, #512]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 80041ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f6:	497d      	ldr	r1, [pc, #500]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004202:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004206:	d101      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x210>
    {
      plli2sused = 1;
 8004208:	2301      	movs	r3, #1
 800420a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      pllsaiused = 1;
 8004214:	2301      	movs	r3, #1
 8004216:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d02e      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	2b00      	cmp	r3, #0
 800422a:	d012      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x256>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004230:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004234:	d00d      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800423e:	d008      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004248:	d003      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x256>
 800424a:	219e      	movs	r1, #158	; 0x9e
 800424c:	4866      	ldr	r0, [pc, #408]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800424e:	f7fd fbee 	bl	8001a2e <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004252:	4b66      	ldr	r3, [pc, #408]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8004254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004258:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004260:	4962      	ldr	r1, [pc, #392]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8004262:	4313      	orrs	r3, r2
 8004264:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004270:	d101      	bne.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      plli2sused = 1;
 8004272:	2301      	movs	r3, #1
 8004274:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      pllsaiused = 1;
 800427e:	2301      	movs	r3, #1
 8004280:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
      plli2sused = 1;
 800428e:	2301      	movs	r3, #1
 8004290:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0320 	and.w	r3, r3, #32
 800429a:	2b00      	cmp	r3, #0
 800429c:	f000 8187 	beq.w	80045ae <HAL_RCCEx_PeriphCLKConfig+0x5b2>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042a8:	f000 80eb 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042b4:	f000 80e5 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042bc:	4a4c      	ldr	r2, [pc, #304]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	f000 80df 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c8:	4a4a      	ldr	r2, [pc, #296]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	f000 80d9 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d4:	4a48      	ldr	r2, [pc, #288]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	f000 80d3 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e0:	4a46      	ldr	r2, [pc, #280]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	f000 80cd 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ec:	4a44      	ldr	r2, [pc, #272]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x404>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	f000 80c7 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f8:	4a42      	ldr	r2, [pc, #264]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x408>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	f000 80c1 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004304:	4a40      	ldr	r2, [pc, #256]	; (8004408 <HAL_RCCEx_PeriphCLKConfig+0x40c>)
 8004306:	4293      	cmp	r3, r2
 8004308:	f000 80bb 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004310:	4a3e      	ldr	r2, [pc, #248]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x410>)
 8004312:	4293      	cmp	r3, r2
 8004314:	f000 80b5 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431c:	4a3c      	ldr	r2, [pc, #240]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x414>)
 800431e:	4293      	cmp	r3, r2
 8004320:	f000 80af 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004328:	4a3a      	ldr	r2, [pc, #232]	; (8004414 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 800432a:	4293      	cmp	r3, r2
 800432c:	f000 80a9 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004334:	4a38      	ldr	r2, [pc, #224]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	f000 80a3 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004340:	4a36      	ldr	r2, [pc, #216]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8004342:	4293      	cmp	r3, r2
 8004344:	f000 809d 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434c:	4a34      	ldr	r2, [pc, #208]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 800434e:	4293      	cmp	r3, r2
 8004350:	f000 8097 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004358:	4a32      	ldr	r2, [pc, #200]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800435a:	4293      	cmp	r3, r2
 800435c:	f000 8091 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004364:	4a30      	ldr	r2, [pc, #192]	; (8004428 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	f000 808b 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004370:	4a2e      	ldr	r2, [pc, #184]	; (800442c <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8004372:	4293      	cmp	r3, r2
 8004374:	f000 8085 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437c:	4a2c      	ldr	r2, [pc, #176]	; (8004430 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d07f      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004386:	4a2b      	ldr	r2, [pc, #172]	; (8004434 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d07a      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004390:	4a29      	ldr	r2, [pc, #164]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d075      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439a:	4a28      	ldr	r2, [pc, #160]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x440>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d070      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a4:	4a26      	ldr	r2, [pc, #152]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d06b      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ae:	4a25      	ldr	r2, [pc, #148]	; (8004444 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d066      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b8:	4a23      	ldr	r2, [pc, #140]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d061      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c2:	4a22      	ldr	r2, [pc, #136]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d05c      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043cc:	4a20      	ldr	r2, [pc, #128]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d057      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d6:	4a1f      	ldr	r2, [pc, #124]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d052      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	4a1d      	ldr	r2, [pc, #116]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d04d      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80043e6:	e039      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x460>
 80043e8:	08007edc 	.word	0x08007edc
 80043ec:	40023800 	.word	0x40023800
 80043f0:	00020300 	.word	0x00020300
 80043f4:	00030300 	.word	0x00030300
 80043f8:	00040300 	.word	0x00040300
 80043fc:	00050300 	.word	0x00050300
 8004400:	00060300 	.word	0x00060300
 8004404:	00070300 	.word	0x00070300
 8004408:	00080300 	.word	0x00080300
 800440c:	00090300 	.word	0x00090300
 8004410:	000a0300 	.word	0x000a0300
 8004414:	000b0300 	.word	0x000b0300
 8004418:	000c0300 	.word	0x000c0300
 800441c:	000d0300 	.word	0x000d0300
 8004420:	000e0300 	.word	0x000e0300
 8004424:	000f0300 	.word	0x000f0300
 8004428:	00100300 	.word	0x00100300
 800442c:	00110300 	.word	0x00110300
 8004430:	00120300 	.word	0x00120300
 8004434:	00130300 	.word	0x00130300
 8004438:	00140300 	.word	0x00140300
 800443c:	00150300 	.word	0x00150300
 8004440:	00160300 	.word	0x00160300
 8004444:	00170300 	.word	0x00170300
 8004448:	00180300 	.word	0x00180300
 800444c:	00190300 	.word	0x00190300
 8004450:	001a0300 	.word	0x001a0300
 8004454:	001b0300 	.word	0x001b0300
 8004458:	001c0300 	.word	0x001c0300
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004460:	4a44      	ldr	r2, [pc, #272]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00d      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	4a43      	ldr	r2, [pc, #268]	; (8004578 <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d008      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004474:	4a41      	ldr	r2, [pc, #260]	; (800457c <HAL_RCCEx_PeriphCLKConfig+0x580>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d003      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800447a:	21b9      	movs	r1, #185	; 0xb9
 800447c:	4840      	ldr	r0, [pc, #256]	; (8004580 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 800447e:	f7fd fad6 	bl	8001a2e <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004482:	4b40      	ldr	r3, [pc, #256]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004486:	4a3f      	ldr	r2, [pc, #252]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800448c:	6413      	str	r3, [r2, #64]	; 0x40
 800448e:	4b3d      	ldr	r3, [pc, #244]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004496:	60bb      	str	r3, [r7, #8]
 8004498:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800449a:	4b3b      	ldr	r3, [pc, #236]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a3a      	ldr	r2, [pc, #232]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80044a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a6:	f7fe f85b 	bl	8002560 <HAL_GetTick>
 80044aa:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80044ac:	e009      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ae:	f7fe f857 	bl	8002560 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b64      	cmp	r3, #100	; 0x64
 80044ba:	d902      	bls.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
      {
        return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	f000 be00 	b.w	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x10c6>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80044c2:	4b31      	ldr	r3, [pc, #196]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0ef      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044ce:	4b2d      	ldr	r3, [pc, #180]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80044d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d036      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x550>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d02f      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044ec:	4b25      	ldr	r3, [pc, #148]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80044ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044f4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044f6:	4b23      	ldr	r3, [pc, #140]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044fa:	4a22      	ldr	r2, [pc, #136]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80044fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004500:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004502:	4b20      	ldr	r3, [pc, #128]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004506:	4a1f      	ldr	r2, [pc, #124]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004508:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800450c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800450e:	4a1d      	ldr	r2, [pc, #116]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004514:	4b1b      	ldr	r3, [pc, #108]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b01      	cmp	r3, #1
 800451e:	d115      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x550>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7fe f81e 	bl	8002560 <HAL_GetTick>
 8004524:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004526:	e00b      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x544>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004528:	f7fe f81a 	bl	8002560 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	f241 3288 	movw	r2, #5000	; 0x1388
 8004536:	4293      	cmp	r3, r2
 8004538:	d902      	bls.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x544>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	f000 bdc1 	b.w	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x10c6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004540:	4b10      	ldr	r3, [pc, #64]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8004542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d0ed      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x52c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004550:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004554:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004558:	d11a      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800455a:	4b0a      	ldr	r3, [pc, #40]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004566:	4b09      	ldr	r3, [pc, #36]	; (800458c <HAL_RCCEx_PeriphCLKConfig+0x590>)
 8004568:	400b      	ands	r3, r1
 800456a:	4906      	ldr	r1, [pc, #24]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 800456c:	4313      	orrs	r3, r2
 800456e:	608b      	str	r3, [r1, #8]
 8004570:	e014      	b.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
 8004572:	bf00      	nop
 8004574:	001d0300 	.word	0x001d0300
 8004578:	001e0300 	.word	0x001e0300
 800457c:	001f0300 	.word	0x001f0300
 8004580:	08007edc 	.word	0x08007edc
 8004584:	40023800 	.word	0x40023800
 8004588:	40007000 	.word	0x40007000
 800458c:	0ffffcff 	.word	0x0ffffcff
 8004590:	4ba7      	ldr	r3, [pc, #668]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	4aa6      	ldr	r2, [pc, #664]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004596:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800459a:	6093      	str	r3, [r2, #8]
 800459c:	4ba4      	ldr	r3, [pc, #656]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800459e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045a8:	49a1      	ldr	r1, [pc, #644]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01d      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d008      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045ca:	d003      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
 80045cc:	21f3      	movs	r1, #243	; 0xf3
 80045ce:	4899      	ldr	r0, [pc, #612]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80045d0:	f7fd fa2d 	bl	8001a2e <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80045d4:	4b96      	ldr	r3, [pc, #600]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045da:	4a95      	ldr	r2, [pc, #596]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045e0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80045e4:	4b92      	ldr	r3, [pc, #584]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045e6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ee:	4990      	ldr	r1, [pc, #576]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d01c      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00d      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x62a>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800460e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004612:	d008      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x62a>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004618:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800461c:	d003      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x62a>
 800461e:	21fd      	movs	r1, #253	; 0xfd
 8004620:	4884      	ldr	r0, [pc, #528]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004622:	f7fd fa04 	bl	8001a2e <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004626:	4b82      	ldr	r3, [pc, #520]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800462c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004634:	497e      	ldr	r1, [pc, #504]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d01d      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00e      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004654:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004658:	d009      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800465e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004662:	d004      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004664:	f240 1107 	movw	r1, #263	; 0x107
 8004668:	4872      	ldr	r0, [pc, #456]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800466a:	f7fd f9e0 	bl	8001a2e <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800466e:	4b70      	ldr	r3, [pc, #448]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004674:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800467c:	496c      	ldr	r1, [pc, #432]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800467e:	4313      	orrs	r3, r2
 8004680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d01d      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00e      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x6ba>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800469c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046a0:	d009      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x6ba>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046aa:	d004      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x6ba>
 80046ac:	f240 1111 	movw	r1, #273	; 0x111
 80046b0:	4860      	ldr	r0, [pc, #384]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80046b2:	f7fd f9bc 	bl	8001a2e <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046b6:	4b5e      	ldr	r3, [pc, #376]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80046b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046c4:	495a      	ldr	r1, [pc, #360]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01d      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x718>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00e      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x702>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046e8:	d009      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x702>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046f2:	d004      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x702>
 80046f4:	f240 111b 	movw	r1, #283	; 0x11b
 80046f8:	484e      	ldr	r0, [pc, #312]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80046fa:	f7fd f998 	bl	8001a2e <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046fe:	4b4c      	ldr	r3, [pc, #304]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004704:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800470c:	4948      	ldr	r1, [pc, #288]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800470e:	4313      	orrs	r3, r2
 8004710:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471c:	2b00      	cmp	r3, #0
 800471e:	d01f      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x764>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004724:	2b00      	cmp	r3, #0
 8004726:	d010      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x74e>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472c:	2b01      	cmp	r3, #1
 800472e:	d00c      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x74e>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004734:	2b03      	cmp	r3, #3
 8004736:	d008      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x74e>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473c:	2b02      	cmp	r3, #2
 800473e:	d004      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x74e>
 8004740:	f240 1125 	movw	r1, #293	; 0x125
 8004744:	483b      	ldr	r0, [pc, #236]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004746:	f7fd f972 	bl	8001a2e <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800474a:	4b39      	ldr	r3, [pc, #228]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800474c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004750:	f023 0203 	bic.w	r2, r3, #3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004758:	4935      	ldr	r1, [pc, #212]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800475a:	4313      	orrs	r3, r2
 800475c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004768:	2b00      	cmp	r3, #0
 800476a:	d01f      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004770:	2b00      	cmp	r3, #0
 8004772:	d010      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004778:	2b04      	cmp	r3, #4
 800477a:	d00c      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004780:	2b0c      	cmp	r3, #12
 8004782:	d008      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004788:	2b08      	cmp	r3, #8
 800478a:	d004      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 800478c:	f240 112f 	movw	r1, #303	; 0x12f
 8004790:	4828      	ldr	r0, [pc, #160]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004792:	f7fd f94c 	bl	8001a2e <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004796:	4b26      	ldr	r3, [pc, #152]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479c:	f023 020c 	bic.w	r2, r3, #12
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a4:	4922      	ldr	r1, [pc, #136]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01f      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d010      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c4:	2b10      	cmp	r3, #16
 80047c6:	d00c      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047cc:	2b30      	cmp	r3, #48	; 0x30
 80047ce:	d008      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047d4:	2b20      	cmp	r3, #32
 80047d6:	d004      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 80047d8:	f240 1139 	movw	r1, #313	; 0x139
 80047dc:	4815      	ldr	r0, [pc, #84]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80047de:	f7fd f926 	bl	8001a2e <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047e2:	4b13      	ldr	r3, [pc, #76]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80047e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f0:	490f      	ldr	r1, [pc, #60]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004800:	2b00      	cmp	r3, #0
 8004802:	d024      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004808:	2b00      	cmp	r3, #0
 800480a:	d015      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004810:	2b40      	cmp	r3, #64	; 0x40
 8004812:	d011      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004818:	2bc0      	cmp	r3, #192	; 0xc0
 800481a:	d00d      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004820:	2b80      	cmp	r3, #128	; 0x80
 8004822:	d009      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8004824:	f240 1143 	movw	r1, #323	; 0x143
 8004828:	4802      	ldr	r0, [pc, #8]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800482a:	f7fd f900 	bl	8001a2e <assert_failed>
 800482e:	e003      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8004830:	40023800 	.word	0x40023800
 8004834:	08007edc 	.word	0x08007edc

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004838:	4bae      	ldr	r3, [pc, #696]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 800483a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800483e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004846:	49ab      	ldr	r1, [pc, #684]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004856:	2b00      	cmp	r3, #0
 8004858:	d022      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485e:	2b00      	cmp	r3, #0
 8004860:	d013      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x88e>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800486a:	d00e      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x88e>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004870:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004874:	d009      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x88e>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800487e:	d004      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x88e>
 8004880:	f240 114d 	movw	r1, #333	; 0x14d
 8004884:	489c      	ldr	r0, [pc, #624]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 8004886:	f7fd f8d2 	bl	8001a2e <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800488a:	4b9a      	ldr	r3, [pc, #616]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 800488c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004890:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004898:	4996      	ldr	r1, [pc, #600]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d022      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d013      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048bc:	d00e      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048c6:	d009      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048d0:	d004      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 80048d2:	f240 1157 	movw	r1, #343	; 0x157
 80048d6:	4888      	ldr	r0, [pc, #544]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 80048d8:	f7fd f8a9 	bl	8001a2e <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80048dc:	4b85      	ldr	r3, [pc, #532]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80048de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ea:	4982      	ldr	r1, [pc, #520]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d022      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004902:	2b00      	cmp	r3, #0
 8004904:	d013      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x932>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800490a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490e:	d00e      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x932>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004914:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004918:	d009      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x932>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004922:	d004      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x932>
 8004924:	f240 1161 	movw	r1, #353	; 0x161
 8004928:	4873      	ldr	r0, [pc, #460]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 800492a:	f7fd f880 	bl	8001a2e <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800492e:	4b71      	ldr	r3, [pc, #452]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004934:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800493c:	496d      	ldr	r1, [pc, #436]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d022      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004954:	2b00      	cmp	r3, #0
 8004956:	d013      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800495c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004960:	d00e      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004966:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800496a:	d009      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004974:	d004      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004976:	f240 116b 	movw	r1, #363	; 0x16b
 800497a:	485f      	ldr	r0, [pc, #380]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 800497c:	f7fd f857 	bl	8001a2e <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004980:	4b5c      	ldr	r3, [pc, #368]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004986:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498e:	4959      	ldr	r1, [pc, #356]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d018      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049aa:	d008      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d004      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80049b4:	f240 1175 	movw	r1, #373	; 0x175
 80049b8:	484f      	ldr	r0, [pc, #316]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 80049ba:	f7fd f838 	bl	8001a2e <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049be:	4b4d      	ldr	r3, [pc, #308]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80049c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049c4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049cc:	4949      	ldr	r1, [pc, #292]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d01f      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049e8:	d008      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80049f2:	f240 117f 	movw	r1, #383	; 0x17f
 80049f6:	4840      	ldr	r0, [pc, #256]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 80049f8:	f7fd f819 	bl	8001a2e <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80049fc:	4b3d      	ldr	r3, [pc, #244]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a02:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a0a:	493a      	ldr	r1, [pc, #232]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a1a:	d101      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xa24>
    {
      pllsaiused = 1;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0308 	and.w	r3, r3, #8
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    pllsaiused = 1;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d022      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xa86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d013      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a4c:	d00e      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a56:	d009      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a5c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a60:	d004      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004a62:	f240 1197 	movw	r1, #407	; 0x197
 8004a66:	4824      	ldr	r0, [pc, #144]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 8004a68:	f7fc ffe1 	bl	8001a2e <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a6c:	4b21      	ldr	r3, [pc, #132]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a7a:	491e      	ldr	r1, [pc, #120]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d01b      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a98:	d009      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d004      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8004aa4:	f240 11a1 	movw	r1, #417	; 0x1a1
 8004aa8:	4813      	ldr	r0, [pc, #76]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 8004aaa:	f7fc ffc0 	bl	8001a2e <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004aae:	4b11      	ldr	r3, [pc, #68]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004abe:	490d      	ldr	r1, [pc, #52]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d020      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ad8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004adc:	d00e      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xb00>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d009      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xb00>
 8004ae8:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8004aec:	4802      	ldr	r0, [pc, #8]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0xafc>)
 8004aee:	f7fc ff9e 	bl	8001a2e <assert_failed>
 8004af2:	e003      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xb00>
 8004af4:	40023800 	.word	0x40023800
 8004af8:	08007edc 	.word	0x08007edc

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004afc:	4b35      	ldr	r3, [pc, #212]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b02:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b0c:	4931      	ldr	r1, [pc, #196]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d01b      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0xb44>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b34:	d004      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0xb44>
 8004b36:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8004b3a:	4827      	ldr	r0, [pc, #156]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8004b3c:	f7fc ff77 	bl	8001a2e <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b40:	4b24      	ldr	r3, [pc, #144]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b46:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b50:	4920      	ldr	r1, [pc, #128]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01b      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xba0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00a      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b78:	d004      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004b7a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004b7e:	4816      	ldr	r0, [pc, #88]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8004b80:	f7fc ff55 	bl	8001a2e <assert_failed>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b84:	4b13      	ldr	r3, [pc, #76]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b8a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b94:	490f      	ldr	r1, [pc, #60]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d005      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004baa:	f040 8153 	bne.w	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xe58>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004bae:	4b09      	ldr	r3, [pc, #36]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a08      	ldr	r2, [pc, #32]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004bb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004bb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bba:	f7fd fcd1 	bl	8002560 <HAL_GetTick>
 8004bbe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bc0:	e00c      	b.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bc2:	f7fd fccd 	bl	8002560 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b64      	cmp	r3, #100	; 0x64
 8004bce:	d905      	bls.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e276      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x10c6>
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	08007edc 	.word	0x08007edc
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bdc:	4ba9      	ldr	r3, [pc, #676]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1ec      	bne.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	2b31      	cmp	r3, #49	; 0x31
 8004bee:	d904      	bls.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004bf8:	d904      	bls.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004bfa:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8004bfe:	48a2      	ldr	r0, [pc, #648]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004c00:	f7fc ff15 	bl	8001a2e <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d02e      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d12a      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d903      	bls.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	2b07      	cmp	r3, #7
 8004c26:	d904      	bls.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0xc36>
 8004c28:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8004c2c:	4896      	ldr	r0, [pc, #600]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004c2e:	f7fc fefe 	bl	8001a2e <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004c32:	4b94      	ldr	r3, [pc, #592]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c38:	0c1b      	lsrs	r3, r3, #16
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c40:	4b90      	ldr	r3, [pc, #576]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c46:	0e1b      	lsrs	r3, r3, #24
 8004c48:	f003 030f 	and.w	r3, r3, #15
 8004c4c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	019a      	lsls	r2, r3, #6
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	041b      	lsls	r3, r3, #16
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	061b      	lsls	r3, r3, #24
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	071b      	lsls	r3, r3, #28
 8004c66:	4987      	ldr	r1, [pc, #540]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d004      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xc88>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c82:	d00a      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d048      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xd26>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c98:	d143      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d903      	bls.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xcae>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	2b0f      	cmp	r3, #15
 8004ca8:	d904      	bls.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0xcb8>
 8004caa:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8004cae:	4876      	ldr	r0, [pc, #472]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004cb0:	f7fc febd 	bl	8001a2e <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	2b20      	cmp	r3, #32
 8004cc2:	d904      	bls.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 8004cc4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004cc8:	486f      	ldr	r0, [pc, #444]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004cca:	f7fc feb0 	bl	8001a2e <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004cce:	4b6d      	ldr	r3, [pc, #436]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cd4:	0c1b      	lsrs	r3, r3, #16
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004cdc:	4b69      	ldr	r3, [pc, #420]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ce2:	0f1b      	lsrs	r3, r3, #28
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	019a      	lsls	r2, r3, #6
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	041b      	lsls	r3, r3, #16
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	061b      	lsls	r3, r3, #24
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	071b      	lsls	r3, r3, #28
 8004d02:	4960      	ldr	r1, [pc, #384]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d0a:	4b5e      	ldr	r3, [pc, #376]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d10:	f023 021f 	bic.w	r2, r3, #31
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	495a      	ldr	r1, [pc, #360]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d032      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xd98>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d010      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d00c      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d008      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d004      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
 8004d4e:	f240 2107 	movw	r1, #519	; 0x207
 8004d52:	484d      	ldr	r0, [pc, #308]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004d54:	f7fc fe6b 	bl	8001a2e <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d58:	4b4a      	ldr	r3, [pc, #296]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004d5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d5e:	0e1b      	lsrs	r3, r3, #24
 8004d60:	f003 030f 	and.w	r3, r3, #15
 8004d64:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d66:	4b47      	ldr	r3, [pc, #284]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d6c:	0f1b      	lsrs	r3, r3, #28
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	019a      	lsls	r2, r3, #6
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	041b      	lsls	r3, r3, #16
 8004d80:	431a      	orrs	r2, r3
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	061b      	lsls	r3, r3, #24
 8004d86:	431a      	orrs	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	071b      	lsls	r3, r3, #28
 8004d8c:	493d      	ldr	r1, [pc, #244]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d040      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d010      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xdce>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d00c      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xdce>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d008      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xdce>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	2b03      	cmp	r3, #3
 8004dbe:	d004      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xdce>
 8004dc0:	f240 2116 	movw	r1, #534	; 0x216
 8004dc4:	4830      	ldr	r0, [pc, #192]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004dc6:	f7fc fe32 	bl	8001a2e <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d903      	bls.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	2b07      	cmp	r3, #7
 8004dd8:	d904      	bls.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
 8004dda:	f240 2117 	movw	r1, #535	; 0x217
 8004dde:	482a      	ldr	r0, [pc, #168]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004de0:	f7fc fe25 	bl	8001a2e <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d903      	bls.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	2b0f      	cmp	r3, #15
 8004df2:	d904      	bls.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xe02>
 8004df4:	f44f 7106 	mov.w	r1, #536	; 0x218
 8004df8:	4823      	ldr	r0, [pc, #140]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8c>)
 8004dfa:	f7fc fe18 	bl	8001a2e <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	019a      	lsls	r2, r3, #6
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	041b      	lsls	r3, r3, #16
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	061b      	lsls	r3, r3, #24
 8004e12:	431a      	orrs	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	071b      	lsls	r3, r3, #28
 8004e1a:	491a      	ldr	r1, [pc, #104]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e22:	4b18      	ldr	r3, [pc, #96]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a17      	ldr	r2, [pc, #92]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e2e:	f7fd fb97 	bl	8002560 <HAL_GetTick>
 8004e32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e34:	e008      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e36:	f7fd fb93 	bl	8002560 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	2b64      	cmp	r3, #100	; 0x64
 8004e42:	d901      	bls.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e13c      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x10c6>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e48:	4b0e      	ldr	r3, [pc, #56]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0f0      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	f040 8132 	bne.w	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e5c:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a08      	ldr	r2, [pc, #32]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004e62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e68:	f7fd fb7a 	bl	8002560 <HAL_GetTick>
 8004e6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e6e:	e00d      	b.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xe90>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e70:	f7fd fb76 	bl	8002560 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	2b64      	cmp	r3, #100	; 0x64
 8004e7c:	d906      	bls.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xe90>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e11f      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x10c6>
 8004e82:	bf00      	nop
 8004e84:	40023800 	.word	0x40023800
 8004e88:	08007edc 	.word	0x08007edc
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e8c:	4b8f      	ldr	r3, [pc, #572]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e98:	d0ea      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0xe74>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	2b31      	cmp	r3, #49	; 0x31
 8004ea0:	d904      	bls.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0xeb0>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004eaa:	d904      	bls.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xeba>
 8004eac:	f240 2146 	movw	r1, #582	; 0x246
 8004eb0:	4887      	ldr	r0, [pc, #540]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
 8004eb2:	f7fc fdbc 	bl	8001a2e <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xece>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d009      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xee2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d048      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xf6c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d144      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xf6c>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d903      	bls.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xef2>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	2b0f      	cmp	r3, #15
 8004eec:	d904      	bls.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0xefc>
 8004eee:	f240 214d 	movw	r1, #589	; 0x24d
 8004ef2:	4877      	ldr	r0, [pc, #476]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
 8004ef4:	f7fc fd9b 	bl	8001a2e <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d003      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d904      	bls.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004f08:	f240 214f 	movw	r1, #591	; 0x24f
 8004f0c:	4870      	ldr	r0, [pc, #448]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
 8004f0e:	f7fc fd8e 	bl	8001a2e <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f12:	4b6e      	ldr	r3, [pc, #440]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f20:	4b6a      	ldr	r3, [pc, #424]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f26:	0f1b      	lsrs	r3, r3, #28
 8004f28:	f003 0307 	and.w	r3, r3, #7
 8004f2c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	019a      	lsls	r2, r3, #6
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	041b      	lsls	r3, r3, #16
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	061b      	lsls	r3, r3, #24
 8004f40:	431a      	orrs	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	071b      	lsls	r3, r3, #28
 8004f46:	4961      	ldr	r1, [pc, #388]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f4e:	4b5f      	ldr	r3, [pc, #380]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f54:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	021b      	lsls	r3, r3, #8
 8004f60:	495a      	ldr	r1, [pc, #360]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d037      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f7c:	d132      	bne.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d010      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xfac>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d00c      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xfac>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d008      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xfac>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d004      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xfac>
 8004f9e:	f240 2162 	movw	r1, #610	; 0x262
 8004fa2:	484b      	ldr	r0, [pc, #300]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
 8004fa4:	f7fc fd43 	bl	8001a2e <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fa8:	4b48      	ldr	r3, [pc, #288]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fae:	0e1b      	lsrs	r3, r3, #24
 8004fb0:	f003 030f 	and.w	r3, r3, #15
 8004fb4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004fb6:	4b45      	ldr	r3, [pc, #276]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fbc:	0f1b      	lsrs	r3, r3, #28
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	019a      	lsls	r2, r3, #6
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	041b      	lsls	r3, r3, #16
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	061b      	lsls	r3, r3, #24
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	071b      	lsls	r3, r3, #28
 8004fdc:	493b      	ldr	r1, [pc, #236]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0308 	and.w	r3, r3, #8
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d04d      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1090>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	69db      	ldr	r3, [r3, #28]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d903      	bls.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1004>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	69db      	ldr	r3, [r3, #28]
 8004ffc:	2b07      	cmp	r3, #7
 8004ffe:	d904      	bls.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x100e>
 8005000:	f240 2171 	movw	r1, #625	; 0x271
 8005004:	4832      	ldr	r0, [pc, #200]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
 8005006:	f7fc fd12 	bl	8001a2e <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800500e:	2b00      	cmp	r3, #0
 8005010:	d013      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x103e>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005016:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800501a:	d00e      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x103e>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005020:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005024:	d009      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x103e>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800502e:	d004      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x103e>
 8005030:	f240 2172 	movw	r1, #626	; 0x272
 8005034:	4826      	ldr	r0, [pc, #152]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
 8005036:	f7fc fcfa 	bl	8001a2e <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800503a:	4b24      	ldr	r3, [pc, #144]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 800503c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005040:	0e1b      	lsrs	r3, r3, #24
 8005042:	f003 030f 	and.w	r3, r3, #15
 8005046:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005048:	4b20      	ldr	r3, [pc, #128]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	0c1b      	lsrs	r3, r3, #16
 8005050:	f003 0303 	and.w	r3, r3, #3
 8005054:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	019a      	lsls	r2, r3, #6
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	041b      	lsls	r3, r3, #16
 8005060:	431a      	orrs	r2, r3
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	061b      	lsls	r3, r3, #24
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	071b      	lsls	r3, r3, #28
 800506e:	4917      	ldr	r1, [pc, #92]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8005070:	4313      	orrs	r3, r2
 8005072:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005076:	4b15      	ldr	r3, [pc, #84]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8005078:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800507c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005084:	4911      	ldr	r1, [pc, #68]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800508c:	4b0f      	ldr	r3, [pc, #60]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a0e      	ldr	r2, [pc, #56]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 8005092:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005096:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005098:	f7fd fa62 	bl	8002560 <HAL_GetTick>
 800509c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80050a0:	f7fd fa5e 	bl	8002560 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b64      	cmp	r3, #100	; 0x64
 80050ac:	d901      	bls.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e007      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x10c6>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80050b2:	4b06      	ldr	r3, [pc, #24]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050be:	d1ef      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
      }
    }
  }
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3720      	adds	r7, #32
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40023800 	.word	0x40023800
 80050d0:	08007edc 	.word	0x08007edc

080050d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e199      	b.n	800541a <HAL_SPI_Init+0x346>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a94      	ldr	r2, [pc, #592]	; (800533c <HAL_SPI_Init+0x268>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d01d      	beq.n	800512c <HAL_SPI_Init+0x58>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a92      	ldr	r2, [pc, #584]	; (8005340 <HAL_SPI_Init+0x26c>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d018      	beq.n	800512c <HAL_SPI_Init+0x58>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a91      	ldr	r2, [pc, #580]	; (8005344 <HAL_SPI_Init+0x270>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d013      	beq.n	800512c <HAL_SPI_Init+0x58>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a8f      	ldr	r2, [pc, #572]	; (8005348 <HAL_SPI_Init+0x274>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d00e      	beq.n	800512c <HAL_SPI_Init+0x58>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a8e      	ldr	r2, [pc, #568]	; (800534c <HAL_SPI_Init+0x278>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d009      	beq.n	800512c <HAL_SPI_Init+0x58>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a8c      	ldr	r2, [pc, #560]	; (8005350 <HAL_SPI_Init+0x27c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d004      	beq.n	800512c <HAL_SPI_Init+0x58>
 8005122:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8005126:	488b      	ldr	r0, [pc, #556]	; (8005354 <HAL_SPI_Init+0x280>)
 8005128:	f7fc fc81 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d009      	beq.n	8005148 <HAL_SPI_Init+0x74>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800513c:	d004      	beq.n	8005148 <HAL_SPI_Init+0x74>
 800513e:	f240 1145 	movw	r1, #325	; 0x145
 8005142:	4884      	ldr	r0, [pc, #528]	; (8005354 <HAL_SPI_Init+0x280>)
 8005144:	f7fc fc73 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00e      	beq.n	800516e <HAL_SPI_Init+0x9a>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005158:	d009      	beq.n	800516e <HAL_SPI_Init+0x9a>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005162:	d004      	beq.n	800516e <HAL_SPI_Init+0x9a>
 8005164:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8005168:	487a      	ldr	r0, [pc, #488]	; (8005354 <HAL_SPI_Init+0x280>)
 800516a:	f7fc fc60 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005176:	d040      	beq.n	80051fa <HAL_SPI_Init+0x126>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8005180:	d03b      	beq.n	80051fa <HAL_SPI_Init+0x126>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 800518a:	d036      	beq.n	80051fa <HAL_SPI_Init+0x126>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005194:	d031      	beq.n	80051fa <HAL_SPI_Init+0x126>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 800519e:	d02c      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80051a8:	d027      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80051b2:	d022      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051bc:	d01d      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051c6:	d018      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80051d0:	d013      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80051da:	d00e      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051e4:	d009      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051ee:	d004      	beq.n	80051fa <HAL_SPI_Init+0x126>
 80051f0:	f240 1147 	movw	r1, #327	; 0x147
 80051f4:	4857      	ldr	r0, [pc, #348]	; (8005354 <HAL_SPI_Init+0x280>)
 80051f6:	f7fc fc1a 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005202:	d00d      	beq.n	8005220 <HAL_SPI_Init+0x14c>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d009      	beq.n	8005220 <HAL_SPI_Init+0x14c>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005214:	d004      	beq.n	8005220 <HAL_SPI_Init+0x14c>
 8005216:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800521a:	484e      	ldr	r0, [pc, #312]	; (8005354 <HAL_SPI_Init+0x280>)
 800521c:	f7fc fc07 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005224:	2b08      	cmp	r3, #8
 8005226:	d008      	beq.n	800523a <HAL_SPI_Init+0x166>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800522c:	2b00      	cmp	r3, #0
 800522e:	d004      	beq.n	800523a <HAL_SPI_Init+0x166>
 8005230:	f240 1149 	movw	r1, #329	; 0x149
 8005234:	4847      	ldr	r0, [pc, #284]	; (8005354 <HAL_SPI_Init+0x280>)
 8005236:	f7fc fbfa 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d020      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	2b08      	cmp	r3, #8
 8005248:	d01c      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	2b10      	cmp	r3, #16
 8005250:	d018      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	2b18      	cmp	r3, #24
 8005258:	d014      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	2b20      	cmp	r3, #32
 8005260:	d010      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	2b28      	cmp	r3, #40	; 0x28
 8005268:	d00c      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	69db      	ldr	r3, [r3, #28]
 800526e:	2b30      	cmp	r3, #48	; 0x30
 8005270:	d008      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	2b38      	cmp	r3, #56	; 0x38
 8005278:	d004      	beq.n	8005284 <HAL_SPI_Init+0x1b0>
 800527a:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800527e:	4835      	ldr	r0, [pc, #212]	; (8005354 <HAL_SPI_Init+0x280>)
 8005280:	f7fc fbd5 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d008      	beq.n	800529e <HAL_SPI_Init+0x1ca>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	2b80      	cmp	r3, #128	; 0x80
 8005292:	d004      	beq.n	800529e <HAL_SPI_Init+0x1ca>
 8005294:	f240 114b 	movw	r1, #331	; 0x14b
 8005298:	482e      	ldr	r0, [pc, #184]	; (8005354 <HAL_SPI_Init+0x280>)
 800529a:	f7fc fbc8 	bl	8001a2e <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <HAL_SPI_Init+0x1e4>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052aa:	2b10      	cmp	r3, #16
 80052ac:	d004      	beq.n	80052b8 <HAL_SPI_Init+0x1e4>
 80052ae:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80052b2:	4828      	ldr	r0, [pc, #160]	; (8005354 <HAL_SPI_Init+0x280>)
 80052b4:	f7fc fbbb 	bl	8001a2e <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d119      	bne.n	80052f4 <HAL_SPI_Init+0x220>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d008      	beq.n	80052da <HAL_SPI_Init+0x206>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d004      	beq.n	80052da <HAL_SPI_Init+0x206>
 80052d0:	f240 114f 	movw	r1, #335	; 0x14f
 80052d4:	481f      	ldr	r0, [pc, #124]	; (8005354 <HAL_SPI_Init+0x280>)
 80052d6:	f7fc fbaa 	bl	8001a2e <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d008      	beq.n	80052f4 <HAL_SPI_Init+0x220>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d004      	beq.n	80052f4 <HAL_SPI_Init+0x220>
 80052ea:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80052ee:	4819      	ldr	r0, [pc, #100]	; (8005354 <HAL_SPI_Init+0x280>)
 80052f0:	f7fc fb9d 	bl	8001a2e <assert_failed>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_SPI_Init+0x240>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7fc fcce 	bl	8001cb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800532a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005334:	d910      	bls.n	8005358 <HAL_SPI_Init+0x284>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005336:	2300      	movs	r3, #0
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	e010      	b.n	800535e <HAL_SPI_Init+0x28a>
 800533c:	40013000 	.word	0x40013000
 8005340:	40003800 	.word	0x40003800
 8005344:	40003c00 	.word	0x40003c00
 8005348:	40013400 	.word	0x40013400
 800534c:	40015000 	.word	0x40015000
 8005350:	40015400 	.word	0x40015400
 8005354:	08007f18 	.word	0x08007f18
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005358:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800535c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005366:	d007      	beq.n	8005378 <HAL_SPI_Init+0x2a4>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005370:	d002      	beq.n	8005378 <HAL_SPI_Init+0x2a4>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10b      	bne.n	8005398 <HAL_SPI_Init+0x2c4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005388:	d903      	bls.n	8005392 <HAL_SPI_Init+0x2be>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2202      	movs	r2, #2
 800538e:	631a      	str	r2, [r3, #48]	; 0x30
 8005390:	e002      	b.n	8005398 <HAL_SPI_Init+0x2c4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	ea42 0103 	orr.w	r1, r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	0c1b      	lsrs	r3, r3, #16
 80053d8:	f003 0204 	and.w	r2, r3, #4
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e6:	431a      	orrs	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	ea42 0103 	orr.w	r1, r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	69da      	ldr	r2, [r3, #28]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005408:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop

08005424 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b088      	sub	sp, #32
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	603b      	str	r3, [r7, #0]
 8005430:	4613      	mov	r3, r2
 8005432:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d009      	beq.n	8005454 <HAL_SPI_Transmit+0x30>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005448:	d004      	beq.n	8005454 <HAL_SPI_Transmit+0x30>
 800544a:	f44f 7147 	mov.w	r1, #796	; 0x31c
 800544e:	4895      	ldr	r0, [pc, #596]	; (80056a4 <HAL_SPI_Transmit+0x280>)
 8005450:	f7fc faed 	bl	8001a2e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800545a:	2b01      	cmp	r3, #1
 800545c:	d101      	bne.n	8005462 <HAL_SPI_Transmit+0x3e>
 800545e:	2302      	movs	r3, #2
 8005460:	e152      	b.n	8005708 <HAL_SPI_Transmit+0x2e4>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800546a:	f7fd f879 	bl	8002560 <HAL_GetTick>
 800546e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005470:	88fb      	ldrh	r3, [r7, #6]
 8005472:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b01      	cmp	r3, #1
 800547e:	d002      	beq.n	8005486 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8005480:	2302      	movs	r3, #2
 8005482:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005484:	e137      	b.n	80056f6 <HAL_SPI_Transmit+0x2d2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d002      	beq.n	8005492 <HAL_SPI_Transmit+0x6e>
 800548c:	88fb      	ldrh	r3, [r7, #6]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d102      	bne.n	8005498 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005496:	e12e      	b.n	80056f6 <HAL_SPI_Transmit+0x2d2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2203      	movs	r2, #3
 800549c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	88fa      	ldrh	r2, [r7, #6]
 80054b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	88fa      	ldrh	r2, [r7, #6]
 80054b6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054e2:	d107      	bne.n	80054f4 <HAL_SPI_Transmit+0xd0>
  {
    SPI_1LINE_TX(hspi);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fe:	2b40      	cmp	r3, #64	; 0x40
 8005500:	d007      	beq.n	8005512 <HAL_SPI_Transmit+0xee>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005510:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800551a:	d94b      	bls.n	80055b4 <HAL_SPI_Transmit+0x190>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <HAL_SPI_Transmit+0x106>
 8005524:	8afb      	ldrh	r3, [r7, #22]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d13e      	bne.n	80055a8 <HAL_SPI_Transmit+0x184>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552e:	881a      	ldrh	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553a:	1c9a      	adds	r2, r3, #2
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29a      	uxth	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800554e:	e02b      	b.n	80055a8 <HAL_SPI_Transmit+0x184>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b02      	cmp	r3, #2
 800555c:	d112      	bne.n	8005584 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005562:	881a      	ldrh	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556e:	1c9a      	adds	r2, r3, #2
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005578:	b29b      	uxth	r3, r3
 800557a:	3b01      	subs	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005582:	e011      	b.n	80055a8 <HAL_SPI_Transmit+0x184>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005584:	f7fc ffec 	bl	8002560 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d803      	bhi.n	800559c <HAL_SPI_Transmit+0x178>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559a:	d102      	bne.n	80055a2 <HAL_SPI_Transmit+0x17e>
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d102      	bne.n	80055a8 <HAL_SPI_Transmit+0x184>
        {
          errorcode = HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055a6:	e0a6      	b.n	80056f6 <HAL_SPI_Transmit+0x2d2>
    while (hspi->TxXferCount > 0U)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1ce      	bne.n	8005550 <HAL_SPI_Transmit+0x12c>
 80055b2:	e07e      	b.n	80056b2 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d002      	beq.n	80055c2 <HAL_SPI_Transmit+0x19e>
 80055bc:	8afb      	ldrh	r3, [r7, #22]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d172      	bne.n	80056a8 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d912      	bls.n	80055f2 <HAL_SPI_Transmit+0x1ce>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d0:	881a      	ldrh	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055dc:	1c9a      	adds	r2, r3, #2
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b02      	subs	r3, #2
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055f0:	e05a      	b.n	80056a8 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	330c      	adds	r3, #12
 80055fc:	7812      	ldrb	r2, [r2, #0]
 80055fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800560e:	b29b      	uxth	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	b29a      	uxth	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005618:	e046      	b.n	80056a8 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b02      	cmp	r3, #2
 8005626:	d12b      	bne.n	8005680 <HAL_SPI_Transmit+0x25c>
      {
        if (hspi->TxXferCount > 1U)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b01      	cmp	r3, #1
 8005630:	d912      	bls.n	8005658 <HAL_SPI_Transmit+0x234>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005636:	881a      	ldrh	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005642:	1c9a      	adds	r2, r3, #2
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b02      	subs	r3, #2
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005656:	e027      	b.n	80056a8 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	330c      	adds	r3, #12
 8005662:	7812      	ldrb	r2, [r2, #0]
 8005664:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005674:	b29b      	uxth	r3, r3
 8005676:	3b01      	subs	r3, #1
 8005678:	b29a      	uxth	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800567e:	e013      	b.n	80056a8 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005680:	f7fc ff6e 	bl	8002560 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	429a      	cmp	r2, r3
 800568e:	d803      	bhi.n	8005698 <HAL_SPI_Transmit+0x274>
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005696:	d102      	bne.n	800569e <HAL_SPI_Transmit+0x27a>
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d104      	bne.n	80056a8 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056a2:	e028      	b.n	80056f6 <HAL_SPI_Transmit+0x2d2>
 80056a4:	08007f18 	.word	0x08007f18
    while (hspi->TxXferCount > 0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1b3      	bne.n	800561a <HAL_SPI_Transmit+0x1f6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	6839      	ldr	r1, [r7, #0]
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 fdbe 	bl	8006238 <SPI_EndRxTxTransaction>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d002      	beq.n	80056c8 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2220      	movs	r2, #32
 80056c6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10a      	bne.n	80056e6 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056d0:	2300      	movs	r3, #0
 80056d2:	613b      	str	r3, [r7, #16]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	613b      	str	r3, [r7, #16]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d002      	beq.n	80056f4 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	77fb      	strb	r3, [r7, #31]
 80056f2:	e000      	b.n	80056f6 <HAL_SPI_Transmit+0x2d2>
  }

error:
 80056f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005706:	7ffb      	ldrb	r3, [r7, #31]
}
 8005708:	4618      	mov	r0, r3
 800570a:	3720      	adds	r7, #32
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b088      	sub	sp, #32
 8005714:	af02      	add	r7, sp, #8
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	603b      	str	r3, [r7, #0]
 800571c:	4613      	mov	r3, r2
 800571e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005720:	2300      	movs	r3, #0
 8005722:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800572c:	d112      	bne.n	8005754 <HAL_SPI_Receive+0x44>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10e      	bne.n	8005754 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2204      	movs	r2, #4
 800573a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800573e:	88fa      	ldrh	r2, [r7, #6]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	4613      	mov	r3, r2
 8005746:	68ba      	ldr	r2, [r7, #8]
 8005748:	68b9      	ldr	r1, [r7, #8]
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f000 f908 	bl	8005960 <HAL_SPI_TransmitReceive>
 8005750:	4603      	mov	r3, r0
 8005752:	e101      	b.n	8005958 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800575a:	2b01      	cmp	r3, #1
 800575c:	d101      	bne.n	8005762 <HAL_SPI_Receive+0x52>
 800575e:	2302      	movs	r3, #2
 8005760:	e0fa      	b.n	8005958 <HAL_SPI_Receive+0x248>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800576a:	f7fc fef9 	bl	8002560 <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d002      	beq.n	8005782 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800577c:	2302      	movs	r3, #2
 800577e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005780:	e0e1      	b.n	8005946 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d002      	beq.n	800578e <HAL_SPI_Receive+0x7e>
 8005788:	88fb      	ldrh	r3, [r7, #6]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d102      	bne.n	8005794 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005792:	e0d8      	b.n	8005946 <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2204      	movs	r2, #4
 8005798:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	88fa      	ldrh	r2, [r7, #6]
 80057ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	88fa      	ldrh	r2, [r7, #6]
 80057b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057de:	d908      	bls.n	80057f2 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057ee:	605a      	str	r2, [r3, #4]
 80057f0:	e007      	b.n	8005802 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005800:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800580a:	d107      	bne.n	800581c <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800581a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005826:	2b40      	cmp	r3, #64	; 0x40
 8005828:	d007      	beq.n	800583a <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005838:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005842:	d867      	bhi.n	8005914 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005844:	e030      	b.n	80058a8 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b01      	cmp	r3, #1
 8005852:	d117      	bne.n	8005884 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f103 020c 	add.w	r2, r3, #12
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005860:	7812      	ldrb	r2, [r2, #0]
 8005862:	b2d2      	uxtb	r2, r2
 8005864:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005876:	b29b      	uxth	r3, r3
 8005878:	3b01      	subs	r3, #1
 800587a:	b29a      	uxth	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005882:	e011      	b.n	80058a8 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005884:	f7fc fe6c 	bl	8002560 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	429a      	cmp	r2, r3
 8005892:	d803      	bhi.n	800589c <HAL_SPI_Receive+0x18c>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800589a:	d102      	bne.n	80058a2 <HAL_SPI_Receive+0x192>
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d102      	bne.n	80058a8 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058a6:	e04e      	b.n	8005946 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1c8      	bne.n	8005846 <HAL_SPI_Receive+0x136>
 80058b4:	e034      	b.n	8005920 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d115      	bne.n	80058f0 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68da      	ldr	r2, [r3, #12]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	b292      	uxth	r2, r2
 80058d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d6:	1c9a      	adds	r2, r3, #2
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	3b01      	subs	r3, #1
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058ee:	e011      	b.n	8005914 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058f0:	f7fc fe36 	bl	8002560 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d803      	bhi.n	8005908 <HAL_SPI_Receive+0x1f8>
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005906:	d102      	bne.n	800590e <HAL_SPI_Receive+0x1fe>
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d102      	bne.n	8005914 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005912:	e018      	b.n	8005946 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1ca      	bne.n	80058b6 <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	6839      	ldr	r1, [r7, #0]
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 fc2f 	bl	8006188 <SPI_EndRxTransaction>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800593a:	2b00      	cmp	r3, #0
 800593c:	d002      	beq.n	8005944 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	75fb      	strb	r3, [r7, #23]
 8005942:	e000      	b.n	8005946 <HAL_SPI_Receive+0x236>
  }

error :
 8005944:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005956:	7dfb      	ldrb	r3, [r7, #23]
}
 8005958:	4618      	mov	r0, r3
 800595a:	3718      	adds	r7, #24
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b08a      	sub	sp, #40	; 0x28
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800596e:	2301      	movs	r3, #1
 8005970:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d004      	beq.n	800598a <HAL_SPI_TransmitReceive+0x2a>
 8005980:	f240 41bf 	movw	r1, #1215	; 0x4bf
 8005984:	4895      	ldr	r0, [pc, #596]	; (8005bdc <HAL_SPI_TransmitReceive+0x27c>)
 8005986:	f7fc f852 	bl	8001a2e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005990:	2b01      	cmp	r3, #1
 8005992:	d101      	bne.n	8005998 <HAL_SPI_TransmitReceive+0x38>
 8005994:	2302      	movs	r3, #2
 8005996:	e1fd      	b.n	8005d94 <HAL_SPI_TransmitReceive+0x434>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059a0:	f7fc fdde 	bl	8002560 <HAL_GetTick>
 80059a4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059ac:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80059b4:	887b      	ldrh	r3, [r7, #2]
 80059b6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80059b8:	887b      	ldrh	r3, [r7, #2]
 80059ba:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059bc:	7efb      	ldrb	r3, [r7, #27]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d00e      	beq.n	80059e0 <HAL_SPI_TransmitReceive+0x80>
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059c8:	d106      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x78>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d102      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x78>
 80059d2:	7efb      	ldrb	r3, [r7, #27]
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d003      	beq.n	80059e0 <HAL_SPI_TransmitReceive+0x80>
  {
    errorcode = HAL_BUSY;
 80059d8:	2302      	movs	r3, #2
 80059da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80059de:	e1cf      	b.n	8005d80 <HAL_SPI_TransmitReceive+0x420>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <HAL_SPI_TransmitReceive+0x92>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <HAL_SPI_TransmitReceive+0x92>
 80059ec:	887b      	ldrh	r3, [r7, #2]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d103      	bne.n	80059fa <HAL_SPI_TransmitReceive+0x9a>
  {
    errorcode = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80059f8:	e1c2      	b.n	8005d80 <HAL_SPI_TransmitReceive+0x420>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d003      	beq.n	8005a0e <HAL_SPI_TransmitReceive+0xae>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2205      	movs	r2, #5
 8005a0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	887a      	ldrh	r2, [r7, #2]
 8005a1e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	887a      	ldrh	r2, [r7, #2]
 8005a26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	887a      	ldrh	r2, [r7, #2]
 8005a34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	887a      	ldrh	r2, [r7, #2]
 8005a3a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a50:	d802      	bhi.n	8005a58 <HAL_SPI_TransmitReceive+0xf8>
 8005a52:	8a3b      	ldrh	r3, [r7, #16]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d908      	bls.n	8005a6a <HAL_SPI_TransmitReceive+0x10a>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a66:	605a      	str	r2, [r3, #4]
 8005a68:	e007      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x11a>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a78:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a84:	2b40      	cmp	r3, #64	; 0x40
 8005a86:	d007      	beq.n	8005a98 <HAL_SPI_TransmitReceive+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005aa0:	d97c      	bls.n	8005b9c <HAL_SPI_TransmitReceive+0x23c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_SPI_TransmitReceive+0x150>
 8005aaa:	8a7b      	ldrh	r3, [r7, #18]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d169      	bne.n	8005b84 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab4:	881a      	ldrh	r2, [r3, #0]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac0:	1c9a      	adds	r2, r3, #2
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	3b01      	subs	r3, #1
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad4:	e056      	b.n	8005b84 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d11b      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x1bc>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d016      	beq.n	8005b1c <HAL_SPI_TransmitReceive+0x1bc>
 8005aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d113      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x1bc>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	881a      	ldrh	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b04:	1c9a      	adds	r2, r3, #2
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	3b01      	subs	r3, #1
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d11c      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x204>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d016      	beq.n	8005b64 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68da      	ldr	r2, [r3, #12]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b40:	b292      	uxth	r2, r2
 8005b42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b48:	1c9a      	adds	r2, r3, #2
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b60:	2301      	movs	r3, #1
 8005b62:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b64:	f7fc fcfc 	bl	8002560 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d807      	bhi.n	8005b84 <HAL_SPI_TransmitReceive+0x224>
 8005b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7a:	d003      	beq.n	8005b84 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005b82:	e0fd      	b.n	8005d80 <HAL_SPI_TransmitReceive+0x420>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1a3      	bne.n	8005ad6 <HAL_SPI_TransmitReceive+0x176>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d19d      	bne.n	8005ad6 <HAL_SPI_TransmitReceive+0x176>
 8005b9a:	e0e1      	b.n	8005d60 <HAL_SPI_TransmitReceive+0x400>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d003      	beq.n	8005bac <HAL_SPI_TransmitReceive+0x24c>
 8005ba4:	8a7b      	ldrh	r3, [r7, #18]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	f040 80cd 	bne.w	8005d46 <HAL_SPI_TransmitReceive+0x3e6>
    {
      if (hspi->TxXferCount > 1U)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d914      	bls.n	8005be0 <HAL_SPI_TransmitReceive+0x280>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bba:	881a      	ldrh	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc6:	1c9a      	adds	r2, r3, #2
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	3b02      	subs	r3, #2
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bda:	e0b4      	b.n	8005d46 <HAL_SPI_TransmitReceive+0x3e6>
 8005bdc:	08007f18 	.word	0x08007f18
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	330c      	adds	r3, #12
 8005bea:	7812      	ldrb	r2, [r2, #0]
 8005bec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c06:	e09e      	b.n	8005d46 <HAL_SPI_TransmitReceive+0x3e6>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d134      	bne.n	8005c80 <HAL_SPI_TransmitReceive+0x320>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d02f      	beq.n	8005c80 <HAL_SPI_TransmitReceive+0x320>
 8005c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d12c      	bne.n	8005c80 <HAL_SPI_TransmitReceive+0x320>
      {
        if (hspi->TxXferCount > 1U)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d912      	bls.n	8005c56 <HAL_SPI_TransmitReceive+0x2f6>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	881a      	ldrh	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c40:	1c9a      	adds	r2, r3, #2
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	3b02      	subs	r3, #2
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c54:	e012      	b.n	8005c7c <HAL_SPI_TransmitReceive+0x31c>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	330c      	adds	r3, #12
 8005c60:	7812      	ldrb	r2, [r2, #0]
 8005c62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c68:	1c5a      	adds	r2, r3, #1
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d148      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x3c0>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d042      	beq.n	8005d20 <HAL_SPI_TransmitReceive+0x3c0>
      {
        if (hspi->RxXferCount > 1U)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d923      	bls.n	8005cee <HAL_SPI_TransmitReceive+0x38e>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68da      	ldr	r2, [r3, #12]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb0:	b292      	uxth	r2, r2
 8005cb2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb8:	1c9a      	adds	r2, r3, #2
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	3b02      	subs	r3, #2
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d81f      	bhi.n	8005d1c <HAL_SPI_TransmitReceive+0x3bc>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cea:	605a      	str	r2, [r3, #4]
 8005cec:	e016      	b.n	8005d1c <HAL_SPI_TransmitReceive+0x3bc>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f103 020c 	add.w	r2, r3, #12
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfa:	7812      	ldrb	r2, [r2, #0]
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d20:	f7fc fc1e 	bl	8002560 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d803      	bhi.n	8005d38 <HAL_SPI_TransmitReceive+0x3d8>
 8005d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d36:	d102      	bne.n	8005d3e <HAL_SPI_TransmitReceive+0x3de>
 8005d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d103      	bne.n	8005d46 <HAL_SPI_TransmitReceive+0x3e6>
      {
        errorcode = HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005d44:	e01c      	b.n	8005d80 <HAL_SPI_TransmitReceive+0x420>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f47f af5b 	bne.w	8005c08 <HAL_SPI_TransmitReceive+0x2a8>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f47f af54 	bne.w	8005c08 <HAL_SPI_TransmitReceive+0x2a8>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d60:	69fa      	ldr	r2, [r7, #28]
 8005d62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 fa67 	bl	8006238 <SPI_EndRxTxTransaction>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d006      	beq.n	8005d7e <HAL_SPI_TransmitReceive+0x41e>
  {
    errorcode = HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	661a      	str	r2, [r3, #96]	; 0x60
 8005d7c:	e000      	b.n	8005d80 <HAL_SPI_TransmitReceive+0x420>
  }

error :
 8005d7e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3728      	adds	r7, #40	; 0x28
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b088      	sub	sp, #32
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	099b      	lsrs	r3, r3, #6
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d10f      	bne.n	8005de0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00a      	beq.n	8005de0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	099b      	lsrs	r3, r3, #6
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d004      	beq.n	8005de0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	4798      	blx	r3
    return;
 8005dde:	e0d8      	b.n	8005f92 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	085b      	lsrs	r3, r3, #1
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00a      	beq.n	8005e02 <HAL_SPI_IRQHandler+0x66>
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	09db      	lsrs	r3, r3, #7
 8005df0:	f003 0301 	and.w	r3, r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d004      	beq.n	8005e02 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	4798      	blx	r3
    return;
 8005e00:	e0c7      	b.n	8005f92 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	095b      	lsrs	r3, r3, #5
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10c      	bne.n	8005e28 <HAL_SPI_IRQHandler+0x8c>
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	099b      	lsrs	r3, r3, #6
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d106      	bne.n	8005e28 <HAL_SPI_IRQHandler+0x8c>
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	0a1b      	lsrs	r3, r3, #8
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f000 80b5 	beq.w	8005f92 <HAL_SPI_IRQHandler+0x1f6>
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	095b      	lsrs	r3, r3, #5
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 80ae 	beq.w	8005f92 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	099b      	lsrs	r3, r3, #6
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d023      	beq.n	8005e8a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b03      	cmp	r3, #3
 8005e4c:	d011      	beq.n	8005e72 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e52:	f043 0204 	orr.w	r2, r3, #4
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	617b      	str	r3, [r7, #20]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	617b      	str	r3, [r7, #20]
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	e00b      	b.n	8005e8a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e72:	2300      	movs	r3, #0
 8005e74:	613b      	str	r3, [r7, #16]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	613b      	str	r3, [r7, #16]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	613b      	str	r3, [r7, #16]
 8005e86:	693b      	ldr	r3, [r7, #16]
        return;
 8005e88:	e083      	b.n	8005f92 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d014      	beq.n	8005ec0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e9a:	f043 0201 	orr.w	r2, r3, #1
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	60fb      	str	r3, [r7, #12]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	60fb      	str	r3, [r7, #12]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	0a1b      	lsrs	r3, r3, #8
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00c      	beq.n	8005ee6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ed0:	f043 0208 	orr.w	r2, r3, #8
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005ed8:	2300      	movs	r3, #0
 8005eda:	60bb      	str	r3, [r7, #8]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	60bb      	str	r3, [r7, #8]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d050      	beq.n	8005f90 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005efc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d104      	bne.n	8005f1a <HAL_SPI_IRQHandler+0x17e>
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d034      	beq.n	8005f84 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0203 	bic.w	r2, r2, #3
 8005f28:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d011      	beq.n	8005f56 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f36:	4a18      	ldr	r2, [pc, #96]	; (8005f98 <HAL_SPI_IRQHandler+0x1fc>)
 8005f38:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fc fdcc 	bl	8002adc <HAL_DMA_Abort_IT>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f4e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d016      	beq.n	8005f8c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f62:	4a0d      	ldr	r2, [pc, #52]	; (8005f98 <HAL_SPI_IRQHandler+0x1fc>)
 8005f64:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fc fdb6 	bl	8002adc <HAL_DMA_Abort_IT>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00a      	beq.n	8005f8c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005f82:	e003      	b.n	8005f8c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 f809 	bl	8005f9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005f8a:	e000      	b.n	8005f8e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005f8c:	bf00      	nop
    return;
 8005f8e:	bf00      	nop
 8005f90:	bf00      	nop
  }
}
 8005f92:	3720      	adds	r7, #32
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	08005fb1 	.word	0x08005fb1

08005f9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f7ff ffe5 	bl	8005f9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fd2:	bf00      	nop
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b084      	sub	sp, #16
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	60b9      	str	r1, [r7, #8]
 8005fe4:	603b      	str	r3, [r7, #0]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fea:	e04c      	b.n	8006086 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff2:	d048      	beq.n	8006086 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005ff4:	f7fc fab4 	bl	8002560 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	429a      	cmp	r2, r3
 8006002:	d902      	bls.n	800600a <SPI_WaitFlagStateUntilTimeout+0x30>
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d13d      	bne.n	8006086 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006018:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006022:	d111      	bne.n	8006048 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800602c:	d004      	beq.n	8006038 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006036:	d107      	bne.n	8006048 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006046:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006050:	d10f      	bne.n	8006072 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006070:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e00f      	b.n	80060a6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689a      	ldr	r2, [r3, #8]
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	4013      	ands	r3, r2
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	429a      	cmp	r2, r3
 8006094:	bf0c      	ite	eq
 8006096:	2301      	moveq	r3, #1
 8006098:	2300      	movne	r3, #0
 800609a:	b2db      	uxtb	r3, r3
 800609c:	461a      	mov	r2, r3
 800609e:	79fb      	ldrb	r3, [r7, #7]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d1a3      	bne.n	8005fec <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b084      	sub	sp, #16
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	607a      	str	r2, [r7, #4]
 80060ba:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80060bc:	e057      	b.n	800616e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80060c4:	d106      	bne.n	80060d4 <SPI_WaitFifoStateUntilTimeout+0x26>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d103      	bne.n	80060d4 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	330c      	adds	r3, #12
 80060d2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d048      	beq.n	800616e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80060dc:	f7fc fa40 	bl	8002560 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d902      	bls.n	80060f2 <SPI_WaitFifoStateUntilTimeout+0x44>
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d13d      	bne.n	800616e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006100:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800610a:	d111      	bne.n	8006130 <SPI_WaitFifoStateUntilTimeout+0x82>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006114:	d004      	beq.n	8006120 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800611e:	d107      	bne.n	8006130 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800612e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006138:	d10f      	bne.n	800615a <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006158:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e008      	b.n	8006180 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	4013      	ands	r3, r2
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	429a      	cmp	r2, r3
 800617c:	d19f      	bne.n	80060be <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b086      	sub	sp, #24
 800618c:	af02      	add	r7, sp, #8
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800619c:	d111      	bne.n	80061c2 <SPI_EndRxTransaction+0x3a>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061a6:	d004      	beq.n	80061b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061b0:	d107      	bne.n	80061c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061c0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2200      	movs	r2, #0
 80061ca:	2180      	movs	r1, #128	; 0x80
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f7ff ff04 	bl	8005fda <SPI_WaitFlagStateUntilTimeout>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d007      	beq.n	80061e8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061dc:	f043 0220 	orr.w	r2, r3, #32
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e023      	b.n	8006230 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061f0:	d11d      	bne.n	800622e <SPI_EndRxTransaction+0xa6>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061fa:	d004      	beq.n	8006206 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006204:	d113      	bne.n	800622e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	9300      	str	r3, [sp, #0]
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	2200      	movs	r2, #0
 800620e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f7ff ff4b 	bl	80060ae <SPI_WaitFifoStateUntilTimeout>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d007      	beq.n	800622e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006222:	f043 0220 	orr.w	r2, r3, #32
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e000      	b.n	8006230 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b086      	sub	sp, #24
 800623c:	af02      	add	r7, sp, #8
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	9300      	str	r3, [sp, #0]
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2200      	movs	r2, #0
 800624c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f7ff ff2c 	bl	80060ae <SPI_WaitFifoStateUntilTimeout>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d007      	beq.n	800626c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006260:	f043 0220 	orr.w	r2, r3, #32
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e027      	b.n	80062bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2200      	movs	r2, #0
 8006274:	2180      	movs	r1, #128	; 0x80
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f7ff feaf 	bl	8005fda <SPI_WaitFlagStateUntilTimeout>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d007      	beq.n	8006292 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006286:	f043 0220 	orr.w	r2, r3, #32
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e014      	b.n	80062bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	9300      	str	r3, [sp, #0]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	2200      	movs	r2, #0
 800629a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f7ff ff05 	bl	80060ae <SPI_WaitFifoStateUntilTimeout>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d007      	beq.n	80062ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ae:	f043 0220 	orr.w	r2, r3, #32
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e000      	b.n	80062bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e09f      	b.n	8006416 <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d02d      	beq.n	800633a <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a4f      	ldr	r2, [pc, #316]	; (8006420 <HAL_UART_Init+0x15c>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d055      	beq.n	8006394 <HAL_UART_Init+0xd0>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a4d      	ldr	r2, [pc, #308]	; (8006424 <HAL_UART_Init+0x160>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d050      	beq.n	8006394 <HAL_UART_Init+0xd0>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a4c      	ldr	r2, [pc, #304]	; (8006428 <HAL_UART_Init+0x164>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d04b      	beq.n	8006394 <HAL_UART_Init+0xd0>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a4a      	ldr	r2, [pc, #296]	; (800642c <HAL_UART_Init+0x168>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d046      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a49      	ldr	r2, [pc, #292]	; (8006430 <HAL_UART_Init+0x16c>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d041      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a47      	ldr	r2, [pc, #284]	; (8006434 <HAL_UART_Init+0x170>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d03c      	beq.n	8006394 <HAL_UART_Init+0xd0>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a46      	ldr	r2, [pc, #280]	; (8006438 <HAL_UART_Init+0x174>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d037      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a44      	ldr	r2, [pc, #272]	; (800643c <HAL_UART_Init+0x178>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d032      	beq.n	8006394 <HAL_UART_Init+0xd0>
 800632e:	f44f 7195 	mov.w	r1, #298	; 0x12a
 8006332:	4843      	ldr	r0, [pc, #268]	; (8006440 <HAL_UART_Init+0x17c>)
 8006334:	f7fb fb7b 	bl	8001a2e <assert_failed>
 8006338:	e02c      	b.n	8006394 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a38      	ldr	r2, [pc, #224]	; (8006420 <HAL_UART_Init+0x15c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d027      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a36      	ldr	r2, [pc, #216]	; (8006424 <HAL_UART_Init+0x160>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d022      	beq.n	8006394 <HAL_UART_Init+0xd0>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a35      	ldr	r2, [pc, #212]	; (8006428 <HAL_UART_Init+0x164>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d01d      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a33      	ldr	r2, [pc, #204]	; (800642c <HAL_UART_Init+0x168>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d018      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a32      	ldr	r2, [pc, #200]	; (8006430 <HAL_UART_Init+0x16c>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d013      	beq.n	8006394 <HAL_UART_Init+0xd0>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a30      	ldr	r2, [pc, #192]	; (8006434 <HAL_UART_Init+0x170>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d00e      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a2f      	ldr	r2, [pc, #188]	; (8006438 <HAL_UART_Init+0x174>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d009      	beq.n	8006394 <HAL_UART_Init+0xd0>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a2d      	ldr	r2, [pc, #180]	; (800643c <HAL_UART_Init+0x178>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d004      	beq.n	8006394 <HAL_UART_Init+0xd0>
 800638a:	f240 112f 	movw	r1, #303	; 0x12f
 800638e:	482c      	ldr	r0, [pc, #176]	; (8006440 <HAL_UART_Init+0x17c>)
 8006390:	f7fb fb4d 	bl	8001a2e <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006398:	2b00      	cmp	r3, #0
 800639a:	d106      	bne.n	80063aa <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f7fb ff63 	bl	8002270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2224      	movs	r2, #36	; 0x24
 80063ae:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 0201 	bic.w	r2, r2, #1
 80063be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 fb01 	bl	80069c8 <UART_SetConfig>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e022      	b.n	8006416 <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d002      	beq.n	80063de <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 fe31 	bl	8007040 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	685a      	ldr	r2, [r3, #4]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f042 0201 	orr.w	r2, r2, #1
 800640c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 ff6a 	bl	80072e8 <UART_CheckIdleState>
 8006414:	4603      	mov	r3, r0
}
 8006416:	4618      	mov	r0, r3
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	40011000 	.word	0x40011000
 8006424:	40004400 	.word	0x40004400
 8006428:	40004800 	.word	0x40004800
 800642c:	40004c00 	.word	0x40004c00
 8006430:	40005000 	.word	0x40005000
 8006434:	40011400 	.word	0x40011400
 8006438:	40007800 	.word	0x40007800
 800643c:	40007c00 	.word	0x40007c00
 8006440:	08007f50 	.word	0x08007f50

08006444 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b08a      	sub	sp, #40	; 0x28
 8006448:	af02      	add	r7, sp, #8
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	603b      	str	r3, [r7, #0]
 8006450:	4613      	mov	r3, r2
 8006452:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006458:	2b20      	cmp	r3, #32
 800645a:	d17f      	bne.n	800655c <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d002      	beq.n	8006468 <HAL_UART_Transmit+0x24>
 8006462:	88fb      	ldrh	r3, [r7, #6]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e078      	b.n	800655e <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006472:	2b01      	cmp	r3, #1
 8006474:	d101      	bne.n	800647a <HAL_UART_Transmit+0x36>
 8006476:	2302      	movs	r3, #2
 8006478:	e071      	b.n	800655e <HAL_UART_Transmit+0x11a>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2221      	movs	r2, #33	; 0x21
 800648c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800648e:	f7fc f867 	bl	8002560 <HAL_GetTick>
 8006492:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	88fa      	ldrh	r2, [r7, #6]
 8006498:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	88fa      	ldrh	r2, [r7, #6]
 80064a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ac:	d108      	bne.n	80064c0 <HAL_UART_Transmit+0x7c>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d104      	bne.n	80064c0 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80064b6:	2300      	movs	r3, #0
 80064b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	61bb      	str	r3, [r7, #24]
 80064be:	e003      	b.n	80064c8 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064c4:	2300      	movs	r3, #0
 80064c6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80064d0:	e02c      	b.n	800652c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2200      	movs	r2, #0
 80064da:	2180      	movs	r1, #128	; 0x80
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 ff48 	bl	8007372 <UART_WaitOnFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e038      	b.n	800655e <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d10b      	bne.n	800650a <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	881b      	ldrh	r3, [r3, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006500:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	3302      	adds	r3, #2
 8006506:	61bb      	str	r3, [r7, #24]
 8006508:	e007      	b.n	800651a <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	781a      	ldrb	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	3301      	adds	r3, #1
 8006518:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006520:	b29b      	uxth	r3, r3
 8006522:	3b01      	subs	r3, #1
 8006524:	b29a      	uxth	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006532:	b29b      	uxth	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1cc      	bne.n	80064d2 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	2200      	movs	r2, #0
 8006540:	2140      	movs	r1, #64	; 0x40
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f000 ff15 	bl	8007372 <UART_WaitOnFlagUntilTimeout>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e005      	b.n	800655e <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2220      	movs	r2, #32
 8006556:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006558:	2300      	movs	r3, #0
 800655a:	e000      	b.n	800655e <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800655c:	2302      	movs	r3, #2
  }
}
 800655e:	4618      	mov	r0, r3
 8006560:	3720      	adds	r7, #32
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b08a      	sub	sp, #40	; 0x28
 800656a:	af02      	add	r7, sp, #8
 800656c:	60f8      	str	r0, [r7, #12]
 800656e:	60b9      	str	r1, [r7, #8]
 8006570:	603b      	str	r3, [r7, #0]
 8006572:	4613      	mov	r3, r2
 8006574:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800657a:	2b20      	cmp	r3, #32
 800657c:	f040 80ba 	bne.w	80066f4 <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d002      	beq.n	800658c <HAL_UART_Receive+0x26>
 8006586:	88fb      	ldrh	r3, [r7, #6]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e0b2      	b.n	80066f6 <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006596:	2b01      	cmp	r3, #1
 8006598:	d101      	bne.n	800659e <HAL_UART_Receive+0x38>
 800659a:	2302      	movs	r3, #2
 800659c:	e0ab      	b.n	80066f6 <HAL_UART_Receive+0x190>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2200      	movs	r2, #0
 80065aa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2222      	movs	r2, #34	; 0x22
 80065b0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80065b2:	f7fb ffd5 	bl	8002560 <HAL_GetTick>
 80065b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	88fa      	ldrh	r2, [r7, #6]
 80065bc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	88fa      	ldrh	r2, [r7, #6]
 80065c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d0:	d10e      	bne.n	80065f0 <HAL_UART_Receive+0x8a>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d105      	bne.n	80065e6 <HAL_UART_Receive+0x80>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f240 12ff 	movw	r2, #511	; 0x1ff
 80065e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065e4:	e02d      	b.n	8006642 <HAL_UART_Receive+0xdc>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	22ff      	movs	r2, #255	; 0xff
 80065ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065ee:	e028      	b.n	8006642 <HAL_UART_Receive+0xdc>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10d      	bne.n	8006614 <HAL_UART_Receive+0xae>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d104      	bne.n	800660a <HAL_UART_Receive+0xa4>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	22ff      	movs	r2, #255	; 0xff
 8006604:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006608:	e01b      	b.n	8006642 <HAL_UART_Receive+0xdc>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	227f      	movs	r2, #127	; 0x7f
 800660e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006612:	e016      	b.n	8006642 <HAL_UART_Receive+0xdc>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800661c:	d10d      	bne.n	800663a <HAL_UART_Receive+0xd4>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d104      	bne.n	8006630 <HAL_UART_Receive+0xca>
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	227f      	movs	r2, #127	; 0x7f
 800662a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800662e:	e008      	b.n	8006642 <HAL_UART_Receive+0xdc>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	223f      	movs	r2, #63	; 0x3f
 8006634:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006638:	e003      	b.n	8006642 <HAL_UART_Receive+0xdc>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006648:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006652:	d108      	bne.n	8006666 <HAL_UART_Receive+0x100>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d104      	bne.n	8006666 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 800665c:	2300      	movs	r3, #0
 800665e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	61bb      	str	r3, [r7, #24]
 8006664:	e003      	b.n	800666e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800666a:	2300      	movs	r3, #0
 800666c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006676:	e032      	b.n	80066de <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2200      	movs	r2, #0
 8006680:	2120      	movs	r1, #32
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 fe75 	bl	8007372 <UART_WaitOnFlagUntilTimeout>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d001      	beq.n	8006692 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e031      	b.n	80066f6 <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10c      	bne.n	80066b2 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669e:	b29a      	uxth	r2, r3
 80066a0:	8a7b      	ldrh	r3, [r7, #18]
 80066a2:	4013      	ands	r3, r2
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	3302      	adds	r3, #2
 80066ae:	61bb      	str	r3, [r7, #24]
 80066b0:	e00c      	b.n	80066cc <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	8a7b      	ldrh	r3, [r7, #18]
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	4013      	ands	r3, r2
 80066c0:	b2da      	uxtb	r2, r3
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	3301      	adds	r3, #1
 80066ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	3b01      	subs	r3, #1
 80066d6:	b29a      	uxth	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1c6      	bne.n	8006678 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2220      	movs	r2, #32
 80066ee:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	e000      	b.n	80066f6 <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 80066f4:	2302      	movs	r3, #2
  }
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3720      	adds	r7, #32
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
	...

08006700 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b088      	sub	sp, #32
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006720:	69fa      	ldr	r2, [r7, #28]
 8006722:	f640 030f 	movw	r3, #2063	; 0x80f
 8006726:	4013      	ands	r3, r2
 8006728:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d113      	bne.n	8006758 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00e      	beq.n	8006758 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	f003 0320 	and.w	r3, r3, #32
 8006740:	2b00      	cmp	r3, #0
 8006742:	d009      	beq.n	8006758 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 8114 	beq.w	8006976 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	4798      	blx	r3
      }
      return;
 8006756:	e10e      	b.n	8006976 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	f000 80d6 	beq.w	800690c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b00      	cmp	r3, #0
 8006768:	d105      	bne.n	8006776 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006770:	2b00      	cmp	r3, #0
 8006772:	f000 80cb 	beq.w	800690c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00e      	beq.n	800679e <HAL_UART_IRQHandler+0x9e>
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006786:	2b00      	cmp	r3, #0
 8006788:	d009      	beq.n	800679e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2201      	movs	r2, #1
 8006790:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006796:	f043 0201 	orr.w	r2, r3, #1
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00e      	beq.n	80067c6 <HAL_UART_IRQHandler+0xc6>
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d009      	beq.n	80067c6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2202      	movs	r2, #2
 80067b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067be:	f043 0204 	orr.w	r2, r3, #4
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	f003 0304 	and.w	r3, r3, #4
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00e      	beq.n	80067ee <HAL_UART_IRQHandler+0xee>
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d009      	beq.n	80067ee <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2204      	movs	r2, #4
 80067e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067e6:	f043 0202 	orr.w	r2, r3, #2
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	f003 0308 	and.w	r3, r3, #8
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d013      	beq.n	8006820 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	f003 0320 	and.w	r3, r3, #32
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d104      	bne.n	800680c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006808:	2b00      	cmp	r3, #0
 800680a:	d009      	beq.n	8006820 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2208      	movs	r2, #8
 8006812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006818:	f043 0208 	orr.w	r2, r3, #8
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00f      	beq.n	800684a <HAL_UART_IRQHandler+0x14a>
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00a      	beq.n	800684a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800683c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006842:	f043 0220 	orr.w	r2, r3, #32
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 8093 	beq.w	800697a <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	f003 0320 	and.w	r3, r3, #32
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00c      	beq.n	8006878 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	f003 0320 	and.w	r3, r3, #32
 8006864:	2b00      	cmp	r3, #0
 8006866:	d007      	beq.n	8006878 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800686c:	2b00      	cmp	r3, #0
 800686e:	d003      	beq.n	8006878 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800687c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006888:	2b40      	cmp	r3, #64	; 0x40
 800688a:	d004      	beq.n	8006896 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006892:	2b00      	cmp	r3, #0
 8006894:	d031      	beq.n	80068fa <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fde6 	bl	8007468 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a6:	2b40      	cmp	r3, #64	; 0x40
 80068a8:	d123      	bne.n	80068f2 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	689a      	ldr	r2, [r3, #8]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068b8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d013      	beq.n	80068ea <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068c6:	4a30      	ldr	r2, [pc, #192]	; (8006988 <HAL_UART_IRQHandler+0x288>)
 80068c8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fc f904 	bl	8002adc <HAL_DMA_Abort_IT>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d016      	beq.n	8006908 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80068e4:	4610      	mov	r0, r2
 80068e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068e8:	e00e      	b.n	8006908 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f858 	bl	80069a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068f0:	e00a      	b.n	8006908 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f854 	bl	80069a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068f8:	e006      	b.n	8006908 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 f850 	bl	80069a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8006906:	e038      	b.n	800697a <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006908:	bf00      	nop
    return;
 800690a:	e036      	b.n	800697a <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00d      	beq.n	8006932 <HAL_UART_IRQHandler+0x232>
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800691c:	2b00      	cmp	r3, #0
 800691e:	d008      	beq.n	8006932 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006928:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f842 	bl	80069b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006930:	e026      	b.n	8006980 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00d      	beq.n	8006958 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006942:	2b00      	cmp	r3, #0
 8006944:	d008      	beq.n	8006958 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800694a:	2b00      	cmp	r3, #0
 800694c:	d017      	beq.n	800697e <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	4798      	blx	r3
    }
    return;
 8006956:	e012      	b.n	800697e <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00e      	beq.n	8006980 <HAL_UART_IRQHandler+0x280>
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006968:	2b00      	cmp	r3, #0
 800696a:	d009      	beq.n	8006980 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 fdb1 	bl	80074d4 <UART_EndTransmit_IT>
    return;
 8006972:	bf00      	nop
 8006974:	e004      	b.n	8006980 <HAL_UART_IRQHandler+0x280>
      return;
 8006976:	bf00      	nop
 8006978:	e002      	b.n	8006980 <HAL_UART_IRQHandler+0x280>
    return;
 800697a:	bf00      	nop
 800697c:	e000      	b.n	8006980 <HAL_UART_IRQHandler+0x280>
    return;
 800697e:	bf00      	nop
  }

}
 8006980:	3720      	adds	r7, #32
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	080074a9 	.word	0x080074a9

0800698c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80069d4:	2300      	movs	r3, #0
 80069d6:	75fb      	strb	r3, [r7, #23]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	4aaa      	ldr	r2, [pc, #680]	; (8006c88 <UART_SetConfig+0x2c0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d904      	bls.n	80069ec <UART_SetConfig+0x24>
 80069e2:	f640 21be 	movw	r1, #2750	; 0xabe
 80069e6:	48a9      	ldr	r0, [pc, #676]	; (8006c8c <UART_SetConfig+0x2c4>)
 80069e8:	f7fb f821 	bl	8001a2e <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069f4:	d00d      	beq.n	8006a12 <UART_SetConfig+0x4a>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d009      	beq.n	8006a12 <UART_SetConfig+0x4a>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a06:	d004      	beq.n	8006a12 <UART_SetConfig+0x4a>
 8006a08:	f640 21bf 	movw	r1, #2751	; 0xabf
 8006a0c:	489f      	ldr	r0, [pc, #636]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006a0e:	f7fb f80e 	bl	8001a2e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a1a:	d012      	beq.n	8006a42 <UART_SetConfig+0x7a>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00e      	beq.n	8006a42 <UART_SetConfig+0x7a>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a2c:	d009      	beq.n	8006a42 <UART_SetConfig+0x7a>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a36:	d004      	beq.n	8006a42 <UART_SetConfig+0x7a>
 8006a38:	f44f 612c 	mov.w	r1, #2752	; 0xac0
 8006a3c:	4893      	ldr	r0, [pc, #588]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006a3e:	f7fa fff6 	bl	8001a2e <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d009      	beq.n	8006a5e <UART_SetConfig+0x96>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a52:	d004      	beq.n	8006a5e <UART_SetConfig+0x96>
 8006a54:	f640 21c1 	movw	r1, #2753	; 0xac1
 8006a58:	488c      	ldr	r0, [pc, #560]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006a5a:	f7fa ffe8 	bl	8001a2e <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00e      	beq.n	8006a84 <UART_SetConfig+0xbc>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a6e:	d009      	beq.n	8006a84 <UART_SetConfig+0xbc>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006a78:	d004      	beq.n	8006a84 <UART_SetConfig+0xbc>
 8006a7a:	f640 21c3 	movw	r1, #2755	; 0xac3
 8006a7e:	4883      	ldr	r0, [pc, #524]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006a80:	f7fa ffd5 	bl	8001a2e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	f023 030c 	bic.w	r3, r3, #12
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d103      	bne.n	8006a98 <UART_SetConfig+0xd0>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	695b      	ldr	r3, [r3, #20]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d104      	bne.n	8006aa2 <UART_SetConfig+0xda>
 8006a98:	f640 21c4 	movw	r1, #2756	; 0xac4
 8006a9c:	487b      	ldr	r0, [pc, #492]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006a9e:	f7fa ffc6 	bl	8001a2e <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d013      	beq.n	8006ad2 <UART_SetConfig+0x10a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	699b      	ldr	r3, [r3, #24]
 8006aae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ab2:	d00e      	beq.n	8006ad2 <UART_SetConfig+0x10a>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006abc:	d009      	beq.n	8006ad2 <UART_SetConfig+0x10a>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ac6:	d004      	beq.n	8006ad2 <UART_SetConfig+0x10a>
 8006ac8:	f640 21c5 	movw	r1, #2757	; 0xac5
 8006acc:	486f      	ldr	r0, [pc, #444]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006ace:	f7fa ffae 	bl	8001a2e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d009      	beq.n	8006aee <UART_SetConfig+0x126>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	69db      	ldr	r3, [r3, #28]
 8006ade:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae2:	d004      	beq.n	8006aee <UART_SetConfig+0x126>
 8006ae4:	f640 21c6 	movw	r1, #2758	; 0xac6
 8006ae8:	4868      	ldr	r0, [pc, #416]	; (8006c8c <UART_SetConfig+0x2c4>)
 8006aea:	f7fa ffa0 	bl	8001a2e <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689a      	ldr	r2, [r3, #8]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	695b      	ldr	r3, [r3, #20]
 8006afc:	431a      	orrs	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	4b60      	ldr	r3, [pc, #384]	; (8006c90 <UART_SetConfig+0x2c8>)
 8006b0e:	4013      	ands	r3, r2
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	6939      	ldr	r1, [r7, #16]
 8006b16:	430b      	orrs	r3, r1
 8006b18:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68da      	ldr	r2, [r3, #12]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a4e      	ldr	r2, [pc, #312]	; (8006c94 <UART_SetConfig+0x2cc>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d122      	bne.n	8006ba4 <UART_SetConfig+0x1dc>
 8006b5e:	4b4e      	ldr	r3, [pc, #312]	; (8006c98 <UART_SetConfig+0x2d0>)
 8006b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b64:	f003 0303 	and.w	r3, r3, #3
 8006b68:	2b03      	cmp	r3, #3
 8006b6a:	d817      	bhi.n	8006b9c <UART_SetConfig+0x1d4>
 8006b6c:	a201      	add	r2, pc, #4	; (adr r2, 8006b74 <UART_SetConfig+0x1ac>)
 8006b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b72:	bf00      	nop
 8006b74:	08006b85 	.word	0x08006b85
 8006b78:	08006b91 	.word	0x08006b91
 8006b7c:	08006b8b 	.word	0x08006b8b
 8006b80:	08006b97 	.word	0x08006b97
 8006b84:	2301      	movs	r3, #1
 8006b86:	77fb      	strb	r3, [r7, #31]
 8006b88:	e14d      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	77fb      	strb	r3, [r7, #31]
 8006b8e:	e14a      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006b90:	2304      	movs	r3, #4
 8006b92:	77fb      	strb	r3, [r7, #31]
 8006b94:	e147      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006b96:	2308      	movs	r3, #8
 8006b98:	77fb      	strb	r3, [r7, #31]
 8006b9a:	e144      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006b9c:	2310      	movs	r3, #16
 8006b9e:	77fb      	strb	r3, [r7, #31]
 8006ba0:	bf00      	nop
 8006ba2:	e140      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a3c      	ldr	r2, [pc, #240]	; (8006c9c <UART_SetConfig+0x2d4>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d134      	bne.n	8006c18 <UART_SetConfig+0x250>
 8006bae:	4b3a      	ldr	r3, [pc, #232]	; (8006c98 <UART_SetConfig+0x2d0>)
 8006bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb4:	f003 030c 	and.w	r3, r3, #12
 8006bb8:	2b0c      	cmp	r3, #12
 8006bba:	d829      	bhi.n	8006c10 <UART_SetConfig+0x248>
 8006bbc:	a201      	add	r2, pc, #4	; (adr r2, 8006bc4 <UART_SetConfig+0x1fc>)
 8006bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc2:	bf00      	nop
 8006bc4:	08006bf9 	.word	0x08006bf9
 8006bc8:	08006c11 	.word	0x08006c11
 8006bcc:	08006c11 	.word	0x08006c11
 8006bd0:	08006c11 	.word	0x08006c11
 8006bd4:	08006c05 	.word	0x08006c05
 8006bd8:	08006c11 	.word	0x08006c11
 8006bdc:	08006c11 	.word	0x08006c11
 8006be0:	08006c11 	.word	0x08006c11
 8006be4:	08006bff 	.word	0x08006bff
 8006be8:	08006c11 	.word	0x08006c11
 8006bec:	08006c11 	.word	0x08006c11
 8006bf0:	08006c11 	.word	0x08006c11
 8006bf4:	08006c0b 	.word	0x08006c0b
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e113      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	77fb      	strb	r3, [r7, #31]
 8006c02:	e110      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c04:	2304      	movs	r3, #4
 8006c06:	77fb      	strb	r3, [r7, #31]
 8006c08:	e10d      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c0a:	2308      	movs	r3, #8
 8006c0c:	77fb      	strb	r3, [r7, #31]
 8006c0e:	e10a      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c10:	2310      	movs	r3, #16
 8006c12:	77fb      	strb	r3, [r7, #31]
 8006c14:	bf00      	nop
 8006c16:	e106      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a20      	ldr	r2, [pc, #128]	; (8006ca0 <UART_SetConfig+0x2d8>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d120      	bne.n	8006c64 <UART_SetConfig+0x29c>
 8006c22:	4b1d      	ldr	r3, [pc, #116]	; (8006c98 <UART_SetConfig+0x2d0>)
 8006c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006c2c:	2b10      	cmp	r3, #16
 8006c2e:	d00f      	beq.n	8006c50 <UART_SetConfig+0x288>
 8006c30:	2b10      	cmp	r3, #16
 8006c32:	d802      	bhi.n	8006c3a <UART_SetConfig+0x272>
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d005      	beq.n	8006c44 <UART_SetConfig+0x27c>
 8006c38:	e010      	b.n	8006c5c <UART_SetConfig+0x294>
 8006c3a:	2b20      	cmp	r3, #32
 8006c3c:	d005      	beq.n	8006c4a <UART_SetConfig+0x282>
 8006c3e:	2b30      	cmp	r3, #48	; 0x30
 8006c40:	d009      	beq.n	8006c56 <UART_SetConfig+0x28e>
 8006c42:	e00b      	b.n	8006c5c <UART_SetConfig+0x294>
 8006c44:	2300      	movs	r3, #0
 8006c46:	77fb      	strb	r3, [r7, #31]
 8006c48:	e0ed      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	77fb      	strb	r3, [r7, #31]
 8006c4e:	e0ea      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c50:	2304      	movs	r3, #4
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e0e7      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c56:	2308      	movs	r3, #8
 8006c58:	77fb      	strb	r3, [r7, #31]
 8006c5a:	e0e4      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c5c:	2310      	movs	r3, #16
 8006c5e:	77fb      	strb	r3, [r7, #31]
 8006c60:	bf00      	nop
 8006c62:	e0e0      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a0e      	ldr	r2, [pc, #56]	; (8006ca4 <UART_SetConfig+0x2dc>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d131      	bne.n	8006cd2 <UART_SetConfig+0x30a>
 8006c6e:	4b0a      	ldr	r3, [pc, #40]	; (8006c98 <UART_SetConfig+0x2d0>)
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c74:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006c78:	2b40      	cmp	r3, #64	; 0x40
 8006c7a:	d020      	beq.n	8006cbe <UART_SetConfig+0x2f6>
 8006c7c:	2b40      	cmp	r3, #64	; 0x40
 8006c7e:	d813      	bhi.n	8006ca8 <UART_SetConfig+0x2e0>
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d016      	beq.n	8006cb2 <UART_SetConfig+0x2ea>
 8006c84:	e021      	b.n	8006cca <UART_SetConfig+0x302>
 8006c86:	bf00      	nop
 8006c88:	019bfcc0 	.word	0x019bfcc0
 8006c8c:	08007f50 	.word	0x08007f50
 8006c90:	efff69f3 	.word	0xefff69f3
 8006c94:	40011000 	.word	0x40011000
 8006c98:	40023800 	.word	0x40023800
 8006c9c:	40004400 	.word	0x40004400
 8006ca0:	40004800 	.word	0x40004800
 8006ca4:	40004c00 	.word	0x40004c00
 8006ca8:	2b80      	cmp	r3, #128	; 0x80
 8006caa:	d005      	beq.n	8006cb8 <UART_SetConfig+0x2f0>
 8006cac:	2bc0      	cmp	r3, #192	; 0xc0
 8006cae:	d009      	beq.n	8006cc4 <UART_SetConfig+0x2fc>
 8006cb0:	e00b      	b.n	8006cca <UART_SetConfig+0x302>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	77fb      	strb	r3, [r7, #31]
 8006cb6:	e0b6      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006cb8:	2302      	movs	r3, #2
 8006cba:	77fb      	strb	r3, [r7, #31]
 8006cbc:	e0b3      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006cbe:	2304      	movs	r3, #4
 8006cc0:	77fb      	strb	r3, [r7, #31]
 8006cc2:	e0b0      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006cc4:	2308      	movs	r3, #8
 8006cc6:	77fb      	strb	r3, [r7, #31]
 8006cc8:	e0ad      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006cca:	2310      	movs	r3, #16
 8006ccc:	77fb      	strb	r3, [r7, #31]
 8006cce:	bf00      	nop
 8006cd0:	e0a9      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4aaa      	ldr	r2, [pc, #680]	; (8006f80 <UART_SetConfig+0x5b8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d124      	bne.n	8006d26 <UART_SetConfig+0x35e>
 8006cdc:	4ba9      	ldr	r3, [pc, #676]	; (8006f84 <UART_SetConfig+0x5bc>)
 8006cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ce6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cea:	d012      	beq.n	8006d12 <UART_SetConfig+0x34a>
 8006cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cf0:	d802      	bhi.n	8006cf8 <UART_SetConfig+0x330>
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d007      	beq.n	8006d06 <UART_SetConfig+0x33e>
 8006cf6:	e012      	b.n	8006d1e <UART_SetConfig+0x356>
 8006cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cfc:	d006      	beq.n	8006d0c <UART_SetConfig+0x344>
 8006cfe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d02:	d009      	beq.n	8006d18 <UART_SetConfig+0x350>
 8006d04:	e00b      	b.n	8006d1e <UART_SetConfig+0x356>
 8006d06:	2300      	movs	r3, #0
 8006d08:	77fb      	strb	r3, [r7, #31]
 8006d0a:	e08c      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e089      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d12:	2304      	movs	r3, #4
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e086      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d18:	2308      	movs	r3, #8
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e083      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d1e:	2310      	movs	r3, #16
 8006d20:	77fb      	strb	r3, [r7, #31]
 8006d22:	bf00      	nop
 8006d24:	e07f      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a97      	ldr	r2, [pc, #604]	; (8006f88 <UART_SetConfig+0x5c0>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d124      	bne.n	8006d7a <UART_SetConfig+0x3b2>
 8006d30:	4b94      	ldr	r3, [pc, #592]	; (8006f84 <UART_SetConfig+0x5bc>)
 8006d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d36:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d3e:	d012      	beq.n	8006d66 <UART_SetConfig+0x39e>
 8006d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d44:	d802      	bhi.n	8006d4c <UART_SetConfig+0x384>
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d007      	beq.n	8006d5a <UART_SetConfig+0x392>
 8006d4a:	e012      	b.n	8006d72 <UART_SetConfig+0x3aa>
 8006d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d50:	d006      	beq.n	8006d60 <UART_SetConfig+0x398>
 8006d52:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d56:	d009      	beq.n	8006d6c <UART_SetConfig+0x3a4>
 8006d58:	e00b      	b.n	8006d72 <UART_SetConfig+0x3aa>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	77fb      	strb	r3, [r7, #31]
 8006d5e:	e062      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d60:	2302      	movs	r3, #2
 8006d62:	77fb      	strb	r3, [r7, #31]
 8006d64:	e05f      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d66:	2304      	movs	r3, #4
 8006d68:	77fb      	strb	r3, [r7, #31]
 8006d6a:	e05c      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d6c:	2308      	movs	r3, #8
 8006d6e:	77fb      	strb	r3, [r7, #31]
 8006d70:	e059      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d72:	2310      	movs	r3, #16
 8006d74:	77fb      	strb	r3, [r7, #31]
 8006d76:	bf00      	nop
 8006d78:	e055      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a83      	ldr	r2, [pc, #524]	; (8006f8c <UART_SetConfig+0x5c4>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d124      	bne.n	8006dce <UART_SetConfig+0x406>
 8006d84:	4b7f      	ldr	r3, [pc, #508]	; (8006f84 <UART_SetConfig+0x5bc>)
 8006d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d8a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d92:	d012      	beq.n	8006dba <UART_SetConfig+0x3f2>
 8006d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d98:	d802      	bhi.n	8006da0 <UART_SetConfig+0x3d8>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d007      	beq.n	8006dae <UART_SetConfig+0x3e6>
 8006d9e:	e012      	b.n	8006dc6 <UART_SetConfig+0x3fe>
 8006da0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006da4:	d006      	beq.n	8006db4 <UART_SetConfig+0x3ec>
 8006da6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006daa:	d009      	beq.n	8006dc0 <UART_SetConfig+0x3f8>
 8006dac:	e00b      	b.n	8006dc6 <UART_SetConfig+0x3fe>
 8006dae:	2300      	movs	r3, #0
 8006db0:	77fb      	strb	r3, [r7, #31]
 8006db2:	e038      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006db4:	2302      	movs	r3, #2
 8006db6:	77fb      	strb	r3, [r7, #31]
 8006db8:	e035      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006dba:	2304      	movs	r3, #4
 8006dbc:	77fb      	strb	r3, [r7, #31]
 8006dbe:	e032      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006dc0:	2308      	movs	r3, #8
 8006dc2:	77fb      	strb	r3, [r7, #31]
 8006dc4:	e02f      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006dc6:	2310      	movs	r3, #16
 8006dc8:	77fb      	strb	r3, [r7, #31]
 8006dca:	bf00      	nop
 8006dcc:	e02b      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a6f      	ldr	r2, [pc, #444]	; (8006f90 <UART_SetConfig+0x5c8>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d124      	bne.n	8006e22 <UART_SetConfig+0x45a>
 8006dd8:	4b6a      	ldr	r3, [pc, #424]	; (8006f84 <UART_SetConfig+0x5bc>)
 8006dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dde:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006de2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006de6:	d012      	beq.n	8006e0e <UART_SetConfig+0x446>
 8006de8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006dec:	d802      	bhi.n	8006df4 <UART_SetConfig+0x42c>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d007      	beq.n	8006e02 <UART_SetConfig+0x43a>
 8006df2:	e012      	b.n	8006e1a <UART_SetConfig+0x452>
 8006df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006df8:	d006      	beq.n	8006e08 <UART_SetConfig+0x440>
 8006dfa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006dfe:	d009      	beq.n	8006e14 <UART_SetConfig+0x44c>
 8006e00:	e00b      	b.n	8006e1a <UART_SetConfig+0x452>
 8006e02:	2300      	movs	r3, #0
 8006e04:	77fb      	strb	r3, [r7, #31]
 8006e06:	e00e      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006e08:	2302      	movs	r3, #2
 8006e0a:	77fb      	strb	r3, [r7, #31]
 8006e0c:	e00b      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006e0e:	2304      	movs	r3, #4
 8006e10:	77fb      	strb	r3, [r7, #31]
 8006e12:	e008      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006e14:	2308      	movs	r3, #8
 8006e16:	77fb      	strb	r3, [r7, #31]
 8006e18:	e005      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006e1a:	2310      	movs	r3, #16
 8006e1c:	77fb      	strb	r3, [r7, #31]
 8006e1e:	bf00      	nop
 8006e20:	e001      	b.n	8006e26 <UART_SetConfig+0x45e>
 8006e22:	2310      	movs	r3, #16
 8006e24:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e2e:	d17f      	bne.n	8006f30 <UART_SetConfig+0x568>
  {
    switch (clocksource)
 8006e30:	7ffb      	ldrb	r3, [r7, #31]
 8006e32:	2b08      	cmp	r3, #8
 8006e34:	d85c      	bhi.n	8006ef0 <UART_SetConfig+0x528>
 8006e36:	a201      	add	r2, pc, #4	; (adr r2, 8006e3c <UART_SetConfig+0x474>)
 8006e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3c:	08006e61 	.word	0x08006e61
 8006e40:	08006e81 	.word	0x08006e81
 8006e44:	08006ea1 	.word	0x08006ea1
 8006e48:	08006ef1 	.word	0x08006ef1
 8006e4c:	08006eb9 	.word	0x08006eb9
 8006e50:	08006ef1 	.word	0x08006ef1
 8006e54:	08006ef1 	.word	0x08006ef1
 8006e58:	08006ef1 	.word	0x08006ef1
 8006e5c:	08006ed9 	.word	0x08006ed9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e60:	f7fd f8a4 	bl	8003fac <HAL_RCC_GetPCLK1Freq>
 8006e64:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	005a      	lsls	r2, r3, #1
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	085b      	lsrs	r3, r3, #1
 8006e70:	441a      	add	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	61bb      	str	r3, [r7, #24]
        break;
 8006e7e:	e03a      	b.n	8006ef6 <UART_SetConfig+0x52e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e80:	f7fd f8a8 	bl	8003fd4 <HAL_RCC_GetPCLK2Freq>
 8006e84:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	005a      	lsls	r2, r3, #1
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	085b      	lsrs	r3, r3, #1
 8006e90:	441a      	add	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	61bb      	str	r3, [r7, #24]
        break;
 8006e9e:	e02a      	b.n	8006ef6 <UART_SetConfig+0x52e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	085a      	lsrs	r2, r3, #1
 8006ea6:	4b3b      	ldr	r3, [pc, #236]	; (8006f94 <UART_SetConfig+0x5cc>)
 8006ea8:	4413      	add	r3, r2
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	6852      	ldr	r2, [r2, #4]
 8006eae:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	61bb      	str	r3, [r7, #24]
        break;
 8006eb6:	e01e      	b.n	8006ef6 <UART_SetConfig+0x52e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eb8:	f7fc ffba 	bl	8003e30 <HAL_RCC_GetSysClockFreq>
 8006ebc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	005a      	lsls	r2, r3, #1
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	085b      	lsrs	r3, r3, #1
 8006ec8:	441a      	add	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	61bb      	str	r3, [r7, #24]
        break;
 8006ed6:	e00e      	b.n	8006ef6 <UART_SetConfig+0x52e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	085b      	lsrs	r3, r3, #1
 8006ede:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	61bb      	str	r3, [r7, #24]
        break;
 8006eee:	e002      	b.n	8006ef6 <UART_SetConfig+0x52e>
      default:
        ret = HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	75fb      	strb	r3, [r7, #23]
        break;
 8006ef4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	2b0f      	cmp	r3, #15
 8006efa:	d916      	bls.n	8006f2a <UART_SetConfig+0x562>
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f02:	d212      	bcs.n	8006f2a <UART_SetConfig+0x562>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	f023 030f 	bic.w	r3, r3, #15
 8006f0c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	085b      	lsrs	r3, r3, #1
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	f003 0307 	and.w	r3, r3, #7
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	897b      	ldrh	r3, [r7, #10]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	897a      	ldrh	r2, [r7, #10]
 8006f26:	60da      	str	r2, [r3, #12]
 8006f28:	e07d      	b.n	8007026 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	75fb      	strb	r3, [r7, #23]
 8006f2e:	e07a      	b.n	8007026 <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 8006f30:	7ffb      	ldrb	r3, [r7, #31]
 8006f32:	2b08      	cmp	r3, #8
 8006f34:	d866      	bhi.n	8007004 <UART_SetConfig+0x63c>
 8006f36:	a201      	add	r2, pc, #4	; (adr r2, 8006f3c <UART_SetConfig+0x574>)
 8006f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3c:	08006f61 	.word	0x08006f61
 8006f40:	08006f99 	.word	0x08006f99
 8006f44:	08006fb7 	.word	0x08006fb7
 8006f48:	08007005 	.word	0x08007005
 8006f4c:	08006fcf 	.word	0x08006fcf
 8006f50:	08007005 	.word	0x08007005
 8006f54:	08007005 	.word	0x08007005
 8006f58:	08007005 	.word	0x08007005
 8006f5c:	08006fed 	.word	0x08006fed
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f60:	f7fd f824 	bl	8003fac <HAL_RCC_GetPCLK1Freq>
 8006f64:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	085a      	lsrs	r2, r3, #1
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	441a      	add	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	61bb      	str	r3, [r7, #24]
        break;
 8006f7c:	e045      	b.n	800700a <UART_SetConfig+0x642>
 8006f7e:	bf00      	nop
 8006f80:	40005000 	.word	0x40005000
 8006f84:	40023800 	.word	0x40023800
 8006f88:	40011400 	.word	0x40011400
 8006f8c:	40007800 	.word	0x40007800
 8006f90:	40007c00 	.word	0x40007c00
 8006f94:	01e84800 	.word	0x01e84800
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f98:	f7fd f81c 	bl	8003fd4 <HAL_RCC_GetPCLK2Freq>
 8006f9c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	085a      	lsrs	r2, r3, #1
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	441a      	add	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	61bb      	str	r3, [r7, #24]
        break;
 8006fb4:	e029      	b.n	800700a <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	085a      	lsrs	r2, r3, #1
 8006fbc:	4b1f      	ldr	r3, [pc, #124]	; (800703c <UART_SetConfig+0x674>)
 8006fbe:	4413      	add	r3, r2
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6852      	ldr	r2, [r2, #4]
 8006fc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	61bb      	str	r3, [r7, #24]
        break;
 8006fcc:	e01d      	b.n	800700a <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fce:	f7fc ff2f 	bl	8003e30 <HAL_RCC_GetSysClockFreq>
 8006fd2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	085a      	lsrs	r2, r3, #1
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	441a      	add	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	61bb      	str	r3, [r7, #24]
        break;
 8006fea:	e00e      	b.n	800700a <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	085b      	lsrs	r3, r3, #1
 8006ff2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	61bb      	str	r3, [r7, #24]
        break;
 8007002:	e002      	b.n	800700a <UART_SetConfig+0x642>
      default:
        ret = HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	75fb      	strb	r3, [r7, #23]
        break;
 8007008:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	2b0f      	cmp	r3, #15
 800700e:	d908      	bls.n	8007022 <UART_SetConfig+0x65a>
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007016:	d204      	bcs.n	8007022 <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	69ba      	ldr	r2, [r7, #24]
 800701e:	60da      	str	r2, [r3, #12]
 8007020:	e001      	b.n	8007026 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007032:	7dfb      	ldrb	r3, [r7, #23]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	00f42400 	.word	0x00f42400

08007040 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704c:	2bff      	cmp	r3, #255	; 0xff
 800704e:	d904      	bls.n	800705a <UART_AdvFeatureConfig+0x1a>
 8007050:	f640 3143 	movw	r1, #2883	; 0xb43
 8007054:	489f      	ldr	r0, [pc, #636]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 8007056:	f7fa fcea 	bl	8001a2e <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d018      	beq.n	8007098 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800706a:	2b00      	cmp	r3, #0
 800706c:	d009      	beq.n	8007082 <UART_AdvFeatureConfig+0x42>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007072:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007076:	d004      	beq.n	8007082 <UART_AdvFeatureConfig+0x42>
 8007078:	f640 3148 	movw	r1, #2888	; 0xb48
 800707c:	4895      	ldr	r0, [pc, #596]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 800707e:	f7fa fcd6 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	430a      	orrs	r2, r1
 8007096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d018      	beq.n	80070d6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d009      	beq.n	80070c0 <UART_AdvFeatureConfig+0x80>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b4:	d004      	beq.n	80070c0 <UART_AdvFeatureConfig+0x80>
 80070b6:	f640 314f 	movw	r1, #2895	; 0xb4f
 80070ba:	4886      	ldr	r0, [pc, #536]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 80070bc:	f7fa fcb7 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070da:	f003 0304 	and.w	r3, r3, #4
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d018      	beq.n	8007114 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d009      	beq.n	80070fe <UART_AdvFeatureConfig+0xbe>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80070f2:	d004      	beq.n	80070fe <UART_AdvFeatureConfig+0xbe>
 80070f4:	f640 3156 	movw	r1, #2902	; 0xb56
 80070f8:	4876      	ldr	r0, [pc, #472]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 80070fa:	f7fa fc98 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	430a      	orrs	r2, r1
 8007112:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007118:	f003 0308 	and.w	r3, r3, #8
 800711c:	2b00      	cmp	r3, #0
 800711e:	d018      	beq.n	8007152 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007124:	2b00      	cmp	r3, #0
 8007126:	d009      	beq.n	800713c <UART_AdvFeatureConfig+0xfc>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800712c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007130:	d004      	beq.n	800713c <UART_AdvFeatureConfig+0xfc>
 8007132:	f640 315d 	movw	r1, #2909	; 0xb5d
 8007136:	4867      	ldr	r0, [pc, #412]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 8007138:	f7fa fc79 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	f003 0310 	and.w	r3, r3, #16
 800715a:	2b00      	cmp	r3, #0
 800715c:	d018      	beq.n	8007190 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007162:	2b00      	cmp	r3, #0
 8007164:	d009      	beq.n	800717a <UART_AdvFeatureConfig+0x13a>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800716a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800716e:	d004      	beq.n	800717a <UART_AdvFeatureConfig+0x13a>
 8007170:	f640 3164 	movw	r1, #2916	; 0xb64
 8007174:	4857      	ldr	r0, [pc, #348]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 8007176:	f7fa fc5a 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	430a      	orrs	r2, r1
 800718e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007194:	f003 0320 	and.w	r3, r3, #32
 8007198:	2b00      	cmp	r3, #0
 800719a:	d018      	beq.n	80071ce <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d009      	beq.n	80071b8 <UART_AdvFeatureConfig+0x178>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071ac:	d004      	beq.n	80071b8 <UART_AdvFeatureConfig+0x178>
 80071ae:	f640 316b 	movw	r1, #2923	; 0xb6b
 80071b2:	4848      	ldr	r0, [pc, #288]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 80071b4:	f7fa fc3b 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d059      	beq.n	800728e <UART_AdvFeatureConfig+0x24e>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a3e      	ldr	r2, [pc, #248]	; (80072d8 <UART_AdvFeatureConfig+0x298>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d013      	beq.n	800720c <UART_AdvFeatureConfig+0x1cc>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a3c      	ldr	r2, [pc, #240]	; (80072dc <UART_AdvFeatureConfig+0x29c>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00e      	beq.n	800720c <UART_AdvFeatureConfig+0x1cc>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a3b      	ldr	r2, [pc, #236]	; (80072e0 <UART_AdvFeatureConfig+0x2a0>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d009      	beq.n	800720c <UART_AdvFeatureConfig+0x1cc>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a39      	ldr	r2, [pc, #228]	; (80072e4 <UART_AdvFeatureConfig+0x2a4>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d004      	beq.n	800720c <UART_AdvFeatureConfig+0x1cc>
 8007202:	f640 3172 	movw	r1, #2930	; 0xb72
 8007206:	4833      	ldr	r0, [pc, #204]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 8007208:	f7fa fc11 	bl	8001a2e <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007210:	2b00      	cmp	r3, #0
 8007212:	d009      	beq.n	8007228 <UART_AdvFeatureConfig+0x1e8>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007218:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800721c:	d004      	beq.n	8007228 <UART_AdvFeatureConfig+0x1e8>
 800721e:	f640 3173 	movw	r1, #2931	; 0xb73
 8007222:	482c      	ldr	r0, [pc, #176]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 8007224:	f7fa fc03 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	430a      	orrs	r2, r1
 800723c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007242:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007246:	d122      	bne.n	800728e <UART_AdvFeatureConfig+0x24e>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800724c:	2b00      	cmp	r3, #0
 800724e:	d013      	beq.n	8007278 <UART_AdvFeatureConfig+0x238>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007254:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007258:	d00e      	beq.n	8007278 <UART_AdvFeatureConfig+0x238>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800725e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007262:	d009      	beq.n	8007278 <UART_AdvFeatureConfig+0x238>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007268:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800726c:	d004      	beq.n	8007278 <UART_AdvFeatureConfig+0x238>
 800726e:	f640 3178 	movw	r1, #2936	; 0xb78
 8007272:	4818      	ldr	r0, [pc, #96]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 8007274:	f7fa fbdb 	bl	8001a2e <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	430a      	orrs	r2, r1
 800728c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007296:	2b00      	cmp	r3, #0
 8007298:	d018      	beq.n	80072cc <UART_AdvFeatureConfig+0x28c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d009      	beq.n	80072b6 <UART_AdvFeatureConfig+0x276>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80072aa:	d004      	beq.n	80072b6 <UART_AdvFeatureConfig+0x276>
 80072ac:	f44f 6138 	mov.w	r1, #2944	; 0xb80
 80072b0:	4808      	ldr	r0, [pc, #32]	; (80072d4 <UART_AdvFeatureConfig+0x294>)
 80072b2:	f7fa fbbc 	bl	8001a2e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	430a      	orrs	r2, r1
 80072ca:	605a      	str	r2, [r3, #4]
  }
}
 80072cc:	bf00      	nop
 80072ce:	3708      	adds	r7, #8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	08007f50 	.word	0x08007f50
 80072d8:	40011000 	.word	0x40011000
 80072dc:	40004400 	.word	0x40004400
 80072e0:	40004800 	.word	0x40004800
 80072e4:	40011400 	.word	0x40011400

080072e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af02      	add	r7, sp, #8
 80072ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80072f6:	f7fb f933 	bl	8002560 <HAL_GetTick>
 80072fa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 0308 	and.w	r3, r3, #8
 8007306:	2b08      	cmp	r3, #8
 8007308:	d10e      	bne.n	8007328 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800730a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800730e:	9300      	str	r3, [sp, #0]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 f82a 	bl	8007372 <UART_WaitOnFlagUntilTimeout>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e020      	b.n	800736a <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b04      	cmp	r3, #4
 8007334:	d10e      	bne.n	8007354 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007336:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800733a:	9300      	str	r3, [sp, #0]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f814 	bl	8007372 <UART_WaitOnFlagUntilTimeout>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e00a      	b.n	800736a <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2220      	movs	r2, #32
 8007358:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2220      	movs	r2, #32
 800735e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b084      	sub	sp, #16
 8007376:	af00      	add	r7, sp, #0
 8007378:	60f8      	str	r0, [r7, #12]
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	603b      	str	r3, [r7, #0]
 800737e:	4613      	mov	r3, r2
 8007380:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007382:	e05d      	b.n	8007440 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800738a:	d059      	beq.n	8007440 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800738c:	f7fb f8e8 	bl	8002560 <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	69ba      	ldr	r2, [r7, #24]
 8007398:	429a      	cmp	r2, r3
 800739a:	d302      	bcc.n	80073a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800739c:	69bb      	ldr	r3, [r7, #24]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d11b      	bne.n	80073da <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80073b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	689a      	ldr	r2, [r3, #8]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f022 0201 	bic.w	r2, r2, #1
 80073c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2220      	movs	r2, #32
 80073c6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2220      	movs	r2, #32
 80073cc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e042      	b.n	8007460 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0304 	and.w	r3, r3, #4
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d02b      	beq.n	8007440 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073f6:	d123      	bne.n	8007440 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007400:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007410:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0201 	bic.w	r2, r2, #1
 8007420:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2220      	movs	r2, #32
 8007426:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2220      	movs	r2, #32
 8007432:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e00f      	b.n	8007460 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	69da      	ldr	r2, [r3, #28]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	4013      	ands	r3, r2
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	429a      	cmp	r2, r3
 800744e:	bf0c      	ite	eq
 8007450:	2301      	moveq	r3, #1
 8007452:	2300      	movne	r3, #0
 8007454:	b2db      	uxtb	r3, r3
 8007456:	461a      	mov	r2, r3
 8007458:	79fb      	ldrb	r3, [r7, #7]
 800745a:	429a      	cmp	r2, r3
 800745c:	d092      	beq.n	8007384 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800747e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	689a      	ldr	r2, [r3, #8]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 0201 	bic.w	r2, r2, #1
 800748e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2220      	movs	r2, #32
 8007494:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f7ff fa6a 	bl	80069a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074cc:	bf00      	nop
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074ea:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2220      	movs	r2, #32
 80074f0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f7ff fa47 	bl	800698c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074fe:	bf00      	nop
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
	...

08007508 <__errno>:
 8007508:	4b01      	ldr	r3, [pc, #4]	; (8007510 <__errno+0x8>)
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	2000000c 	.word	0x2000000c

08007514 <__libc_init_array>:
 8007514:	b570      	push	{r4, r5, r6, lr}
 8007516:	4e0d      	ldr	r6, [pc, #52]	; (800754c <__libc_init_array+0x38>)
 8007518:	4c0d      	ldr	r4, [pc, #52]	; (8007550 <__libc_init_array+0x3c>)
 800751a:	1ba4      	subs	r4, r4, r6
 800751c:	10a4      	asrs	r4, r4, #2
 800751e:	2500      	movs	r5, #0
 8007520:	42a5      	cmp	r5, r4
 8007522:	d109      	bne.n	8007538 <__libc_init_array+0x24>
 8007524:	4e0b      	ldr	r6, [pc, #44]	; (8007554 <__libc_init_array+0x40>)
 8007526:	4c0c      	ldr	r4, [pc, #48]	; (8007558 <__libc_init_array+0x44>)
 8007528:	f000 fc26 	bl	8007d78 <_init>
 800752c:	1ba4      	subs	r4, r4, r6
 800752e:	10a4      	asrs	r4, r4, #2
 8007530:	2500      	movs	r5, #0
 8007532:	42a5      	cmp	r5, r4
 8007534:	d105      	bne.n	8007542 <__libc_init_array+0x2e>
 8007536:	bd70      	pop	{r4, r5, r6, pc}
 8007538:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800753c:	4798      	blx	r3
 800753e:	3501      	adds	r5, #1
 8007540:	e7ee      	b.n	8007520 <__libc_init_array+0xc>
 8007542:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007546:	4798      	blx	r3
 8007548:	3501      	adds	r5, #1
 800754a:	e7f2      	b.n	8007532 <__libc_init_array+0x1e>
 800754c:	08007fe0 	.word	0x08007fe0
 8007550:	08007fe0 	.word	0x08007fe0
 8007554:	08007fe0 	.word	0x08007fe0
 8007558:	08007fe4 	.word	0x08007fe4

0800755c <memset>:
 800755c:	4402      	add	r2, r0
 800755e:	4603      	mov	r3, r0
 8007560:	4293      	cmp	r3, r2
 8007562:	d100      	bne.n	8007566 <memset+0xa>
 8007564:	4770      	bx	lr
 8007566:	f803 1b01 	strb.w	r1, [r3], #1
 800756a:	e7f9      	b.n	8007560 <memset+0x4>

0800756c <siprintf>:
 800756c:	b40e      	push	{r1, r2, r3}
 800756e:	b500      	push	{lr}
 8007570:	b09c      	sub	sp, #112	; 0x70
 8007572:	ab1d      	add	r3, sp, #116	; 0x74
 8007574:	9002      	str	r0, [sp, #8]
 8007576:	9006      	str	r0, [sp, #24]
 8007578:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800757c:	4809      	ldr	r0, [pc, #36]	; (80075a4 <siprintf+0x38>)
 800757e:	9107      	str	r1, [sp, #28]
 8007580:	9104      	str	r1, [sp, #16]
 8007582:	4909      	ldr	r1, [pc, #36]	; (80075a8 <siprintf+0x3c>)
 8007584:	f853 2b04 	ldr.w	r2, [r3], #4
 8007588:	9105      	str	r1, [sp, #20]
 800758a:	6800      	ldr	r0, [r0, #0]
 800758c:	9301      	str	r3, [sp, #4]
 800758e:	a902      	add	r1, sp, #8
 8007590:	f000 f866 	bl	8007660 <_svfiprintf_r>
 8007594:	9b02      	ldr	r3, [sp, #8]
 8007596:	2200      	movs	r2, #0
 8007598:	701a      	strb	r2, [r3, #0]
 800759a:	b01c      	add	sp, #112	; 0x70
 800759c:	f85d eb04 	ldr.w	lr, [sp], #4
 80075a0:	b003      	add	sp, #12
 80075a2:	4770      	bx	lr
 80075a4:	2000000c 	.word	0x2000000c
 80075a8:	ffff0208 	.word	0xffff0208

080075ac <__ssputs_r>:
 80075ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075b0:	688e      	ldr	r6, [r1, #8]
 80075b2:	429e      	cmp	r6, r3
 80075b4:	4682      	mov	sl, r0
 80075b6:	460c      	mov	r4, r1
 80075b8:	4690      	mov	r8, r2
 80075ba:	4699      	mov	r9, r3
 80075bc:	d837      	bhi.n	800762e <__ssputs_r+0x82>
 80075be:	898a      	ldrh	r2, [r1, #12]
 80075c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075c4:	d031      	beq.n	800762a <__ssputs_r+0x7e>
 80075c6:	6825      	ldr	r5, [r4, #0]
 80075c8:	6909      	ldr	r1, [r1, #16]
 80075ca:	1a6f      	subs	r7, r5, r1
 80075cc:	6965      	ldr	r5, [r4, #20]
 80075ce:	2302      	movs	r3, #2
 80075d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075d4:	fb95 f5f3 	sdiv	r5, r5, r3
 80075d8:	f109 0301 	add.w	r3, r9, #1
 80075dc:	443b      	add	r3, r7
 80075de:	429d      	cmp	r5, r3
 80075e0:	bf38      	it	cc
 80075e2:	461d      	movcc	r5, r3
 80075e4:	0553      	lsls	r3, r2, #21
 80075e6:	d530      	bpl.n	800764a <__ssputs_r+0x9e>
 80075e8:	4629      	mov	r1, r5
 80075ea:	f000 fb2b 	bl	8007c44 <_malloc_r>
 80075ee:	4606      	mov	r6, r0
 80075f0:	b950      	cbnz	r0, 8007608 <__ssputs_r+0x5c>
 80075f2:	230c      	movs	r3, #12
 80075f4:	f8ca 3000 	str.w	r3, [sl]
 80075f8:	89a3      	ldrh	r3, [r4, #12]
 80075fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075fe:	81a3      	strh	r3, [r4, #12]
 8007600:	f04f 30ff 	mov.w	r0, #4294967295
 8007604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007608:	463a      	mov	r2, r7
 800760a:	6921      	ldr	r1, [r4, #16]
 800760c:	f000 faa8 	bl	8007b60 <memcpy>
 8007610:	89a3      	ldrh	r3, [r4, #12]
 8007612:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800761a:	81a3      	strh	r3, [r4, #12]
 800761c:	6126      	str	r6, [r4, #16]
 800761e:	6165      	str	r5, [r4, #20]
 8007620:	443e      	add	r6, r7
 8007622:	1bed      	subs	r5, r5, r7
 8007624:	6026      	str	r6, [r4, #0]
 8007626:	60a5      	str	r5, [r4, #8]
 8007628:	464e      	mov	r6, r9
 800762a:	454e      	cmp	r6, r9
 800762c:	d900      	bls.n	8007630 <__ssputs_r+0x84>
 800762e:	464e      	mov	r6, r9
 8007630:	4632      	mov	r2, r6
 8007632:	4641      	mov	r1, r8
 8007634:	6820      	ldr	r0, [r4, #0]
 8007636:	f000 fa9e 	bl	8007b76 <memmove>
 800763a:	68a3      	ldr	r3, [r4, #8]
 800763c:	1b9b      	subs	r3, r3, r6
 800763e:	60a3      	str	r3, [r4, #8]
 8007640:	6823      	ldr	r3, [r4, #0]
 8007642:	441e      	add	r6, r3
 8007644:	6026      	str	r6, [r4, #0]
 8007646:	2000      	movs	r0, #0
 8007648:	e7dc      	b.n	8007604 <__ssputs_r+0x58>
 800764a:	462a      	mov	r2, r5
 800764c:	f000 fb54 	bl	8007cf8 <_realloc_r>
 8007650:	4606      	mov	r6, r0
 8007652:	2800      	cmp	r0, #0
 8007654:	d1e2      	bne.n	800761c <__ssputs_r+0x70>
 8007656:	6921      	ldr	r1, [r4, #16]
 8007658:	4650      	mov	r0, sl
 800765a:	f000 faa5 	bl	8007ba8 <_free_r>
 800765e:	e7c8      	b.n	80075f2 <__ssputs_r+0x46>

08007660 <_svfiprintf_r>:
 8007660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	461d      	mov	r5, r3
 8007666:	898b      	ldrh	r3, [r1, #12]
 8007668:	061f      	lsls	r7, r3, #24
 800766a:	b09d      	sub	sp, #116	; 0x74
 800766c:	4680      	mov	r8, r0
 800766e:	460c      	mov	r4, r1
 8007670:	4616      	mov	r6, r2
 8007672:	d50f      	bpl.n	8007694 <_svfiprintf_r+0x34>
 8007674:	690b      	ldr	r3, [r1, #16]
 8007676:	b96b      	cbnz	r3, 8007694 <_svfiprintf_r+0x34>
 8007678:	2140      	movs	r1, #64	; 0x40
 800767a:	f000 fae3 	bl	8007c44 <_malloc_r>
 800767e:	6020      	str	r0, [r4, #0]
 8007680:	6120      	str	r0, [r4, #16]
 8007682:	b928      	cbnz	r0, 8007690 <_svfiprintf_r+0x30>
 8007684:	230c      	movs	r3, #12
 8007686:	f8c8 3000 	str.w	r3, [r8]
 800768a:	f04f 30ff 	mov.w	r0, #4294967295
 800768e:	e0c8      	b.n	8007822 <_svfiprintf_r+0x1c2>
 8007690:	2340      	movs	r3, #64	; 0x40
 8007692:	6163      	str	r3, [r4, #20]
 8007694:	2300      	movs	r3, #0
 8007696:	9309      	str	r3, [sp, #36]	; 0x24
 8007698:	2320      	movs	r3, #32
 800769a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800769e:	2330      	movs	r3, #48	; 0x30
 80076a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076a4:	9503      	str	r5, [sp, #12]
 80076a6:	f04f 0b01 	mov.w	fp, #1
 80076aa:	4637      	mov	r7, r6
 80076ac:	463d      	mov	r5, r7
 80076ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 80076b2:	b10b      	cbz	r3, 80076b8 <_svfiprintf_r+0x58>
 80076b4:	2b25      	cmp	r3, #37	; 0x25
 80076b6:	d13e      	bne.n	8007736 <_svfiprintf_r+0xd6>
 80076b8:	ebb7 0a06 	subs.w	sl, r7, r6
 80076bc:	d00b      	beq.n	80076d6 <_svfiprintf_r+0x76>
 80076be:	4653      	mov	r3, sl
 80076c0:	4632      	mov	r2, r6
 80076c2:	4621      	mov	r1, r4
 80076c4:	4640      	mov	r0, r8
 80076c6:	f7ff ff71 	bl	80075ac <__ssputs_r>
 80076ca:	3001      	adds	r0, #1
 80076cc:	f000 80a4 	beq.w	8007818 <_svfiprintf_r+0x1b8>
 80076d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d2:	4453      	add	r3, sl
 80076d4:	9309      	str	r3, [sp, #36]	; 0x24
 80076d6:	783b      	ldrb	r3, [r7, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 809d 	beq.w	8007818 <_svfiprintf_r+0x1b8>
 80076de:	2300      	movs	r3, #0
 80076e0:	f04f 32ff 	mov.w	r2, #4294967295
 80076e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076e8:	9304      	str	r3, [sp, #16]
 80076ea:	9307      	str	r3, [sp, #28]
 80076ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076f0:	931a      	str	r3, [sp, #104]	; 0x68
 80076f2:	462f      	mov	r7, r5
 80076f4:	2205      	movs	r2, #5
 80076f6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80076fa:	4850      	ldr	r0, [pc, #320]	; (800783c <_svfiprintf_r+0x1dc>)
 80076fc:	f7f8 fda8 	bl	8000250 <memchr>
 8007700:	9b04      	ldr	r3, [sp, #16]
 8007702:	b9d0      	cbnz	r0, 800773a <_svfiprintf_r+0xda>
 8007704:	06d9      	lsls	r1, r3, #27
 8007706:	bf44      	itt	mi
 8007708:	2220      	movmi	r2, #32
 800770a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800770e:	071a      	lsls	r2, r3, #28
 8007710:	bf44      	itt	mi
 8007712:	222b      	movmi	r2, #43	; 0x2b
 8007714:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007718:	782a      	ldrb	r2, [r5, #0]
 800771a:	2a2a      	cmp	r2, #42	; 0x2a
 800771c:	d015      	beq.n	800774a <_svfiprintf_r+0xea>
 800771e:	9a07      	ldr	r2, [sp, #28]
 8007720:	462f      	mov	r7, r5
 8007722:	2000      	movs	r0, #0
 8007724:	250a      	movs	r5, #10
 8007726:	4639      	mov	r1, r7
 8007728:	f811 3b01 	ldrb.w	r3, [r1], #1
 800772c:	3b30      	subs	r3, #48	; 0x30
 800772e:	2b09      	cmp	r3, #9
 8007730:	d94d      	bls.n	80077ce <_svfiprintf_r+0x16e>
 8007732:	b1b8      	cbz	r0, 8007764 <_svfiprintf_r+0x104>
 8007734:	e00f      	b.n	8007756 <_svfiprintf_r+0xf6>
 8007736:	462f      	mov	r7, r5
 8007738:	e7b8      	b.n	80076ac <_svfiprintf_r+0x4c>
 800773a:	4a40      	ldr	r2, [pc, #256]	; (800783c <_svfiprintf_r+0x1dc>)
 800773c:	1a80      	subs	r0, r0, r2
 800773e:	fa0b f000 	lsl.w	r0, fp, r0
 8007742:	4318      	orrs	r0, r3
 8007744:	9004      	str	r0, [sp, #16]
 8007746:	463d      	mov	r5, r7
 8007748:	e7d3      	b.n	80076f2 <_svfiprintf_r+0x92>
 800774a:	9a03      	ldr	r2, [sp, #12]
 800774c:	1d11      	adds	r1, r2, #4
 800774e:	6812      	ldr	r2, [r2, #0]
 8007750:	9103      	str	r1, [sp, #12]
 8007752:	2a00      	cmp	r2, #0
 8007754:	db01      	blt.n	800775a <_svfiprintf_r+0xfa>
 8007756:	9207      	str	r2, [sp, #28]
 8007758:	e004      	b.n	8007764 <_svfiprintf_r+0x104>
 800775a:	4252      	negs	r2, r2
 800775c:	f043 0302 	orr.w	r3, r3, #2
 8007760:	9207      	str	r2, [sp, #28]
 8007762:	9304      	str	r3, [sp, #16]
 8007764:	783b      	ldrb	r3, [r7, #0]
 8007766:	2b2e      	cmp	r3, #46	; 0x2e
 8007768:	d10c      	bne.n	8007784 <_svfiprintf_r+0x124>
 800776a:	787b      	ldrb	r3, [r7, #1]
 800776c:	2b2a      	cmp	r3, #42	; 0x2a
 800776e:	d133      	bne.n	80077d8 <_svfiprintf_r+0x178>
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	1d1a      	adds	r2, r3, #4
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	9203      	str	r2, [sp, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	bfb8      	it	lt
 800777c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007780:	3702      	adds	r7, #2
 8007782:	9305      	str	r3, [sp, #20]
 8007784:	4d2e      	ldr	r5, [pc, #184]	; (8007840 <_svfiprintf_r+0x1e0>)
 8007786:	7839      	ldrb	r1, [r7, #0]
 8007788:	2203      	movs	r2, #3
 800778a:	4628      	mov	r0, r5
 800778c:	f7f8 fd60 	bl	8000250 <memchr>
 8007790:	b138      	cbz	r0, 80077a2 <_svfiprintf_r+0x142>
 8007792:	2340      	movs	r3, #64	; 0x40
 8007794:	1b40      	subs	r0, r0, r5
 8007796:	fa03 f000 	lsl.w	r0, r3, r0
 800779a:	9b04      	ldr	r3, [sp, #16]
 800779c:	4303      	orrs	r3, r0
 800779e:	3701      	adds	r7, #1
 80077a0:	9304      	str	r3, [sp, #16]
 80077a2:	7839      	ldrb	r1, [r7, #0]
 80077a4:	4827      	ldr	r0, [pc, #156]	; (8007844 <_svfiprintf_r+0x1e4>)
 80077a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077aa:	2206      	movs	r2, #6
 80077ac:	1c7e      	adds	r6, r7, #1
 80077ae:	f7f8 fd4f 	bl	8000250 <memchr>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d038      	beq.n	8007828 <_svfiprintf_r+0x1c8>
 80077b6:	4b24      	ldr	r3, [pc, #144]	; (8007848 <_svfiprintf_r+0x1e8>)
 80077b8:	bb13      	cbnz	r3, 8007800 <_svfiprintf_r+0x1a0>
 80077ba:	9b03      	ldr	r3, [sp, #12]
 80077bc:	3307      	adds	r3, #7
 80077be:	f023 0307 	bic.w	r3, r3, #7
 80077c2:	3308      	adds	r3, #8
 80077c4:	9303      	str	r3, [sp, #12]
 80077c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c8:	444b      	add	r3, r9
 80077ca:	9309      	str	r3, [sp, #36]	; 0x24
 80077cc:	e76d      	b.n	80076aa <_svfiprintf_r+0x4a>
 80077ce:	fb05 3202 	mla	r2, r5, r2, r3
 80077d2:	2001      	movs	r0, #1
 80077d4:	460f      	mov	r7, r1
 80077d6:	e7a6      	b.n	8007726 <_svfiprintf_r+0xc6>
 80077d8:	2300      	movs	r3, #0
 80077da:	3701      	adds	r7, #1
 80077dc:	9305      	str	r3, [sp, #20]
 80077de:	4619      	mov	r1, r3
 80077e0:	250a      	movs	r5, #10
 80077e2:	4638      	mov	r0, r7
 80077e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e8:	3a30      	subs	r2, #48	; 0x30
 80077ea:	2a09      	cmp	r2, #9
 80077ec:	d903      	bls.n	80077f6 <_svfiprintf_r+0x196>
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d0c8      	beq.n	8007784 <_svfiprintf_r+0x124>
 80077f2:	9105      	str	r1, [sp, #20]
 80077f4:	e7c6      	b.n	8007784 <_svfiprintf_r+0x124>
 80077f6:	fb05 2101 	mla	r1, r5, r1, r2
 80077fa:	2301      	movs	r3, #1
 80077fc:	4607      	mov	r7, r0
 80077fe:	e7f0      	b.n	80077e2 <_svfiprintf_r+0x182>
 8007800:	ab03      	add	r3, sp, #12
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	4622      	mov	r2, r4
 8007806:	4b11      	ldr	r3, [pc, #68]	; (800784c <_svfiprintf_r+0x1ec>)
 8007808:	a904      	add	r1, sp, #16
 800780a:	4640      	mov	r0, r8
 800780c:	f3af 8000 	nop.w
 8007810:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007814:	4681      	mov	r9, r0
 8007816:	d1d6      	bne.n	80077c6 <_svfiprintf_r+0x166>
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	065b      	lsls	r3, r3, #25
 800781c:	f53f af35 	bmi.w	800768a <_svfiprintf_r+0x2a>
 8007820:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007822:	b01d      	add	sp, #116	; 0x74
 8007824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007828:	ab03      	add	r3, sp, #12
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	4622      	mov	r2, r4
 800782e:	4b07      	ldr	r3, [pc, #28]	; (800784c <_svfiprintf_r+0x1ec>)
 8007830:	a904      	add	r1, sp, #16
 8007832:	4640      	mov	r0, r8
 8007834:	f000 f882 	bl	800793c <_printf_i>
 8007838:	e7ea      	b.n	8007810 <_svfiprintf_r+0x1b0>
 800783a:	bf00      	nop
 800783c:	08007fa4 	.word	0x08007fa4
 8007840:	08007faa 	.word	0x08007faa
 8007844:	08007fae 	.word	0x08007fae
 8007848:	00000000 	.word	0x00000000
 800784c:	080075ad 	.word	0x080075ad

08007850 <_printf_common>:
 8007850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007854:	4691      	mov	r9, r2
 8007856:	461f      	mov	r7, r3
 8007858:	688a      	ldr	r2, [r1, #8]
 800785a:	690b      	ldr	r3, [r1, #16]
 800785c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007860:	4293      	cmp	r3, r2
 8007862:	bfb8      	it	lt
 8007864:	4613      	movlt	r3, r2
 8007866:	f8c9 3000 	str.w	r3, [r9]
 800786a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800786e:	4606      	mov	r6, r0
 8007870:	460c      	mov	r4, r1
 8007872:	b112      	cbz	r2, 800787a <_printf_common+0x2a>
 8007874:	3301      	adds	r3, #1
 8007876:	f8c9 3000 	str.w	r3, [r9]
 800787a:	6823      	ldr	r3, [r4, #0]
 800787c:	0699      	lsls	r1, r3, #26
 800787e:	bf42      	ittt	mi
 8007880:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007884:	3302      	addmi	r3, #2
 8007886:	f8c9 3000 	strmi.w	r3, [r9]
 800788a:	6825      	ldr	r5, [r4, #0]
 800788c:	f015 0506 	ands.w	r5, r5, #6
 8007890:	d107      	bne.n	80078a2 <_printf_common+0x52>
 8007892:	f104 0a19 	add.w	sl, r4, #25
 8007896:	68e3      	ldr	r3, [r4, #12]
 8007898:	f8d9 2000 	ldr.w	r2, [r9]
 800789c:	1a9b      	subs	r3, r3, r2
 800789e:	42ab      	cmp	r3, r5
 80078a0:	dc28      	bgt.n	80078f4 <_printf_common+0xa4>
 80078a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80078a6:	6822      	ldr	r2, [r4, #0]
 80078a8:	3300      	adds	r3, #0
 80078aa:	bf18      	it	ne
 80078ac:	2301      	movne	r3, #1
 80078ae:	0692      	lsls	r2, r2, #26
 80078b0:	d42d      	bmi.n	800790e <_printf_common+0xbe>
 80078b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078b6:	4639      	mov	r1, r7
 80078b8:	4630      	mov	r0, r6
 80078ba:	47c0      	blx	r8
 80078bc:	3001      	adds	r0, #1
 80078be:	d020      	beq.n	8007902 <_printf_common+0xb2>
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	68e5      	ldr	r5, [r4, #12]
 80078c4:	f8d9 2000 	ldr.w	r2, [r9]
 80078c8:	f003 0306 	and.w	r3, r3, #6
 80078cc:	2b04      	cmp	r3, #4
 80078ce:	bf08      	it	eq
 80078d0:	1aad      	subeq	r5, r5, r2
 80078d2:	68a3      	ldr	r3, [r4, #8]
 80078d4:	6922      	ldr	r2, [r4, #16]
 80078d6:	bf0c      	ite	eq
 80078d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078dc:	2500      	movne	r5, #0
 80078de:	4293      	cmp	r3, r2
 80078e0:	bfc4      	itt	gt
 80078e2:	1a9b      	subgt	r3, r3, r2
 80078e4:	18ed      	addgt	r5, r5, r3
 80078e6:	f04f 0900 	mov.w	r9, #0
 80078ea:	341a      	adds	r4, #26
 80078ec:	454d      	cmp	r5, r9
 80078ee:	d11a      	bne.n	8007926 <_printf_common+0xd6>
 80078f0:	2000      	movs	r0, #0
 80078f2:	e008      	b.n	8007906 <_printf_common+0xb6>
 80078f4:	2301      	movs	r3, #1
 80078f6:	4652      	mov	r2, sl
 80078f8:	4639      	mov	r1, r7
 80078fa:	4630      	mov	r0, r6
 80078fc:	47c0      	blx	r8
 80078fe:	3001      	adds	r0, #1
 8007900:	d103      	bne.n	800790a <_printf_common+0xba>
 8007902:	f04f 30ff 	mov.w	r0, #4294967295
 8007906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800790a:	3501      	adds	r5, #1
 800790c:	e7c3      	b.n	8007896 <_printf_common+0x46>
 800790e:	18e1      	adds	r1, r4, r3
 8007910:	1c5a      	adds	r2, r3, #1
 8007912:	2030      	movs	r0, #48	; 0x30
 8007914:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007918:	4422      	add	r2, r4
 800791a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800791e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007922:	3302      	adds	r3, #2
 8007924:	e7c5      	b.n	80078b2 <_printf_common+0x62>
 8007926:	2301      	movs	r3, #1
 8007928:	4622      	mov	r2, r4
 800792a:	4639      	mov	r1, r7
 800792c:	4630      	mov	r0, r6
 800792e:	47c0      	blx	r8
 8007930:	3001      	adds	r0, #1
 8007932:	d0e6      	beq.n	8007902 <_printf_common+0xb2>
 8007934:	f109 0901 	add.w	r9, r9, #1
 8007938:	e7d8      	b.n	80078ec <_printf_common+0x9c>
	...

0800793c <_printf_i>:
 800793c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007940:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007944:	460c      	mov	r4, r1
 8007946:	7e09      	ldrb	r1, [r1, #24]
 8007948:	b085      	sub	sp, #20
 800794a:	296e      	cmp	r1, #110	; 0x6e
 800794c:	4617      	mov	r7, r2
 800794e:	4606      	mov	r6, r0
 8007950:	4698      	mov	r8, r3
 8007952:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007954:	f000 80b3 	beq.w	8007abe <_printf_i+0x182>
 8007958:	d822      	bhi.n	80079a0 <_printf_i+0x64>
 800795a:	2963      	cmp	r1, #99	; 0x63
 800795c:	d036      	beq.n	80079cc <_printf_i+0x90>
 800795e:	d80a      	bhi.n	8007976 <_printf_i+0x3a>
 8007960:	2900      	cmp	r1, #0
 8007962:	f000 80b9 	beq.w	8007ad8 <_printf_i+0x19c>
 8007966:	2958      	cmp	r1, #88	; 0x58
 8007968:	f000 8083 	beq.w	8007a72 <_printf_i+0x136>
 800796c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007970:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007974:	e032      	b.n	80079dc <_printf_i+0xa0>
 8007976:	2964      	cmp	r1, #100	; 0x64
 8007978:	d001      	beq.n	800797e <_printf_i+0x42>
 800797a:	2969      	cmp	r1, #105	; 0x69
 800797c:	d1f6      	bne.n	800796c <_printf_i+0x30>
 800797e:	6820      	ldr	r0, [r4, #0]
 8007980:	6813      	ldr	r3, [r2, #0]
 8007982:	0605      	lsls	r5, r0, #24
 8007984:	f103 0104 	add.w	r1, r3, #4
 8007988:	d52a      	bpl.n	80079e0 <_printf_i+0xa4>
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	6011      	str	r1, [r2, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	da03      	bge.n	800799a <_printf_i+0x5e>
 8007992:	222d      	movs	r2, #45	; 0x2d
 8007994:	425b      	negs	r3, r3
 8007996:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800799a:	486f      	ldr	r0, [pc, #444]	; (8007b58 <_printf_i+0x21c>)
 800799c:	220a      	movs	r2, #10
 800799e:	e039      	b.n	8007a14 <_printf_i+0xd8>
 80079a0:	2973      	cmp	r1, #115	; 0x73
 80079a2:	f000 809d 	beq.w	8007ae0 <_printf_i+0x1a4>
 80079a6:	d808      	bhi.n	80079ba <_printf_i+0x7e>
 80079a8:	296f      	cmp	r1, #111	; 0x6f
 80079aa:	d020      	beq.n	80079ee <_printf_i+0xb2>
 80079ac:	2970      	cmp	r1, #112	; 0x70
 80079ae:	d1dd      	bne.n	800796c <_printf_i+0x30>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	f043 0320 	orr.w	r3, r3, #32
 80079b6:	6023      	str	r3, [r4, #0]
 80079b8:	e003      	b.n	80079c2 <_printf_i+0x86>
 80079ba:	2975      	cmp	r1, #117	; 0x75
 80079bc:	d017      	beq.n	80079ee <_printf_i+0xb2>
 80079be:	2978      	cmp	r1, #120	; 0x78
 80079c0:	d1d4      	bne.n	800796c <_printf_i+0x30>
 80079c2:	2378      	movs	r3, #120	; 0x78
 80079c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80079c8:	4864      	ldr	r0, [pc, #400]	; (8007b5c <_printf_i+0x220>)
 80079ca:	e055      	b.n	8007a78 <_printf_i+0x13c>
 80079cc:	6813      	ldr	r3, [r2, #0]
 80079ce:	1d19      	adds	r1, r3, #4
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6011      	str	r1, [r2, #0]
 80079d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079dc:	2301      	movs	r3, #1
 80079de:	e08c      	b.n	8007afa <_printf_i+0x1be>
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	6011      	str	r1, [r2, #0]
 80079e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80079e8:	bf18      	it	ne
 80079ea:	b21b      	sxthne	r3, r3
 80079ec:	e7cf      	b.n	800798e <_printf_i+0x52>
 80079ee:	6813      	ldr	r3, [r2, #0]
 80079f0:	6825      	ldr	r5, [r4, #0]
 80079f2:	1d18      	adds	r0, r3, #4
 80079f4:	6010      	str	r0, [r2, #0]
 80079f6:	0628      	lsls	r0, r5, #24
 80079f8:	d501      	bpl.n	80079fe <_printf_i+0xc2>
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	e002      	b.n	8007a04 <_printf_i+0xc8>
 80079fe:	0668      	lsls	r0, r5, #25
 8007a00:	d5fb      	bpl.n	80079fa <_printf_i+0xbe>
 8007a02:	881b      	ldrh	r3, [r3, #0]
 8007a04:	4854      	ldr	r0, [pc, #336]	; (8007b58 <_printf_i+0x21c>)
 8007a06:	296f      	cmp	r1, #111	; 0x6f
 8007a08:	bf14      	ite	ne
 8007a0a:	220a      	movne	r2, #10
 8007a0c:	2208      	moveq	r2, #8
 8007a0e:	2100      	movs	r1, #0
 8007a10:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a14:	6865      	ldr	r5, [r4, #4]
 8007a16:	60a5      	str	r5, [r4, #8]
 8007a18:	2d00      	cmp	r5, #0
 8007a1a:	f2c0 8095 	blt.w	8007b48 <_printf_i+0x20c>
 8007a1e:	6821      	ldr	r1, [r4, #0]
 8007a20:	f021 0104 	bic.w	r1, r1, #4
 8007a24:	6021      	str	r1, [r4, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d13d      	bne.n	8007aa6 <_printf_i+0x16a>
 8007a2a:	2d00      	cmp	r5, #0
 8007a2c:	f040 808e 	bne.w	8007b4c <_printf_i+0x210>
 8007a30:	4665      	mov	r5, ip
 8007a32:	2a08      	cmp	r2, #8
 8007a34:	d10b      	bne.n	8007a4e <_printf_i+0x112>
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	07db      	lsls	r3, r3, #31
 8007a3a:	d508      	bpl.n	8007a4e <_printf_i+0x112>
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	6862      	ldr	r2, [r4, #4]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	bfde      	ittt	le
 8007a44:	2330      	movle	r3, #48	; 0x30
 8007a46:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a4a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a4e:	ebac 0305 	sub.w	r3, ip, r5
 8007a52:	6123      	str	r3, [r4, #16]
 8007a54:	f8cd 8000 	str.w	r8, [sp]
 8007a58:	463b      	mov	r3, r7
 8007a5a:	aa03      	add	r2, sp, #12
 8007a5c:	4621      	mov	r1, r4
 8007a5e:	4630      	mov	r0, r6
 8007a60:	f7ff fef6 	bl	8007850 <_printf_common>
 8007a64:	3001      	adds	r0, #1
 8007a66:	d14d      	bne.n	8007b04 <_printf_i+0x1c8>
 8007a68:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6c:	b005      	add	sp, #20
 8007a6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a72:	4839      	ldr	r0, [pc, #228]	; (8007b58 <_printf_i+0x21c>)
 8007a74:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007a78:	6813      	ldr	r3, [r2, #0]
 8007a7a:	6821      	ldr	r1, [r4, #0]
 8007a7c:	1d1d      	adds	r5, r3, #4
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6015      	str	r5, [r2, #0]
 8007a82:	060a      	lsls	r2, r1, #24
 8007a84:	d50b      	bpl.n	8007a9e <_printf_i+0x162>
 8007a86:	07ca      	lsls	r2, r1, #31
 8007a88:	bf44      	itt	mi
 8007a8a:	f041 0120 	orrmi.w	r1, r1, #32
 8007a8e:	6021      	strmi	r1, [r4, #0]
 8007a90:	b91b      	cbnz	r3, 8007a9a <_printf_i+0x15e>
 8007a92:	6822      	ldr	r2, [r4, #0]
 8007a94:	f022 0220 	bic.w	r2, r2, #32
 8007a98:	6022      	str	r2, [r4, #0]
 8007a9a:	2210      	movs	r2, #16
 8007a9c:	e7b7      	b.n	8007a0e <_printf_i+0xd2>
 8007a9e:	064d      	lsls	r5, r1, #25
 8007aa0:	bf48      	it	mi
 8007aa2:	b29b      	uxthmi	r3, r3
 8007aa4:	e7ef      	b.n	8007a86 <_printf_i+0x14a>
 8007aa6:	4665      	mov	r5, ip
 8007aa8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007aac:	fb02 3311 	mls	r3, r2, r1, r3
 8007ab0:	5cc3      	ldrb	r3, [r0, r3]
 8007ab2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	2900      	cmp	r1, #0
 8007aba:	d1f5      	bne.n	8007aa8 <_printf_i+0x16c>
 8007abc:	e7b9      	b.n	8007a32 <_printf_i+0xf6>
 8007abe:	6813      	ldr	r3, [r2, #0]
 8007ac0:	6825      	ldr	r5, [r4, #0]
 8007ac2:	6961      	ldr	r1, [r4, #20]
 8007ac4:	1d18      	adds	r0, r3, #4
 8007ac6:	6010      	str	r0, [r2, #0]
 8007ac8:	0628      	lsls	r0, r5, #24
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	d501      	bpl.n	8007ad2 <_printf_i+0x196>
 8007ace:	6019      	str	r1, [r3, #0]
 8007ad0:	e002      	b.n	8007ad8 <_printf_i+0x19c>
 8007ad2:	066a      	lsls	r2, r5, #25
 8007ad4:	d5fb      	bpl.n	8007ace <_printf_i+0x192>
 8007ad6:	8019      	strh	r1, [r3, #0]
 8007ad8:	2300      	movs	r3, #0
 8007ada:	6123      	str	r3, [r4, #16]
 8007adc:	4665      	mov	r5, ip
 8007ade:	e7b9      	b.n	8007a54 <_printf_i+0x118>
 8007ae0:	6813      	ldr	r3, [r2, #0]
 8007ae2:	1d19      	adds	r1, r3, #4
 8007ae4:	6011      	str	r1, [r2, #0]
 8007ae6:	681d      	ldr	r5, [r3, #0]
 8007ae8:	6862      	ldr	r2, [r4, #4]
 8007aea:	2100      	movs	r1, #0
 8007aec:	4628      	mov	r0, r5
 8007aee:	f7f8 fbaf 	bl	8000250 <memchr>
 8007af2:	b108      	cbz	r0, 8007af8 <_printf_i+0x1bc>
 8007af4:	1b40      	subs	r0, r0, r5
 8007af6:	6060      	str	r0, [r4, #4]
 8007af8:	6863      	ldr	r3, [r4, #4]
 8007afa:	6123      	str	r3, [r4, #16]
 8007afc:	2300      	movs	r3, #0
 8007afe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b02:	e7a7      	b.n	8007a54 <_printf_i+0x118>
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	462a      	mov	r2, r5
 8007b08:	4639      	mov	r1, r7
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	47c0      	blx	r8
 8007b0e:	3001      	adds	r0, #1
 8007b10:	d0aa      	beq.n	8007a68 <_printf_i+0x12c>
 8007b12:	6823      	ldr	r3, [r4, #0]
 8007b14:	079b      	lsls	r3, r3, #30
 8007b16:	d413      	bmi.n	8007b40 <_printf_i+0x204>
 8007b18:	68e0      	ldr	r0, [r4, #12]
 8007b1a:	9b03      	ldr	r3, [sp, #12]
 8007b1c:	4298      	cmp	r0, r3
 8007b1e:	bfb8      	it	lt
 8007b20:	4618      	movlt	r0, r3
 8007b22:	e7a3      	b.n	8007a6c <_printf_i+0x130>
 8007b24:	2301      	movs	r3, #1
 8007b26:	464a      	mov	r2, r9
 8007b28:	4639      	mov	r1, r7
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	47c0      	blx	r8
 8007b2e:	3001      	adds	r0, #1
 8007b30:	d09a      	beq.n	8007a68 <_printf_i+0x12c>
 8007b32:	3501      	adds	r5, #1
 8007b34:	68e3      	ldr	r3, [r4, #12]
 8007b36:	9a03      	ldr	r2, [sp, #12]
 8007b38:	1a9b      	subs	r3, r3, r2
 8007b3a:	42ab      	cmp	r3, r5
 8007b3c:	dcf2      	bgt.n	8007b24 <_printf_i+0x1e8>
 8007b3e:	e7eb      	b.n	8007b18 <_printf_i+0x1dc>
 8007b40:	2500      	movs	r5, #0
 8007b42:	f104 0919 	add.w	r9, r4, #25
 8007b46:	e7f5      	b.n	8007b34 <_printf_i+0x1f8>
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1ac      	bne.n	8007aa6 <_printf_i+0x16a>
 8007b4c:	7803      	ldrb	r3, [r0, #0]
 8007b4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b56:	e76c      	b.n	8007a32 <_printf_i+0xf6>
 8007b58:	08007fb5 	.word	0x08007fb5
 8007b5c:	08007fc6 	.word	0x08007fc6

08007b60 <memcpy>:
 8007b60:	b510      	push	{r4, lr}
 8007b62:	1e43      	subs	r3, r0, #1
 8007b64:	440a      	add	r2, r1
 8007b66:	4291      	cmp	r1, r2
 8007b68:	d100      	bne.n	8007b6c <memcpy+0xc>
 8007b6a:	bd10      	pop	{r4, pc}
 8007b6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b74:	e7f7      	b.n	8007b66 <memcpy+0x6>

08007b76 <memmove>:
 8007b76:	4288      	cmp	r0, r1
 8007b78:	b510      	push	{r4, lr}
 8007b7a:	eb01 0302 	add.w	r3, r1, r2
 8007b7e:	d807      	bhi.n	8007b90 <memmove+0x1a>
 8007b80:	1e42      	subs	r2, r0, #1
 8007b82:	4299      	cmp	r1, r3
 8007b84:	d00a      	beq.n	8007b9c <memmove+0x26>
 8007b86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b8a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007b8e:	e7f8      	b.n	8007b82 <memmove+0xc>
 8007b90:	4283      	cmp	r3, r0
 8007b92:	d9f5      	bls.n	8007b80 <memmove+0xa>
 8007b94:	1881      	adds	r1, r0, r2
 8007b96:	1ad2      	subs	r2, r2, r3
 8007b98:	42d3      	cmn	r3, r2
 8007b9a:	d100      	bne.n	8007b9e <memmove+0x28>
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ba2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007ba6:	e7f7      	b.n	8007b98 <memmove+0x22>

08007ba8 <_free_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	4605      	mov	r5, r0
 8007bac:	2900      	cmp	r1, #0
 8007bae:	d045      	beq.n	8007c3c <_free_r+0x94>
 8007bb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bb4:	1f0c      	subs	r4, r1, #4
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	bfb8      	it	lt
 8007bba:	18e4      	addlt	r4, r4, r3
 8007bbc:	f000 f8d2 	bl	8007d64 <__malloc_lock>
 8007bc0:	4a1f      	ldr	r2, [pc, #124]	; (8007c40 <_free_r+0x98>)
 8007bc2:	6813      	ldr	r3, [r2, #0]
 8007bc4:	4610      	mov	r0, r2
 8007bc6:	b933      	cbnz	r3, 8007bd6 <_free_r+0x2e>
 8007bc8:	6063      	str	r3, [r4, #4]
 8007bca:	6014      	str	r4, [r2, #0]
 8007bcc:	4628      	mov	r0, r5
 8007bce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bd2:	f000 b8c8 	b.w	8007d66 <__malloc_unlock>
 8007bd6:	42a3      	cmp	r3, r4
 8007bd8:	d90c      	bls.n	8007bf4 <_free_r+0x4c>
 8007bda:	6821      	ldr	r1, [r4, #0]
 8007bdc:	1862      	adds	r2, r4, r1
 8007bde:	4293      	cmp	r3, r2
 8007be0:	bf04      	itt	eq
 8007be2:	681a      	ldreq	r2, [r3, #0]
 8007be4:	685b      	ldreq	r3, [r3, #4]
 8007be6:	6063      	str	r3, [r4, #4]
 8007be8:	bf04      	itt	eq
 8007bea:	1852      	addeq	r2, r2, r1
 8007bec:	6022      	streq	r2, [r4, #0]
 8007bee:	6004      	str	r4, [r0, #0]
 8007bf0:	e7ec      	b.n	8007bcc <_free_r+0x24>
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	685a      	ldr	r2, [r3, #4]
 8007bf6:	b10a      	cbz	r2, 8007bfc <_free_r+0x54>
 8007bf8:	42a2      	cmp	r2, r4
 8007bfa:	d9fa      	bls.n	8007bf2 <_free_r+0x4a>
 8007bfc:	6819      	ldr	r1, [r3, #0]
 8007bfe:	1858      	adds	r0, r3, r1
 8007c00:	42a0      	cmp	r0, r4
 8007c02:	d10b      	bne.n	8007c1c <_free_r+0x74>
 8007c04:	6820      	ldr	r0, [r4, #0]
 8007c06:	4401      	add	r1, r0
 8007c08:	1858      	adds	r0, r3, r1
 8007c0a:	4282      	cmp	r2, r0
 8007c0c:	6019      	str	r1, [r3, #0]
 8007c0e:	d1dd      	bne.n	8007bcc <_free_r+0x24>
 8007c10:	6810      	ldr	r0, [r2, #0]
 8007c12:	6852      	ldr	r2, [r2, #4]
 8007c14:	605a      	str	r2, [r3, #4]
 8007c16:	4401      	add	r1, r0
 8007c18:	6019      	str	r1, [r3, #0]
 8007c1a:	e7d7      	b.n	8007bcc <_free_r+0x24>
 8007c1c:	d902      	bls.n	8007c24 <_free_r+0x7c>
 8007c1e:	230c      	movs	r3, #12
 8007c20:	602b      	str	r3, [r5, #0]
 8007c22:	e7d3      	b.n	8007bcc <_free_r+0x24>
 8007c24:	6820      	ldr	r0, [r4, #0]
 8007c26:	1821      	adds	r1, r4, r0
 8007c28:	428a      	cmp	r2, r1
 8007c2a:	bf04      	itt	eq
 8007c2c:	6811      	ldreq	r1, [r2, #0]
 8007c2e:	6852      	ldreq	r2, [r2, #4]
 8007c30:	6062      	str	r2, [r4, #4]
 8007c32:	bf04      	itt	eq
 8007c34:	1809      	addeq	r1, r1, r0
 8007c36:	6021      	streq	r1, [r4, #0]
 8007c38:	605c      	str	r4, [r3, #4]
 8007c3a:	e7c7      	b.n	8007bcc <_free_r+0x24>
 8007c3c:	bd38      	pop	{r3, r4, r5, pc}
 8007c3e:	bf00      	nop
 8007c40:	20000094 	.word	0x20000094

08007c44 <_malloc_r>:
 8007c44:	b570      	push	{r4, r5, r6, lr}
 8007c46:	1ccd      	adds	r5, r1, #3
 8007c48:	f025 0503 	bic.w	r5, r5, #3
 8007c4c:	3508      	adds	r5, #8
 8007c4e:	2d0c      	cmp	r5, #12
 8007c50:	bf38      	it	cc
 8007c52:	250c      	movcc	r5, #12
 8007c54:	2d00      	cmp	r5, #0
 8007c56:	4606      	mov	r6, r0
 8007c58:	db01      	blt.n	8007c5e <_malloc_r+0x1a>
 8007c5a:	42a9      	cmp	r1, r5
 8007c5c:	d903      	bls.n	8007c66 <_malloc_r+0x22>
 8007c5e:	230c      	movs	r3, #12
 8007c60:	6033      	str	r3, [r6, #0]
 8007c62:	2000      	movs	r0, #0
 8007c64:	bd70      	pop	{r4, r5, r6, pc}
 8007c66:	f000 f87d 	bl	8007d64 <__malloc_lock>
 8007c6a:	4a21      	ldr	r2, [pc, #132]	; (8007cf0 <_malloc_r+0xac>)
 8007c6c:	6814      	ldr	r4, [r2, #0]
 8007c6e:	4621      	mov	r1, r4
 8007c70:	b991      	cbnz	r1, 8007c98 <_malloc_r+0x54>
 8007c72:	4c20      	ldr	r4, [pc, #128]	; (8007cf4 <_malloc_r+0xb0>)
 8007c74:	6823      	ldr	r3, [r4, #0]
 8007c76:	b91b      	cbnz	r3, 8007c80 <_malloc_r+0x3c>
 8007c78:	4630      	mov	r0, r6
 8007c7a:	f000 f863 	bl	8007d44 <_sbrk_r>
 8007c7e:	6020      	str	r0, [r4, #0]
 8007c80:	4629      	mov	r1, r5
 8007c82:	4630      	mov	r0, r6
 8007c84:	f000 f85e 	bl	8007d44 <_sbrk_r>
 8007c88:	1c43      	adds	r3, r0, #1
 8007c8a:	d124      	bne.n	8007cd6 <_malloc_r+0x92>
 8007c8c:	230c      	movs	r3, #12
 8007c8e:	6033      	str	r3, [r6, #0]
 8007c90:	4630      	mov	r0, r6
 8007c92:	f000 f868 	bl	8007d66 <__malloc_unlock>
 8007c96:	e7e4      	b.n	8007c62 <_malloc_r+0x1e>
 8007c98:	680b      	ldr	r3, [r1, #0]
 8007c9a:	1b5b      	subs	r3, r3, r5
 8007c9c:	d418      	bmi.n	8007cd0 <_malloc_r+0x8c>
 8007c9e:	2b0b      	cmp	r3, #11
 8007ca0:	d90f      	bls.n	8007cc2 <_malloc_r+0x7e>
 8007ca2:	600b      	str	r3, [r1, #0]
 8007ca4:	50cd      	str	r5, [r1, r3]
 8007ca6:	18cc      	adds	r4, r1, r3
 8007ca8:	4630      	mov	r0, r6
 8007caa:	f000 f85c 	bl	8007d66 <__malloc_unlock>
 8007cae:	f104 000b 	add.w	r0, r4, #11
 8007cb2:	1d23      	adds	r3, r4, #4
 8007cb4:	f020 0007 	bic.w	r0, r0, #7
 8007cb8:	1ac3      	subs	r3, r0, r3
 8007cba:	d0d3      	beq.n	8007c64 <_malloc_r+0x20>
 8007cbc:	425a      	negs	r2, r3
 8007cbe:	50e2      	str	r2, [r4, r3]
 8007cc0:	e7d0      	b.n	8007c64 <_malloc_r+0x20>
 8007cc2:	428c      	cmp	r4, r1
 8007cc4:	684b      	ldr	r3, [r1, #4]
 8007cc6:	bf16      	itet	ne
 8007cc8:	6063      	strne	r3, [r4, #4]
 8007cca:	6013      	streq	r3, [r2, #0]
 8007ccc:	460c      	movne	r4, r1
 8007cce:	e7eb      	b.n	8007ca8 <_malloc_r+0x64>
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	6849      	ldr	r1, [r1, #4]
 8007cd4:	e7cc      	b.n	8007c70 <_malloc_r+0x2c>
 8007cd6:	1cc4      	adds	r4, r0, #3
 8007cd8:	f024 0403 	bic.w	r4, r4, #3
 8007cdc:	42a0      	cmp	r0, r4
 8007cde:	d005      	beq.n	8007cec <_malloc_r+0xa8>
 8007ce0:	1a21      	subs	r1, r4, r0
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	f000 f82e 	bl	8007d44 <_sbrk_r>
 8007ce8:	3001      	adds	r0, #1
 8007cea:	d0cf      	beq.n	8007c8c <_malloc_r+0x48>
 8007cec:	6025      	str	r5, [r4, #0]
 8007cee:	e7db      	b.n	8007ca8 <_malloc_r+0x64>
 8007cf0:	20000094 	.word	0x20000094
 8007cf4:	20000098 	.word	0x20000098

08007cf8 <_realloc_r>:
 8007cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfa:	4607      	mov	r7, r0
 8007cfc:	4614      	mov	r4, r2
 8007cfe:	460e      	mov	r6, r1
 8007d00:	b921      	cbnz	r1, 8007d0c <_realloc_r+0x14>
 8007d02:	4611      	mov	r1, r2
 8007d04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d08:	f7ff bf9c 	b.w	8007c44 <_malloc_r>
 8007d0c:	b922      	cbnz	r2, 8007d18 <_realloc_r+0x20>
 8007d0e:	f7ff ff4b 	bl	8007ba8 <_free_r>
 8007d12:	4625      	mov	r5, r4
 8007d14:	4628      	mov	r0, r5
 8007d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d18:	f000 f826 	bl	8007d68 <_malloc_usable_size_r>
 8007d1c:	42a0      	cmp	r0, r4
 8007d1e:	d20f      	bcs.n	8007d40 <_realloc_r+0x48>
 8007d20:	4621      	mov	r1, r4
 8007d22:	4638      	mov	r0, r7
 8007d24:	f7ff ff8e 	bl	8007c44 <_malloc_r>
 8007d28:	4605      	mov	r5, r0
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	d0f2      	beq.n	8007d14 <_realloc_r+0x1c>
 8007d2e:	4631      	mov	r1, r6
 8007d30:	4622      	mov	r2, r4
 8007d32:	f7ff ff15 	bl	8007b60 <memcpy>
 8007d36:	4631      	mov	r1, r6
 8007d38:	4638      	mov	r0, r7
 8007d3a:	f7ff ff35 	bl	8007ba8 <_free_r>
 8007d3e:	e7e9      	b.n	8007d14 <_realloc_r+0x1c>
 8007d40:	4635      	mov	r5, r6
 8007d42:	e7e7      	b.n	8007d14 <_realloc_r+0x1c>

08007d44 <_sbrk_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	4c06      	ldr	r4, [pc, #24]	; (8007d60 <_sbrk_r+0x1c>)
 8007d48:	2300      	movs	r3, #0
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	6023      	str	r3, [r4, #0]
 8007d50:	f7fa f9b2 	bl	80020b8 <_sbrk>
 8007d54:	1c43      	adds	r3, r0, #1
 8007d56:	d102      	bne.n	8007d5e <_sbrk_r+0x1a>
 8007d58:	6823      	ldr	r3, [r4, #0]
 8007d5a:	b103      	cbz	r3, 8007d5e <_sbrk_r+0x1a>
 8007d5c:	602b      	str	r3, [r5, #0]
 8007d5e:	bd38      	pop	{r3, r4, r5, pc}
 8007d60:	20000438 	.word	0x20000438

08007d64 <__malloc_lock>:
 8007d64:	4770      	bx	lr

08007d66 <__malloc_unlock>:
 8007d66:	4770      	bx	lr

08007d68 <_malloc_usable_size_r>:
 8007d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d6c:	1f18      	subs	r0, r3, #4
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	bfbc      	itt	lt
 8007d72:	580b      	ldrlt	r3, [r1, r0]
 8007d74:	18c0      	addlt	r0, r0, r3
 8007d76:	4770      	bx	lr

08007d78 <_init>:
 8007d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d7a:	bf00      	nop
 8007d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d7e:	bc08      	pop	{r3}
 8007d80:	469e      	mov	lr, r3
 8007d82:	4770      	bx	lr

08007d84 <_fini>:
 8007d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d86:	bf00      	nop
 8007d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d8a:	bc08      	pop	{r3}
 8007d8c:	469e      	mov	lr, r3
 8007d8e:	4770      	bx	lr
