;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL 0, <-2
	SLT 721, 0
	SUB 12, @10
	SPL 0, #209
	SPL -290, @-120
	DJN 0, @2
	ADD -44, -91
	SPL 0, #209
	ADD -44, -91
	SUB -47, <-20
	SUB #100, 0
	SUB @-120, 108
	JMN @446, #915
	SLT #164, @702
	MOV -1, <-20
	SUB @-127, 100
	ADD -44, -91
	JMN -260, @-120
	SUB @127, @100
	SLT #164, @702
	SPL 16, 9
	SLT #164, @702
	DAT #-44, #-91
	SUB @4, @9
	MOV -6, <-27
	JMN <147, 106
	SUB 0, 1
	SUB @0, @2
	SUB @0, @2
	SUB <100, 100
	CMP 20, @12
	SUB @0, @2
	SLT 220, 63
	JMP -207, @-120
	ADD -44, -91
	SUB @127, 100
	SPL 0, <-2
	SPL 0, <-2
	SUB @121, 106
	SLT #164, @702
	SUB #72, @200
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL 0, <-2
