-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_top_conv2d_layer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    output_r : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of lenet_top_conv2d_layer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_pp2_stage4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_pp2_stage5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_pp2_stage6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_pp2_stage7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_pp2_stage8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_pp2_stage9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_pp2_stage10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_pp2_stage11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_pp2_stage12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_pp2_stage13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_pp2_stage14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_pp2_stage15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_pp2_stage16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage19 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage20 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage21 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage22 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage23 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage24 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state160 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_310 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv13_1260 : STD_LOGIC_VECTOR (12 downto 0) := "1001001100000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv15_2A0 : STD_LOGIC_VECTOR (14 downto 0) := "000001010100000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv1_biases_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_biases_ce0 : STD_LOGIC;
    signal conv1_biases_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_0_0_0_ce0 : STD_LOGIC;
    signal conv1_weights_0_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_0_1_0_ce0 : STD_LOGIC;
    signal conv1_weights_0_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_0_2_0_ce0 : STD_LOGIC;
    signal conv1_weights_0_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_0_3_0_ce0 : STD_LOGIC;
    signal conv1_weights_0_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_4_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_0_4_0_ce0 : STD_LOGIC;
    signal conv1_weights_0_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_1_0_0_ce0 : STD_LOGIC;
    signal conv1_weights_1_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_1_1_0_ce0 : STD_LOGIC;
    signal conv1_weights_1_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_1_2_0_ce0 : STD_LOGIC;
    signal conv1_weights_1_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_1_3_0_ce0 : STD_LOGIC;
    signal conv1_weights_1_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_4_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_1_4_0_ce0 : STD_LOGIC;
    signal conv1_weights_1_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_2_0_0_ce0 : STD_LOGIC;
    signal conv1_weights_2_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_2_1_0_ce0 : STD_LOGIC;
    signal conv1_weights_2_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_2_2_0_ce0 : STD_LOGIC;
    signal conv1_weights_2_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_2_3_0_ce0 : STD_LOGIC;
    signal conv1_weights_2_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_4_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_2_4_0_ce0 : STD_LOGIC;
    signal conv1_weights_2_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_3_0_0_ce0 : STD_LOGIC;
    signal conv1_weights_3_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_3_1_0_ce0 : STD_LOGIC;
    signal conv1_weights_3_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_3_2_0_ce0 : STD_LOGIC;
    signal conv1_weights_3_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_3_3_0_ce0 : STD_LOGIC;
    signal conv1_weights_3_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_4_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_3_4_0_ce0 : STD_LOGIC;
    signal conv1_weights_3_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_4_0_0_ce0 : STD_LOGIC;
    signal conv1_weights_4_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_4_1_0_ce0 : STD_LOGIC;
    signal conv1_weights_4_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_4_2_0_ce0 : STD_LOGIC;
    signal conv1_weights_4_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_4_3_0_ce0 : STD_LOGIC;
    signal conv1_weights_4_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_4_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_weights_4_4_0_ce0 : STD_LOGIC;
    signal conv1_weights_4_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln21_reg_7130 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage14 : signal is "none";
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal ap_block_pp2_stage14 : BOOLEAN;
    signal icmp_ln28_reg_7195 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_7195_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage15 : signal is "none";
    signal ap_block_pp2_stage15 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage20 : signal is "none";
    signal ap_block_pp2_stage20 : BOOLEAN;
    signal indvar_flatten_reg_3807 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_3818 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_3830 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten122_reg_3842 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_c_reg_3854 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten20_reg_3865 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_3_reg_3877 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_3_reg_3877_pp2_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state14_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state39_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state64_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state89_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state114_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state139_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal i_3_reg_3877_pp2_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_3_reg_3877_pp2_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_3_reg_3877_pp2_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_3889 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3919 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage10 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state24_pp2_stage10_iter0 : BOOLEAN;
    signal ap_block_state49_pp2_stage10_iter1 : BOOLEAN;
    signal ap_block_state74_pp2_stage10_iter2 : BOOLEAN;
    signal ap_block_state99_pp2_stage10_iter3 : BOOLEAN;
    signal ap_block_state124_pp2_stage10_iter4 : BOOLEAN;
    signal ap_block_state149_pp2_stage10_iter5 : BOOLEAN;
    signal ap_block_pp2_stage10_11001 : BOOLEAN;
    signal ap_block_state29_pp2_stage15_iter0 : BOOLEAN;
    signal ap_block_state54_pp2_stage15_iter1 : BOOLEAN;
    signal ap_block_state79_pp2_stage15_iter2 : BOOLEAN;
    signal ap_block_state104_pp2_stage15_iter3 : BOOLEAN;
    signal ap_block_state129_pp2_stage15_iter4 : BOOLEAN;
    signal ap_block_state154_pp2_stage15_iter5 : BOOLEAN;
    signal ap_block_state154_io : BOOLEAN;
    signal ap_block_pp2_stage15_11001 : BOOLEAN;
    signal ap_block_state34_pp2_stage20_iter0 : BOOLEAN;
    signal ap_block_state59_pp2_stage20_iter1 : BOOLEAN;
    signal ap_block_state84_pp2_stage20_iter2 : BOOLEAN;
    signal ap_block_state109_pp2_stage20_iter3 : BOOLEAN;
    signal ap_block_state134_pp2_stage20_iter4 : BOOLEAN;
    signal ap_block_state159_pp2_stage20_iter5 : BOOLEAN;
    signal ap_block_pp2_stage20_11001 : BOOLEAN;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp2_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage5 : signal is "none";
    signal ap_block_state19_pp2_stage5_iter0 : BOOLEAN;
    signal ap_block_state44_pp2_stage5_iter1 : BOOLEAN;
    signal ap_block_state69_pp2_stage5_iter2 : BOOLEAN;
    signal ap_block_state94_pp2_stage5_iter3 : BOOLEAN;
    signal ap_block_state119_pp2_stage5_iter4 : BOOLEAN;
    signal ap_block_state144_pp2_stage5_iter5 : BOOLEAN;
    signal ap_block_pp2_stage5_11001 : BOOLEAN;
    signal icmp_ln28_reg_7195_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3905_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3925 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal reg_3930 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_reg_7195_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage11 : signal is "none";
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_block_state25_pp2_stage11_iter0 : BOOLEAN;
    signal ap_block_state50_pp2_stage11_iter1 : BOOLEAN;
    signal ap_block_state75_pp2_stage11_iter2 : BOOLEAN;
    signal ap_block_state100_pp2_stage11_iter3 : BOOLEAN;
    signal ap_block_state125_pp2_stage11_iter4 : BOOLEAN;
    signal ap_block_state150_pp2_stage11_iter5 : BOOLEAN;
    signal ap_block_pp2_stage11_11001 : BOOLEAN;
    signal icmp_ln28_reg_7195_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage16 : signal is "none";
    signal ap_block_state30_pp2_stage16_iter0 : BOOLEAN;
    signal ap_block_state55_pp2_stage16_iter1 : BOOLEAN;
    signal ap_block_state80_pp2_stage16_iter2 : BOOLEAN;
    signal ap_block_state105_pp2_stage16_iter3 : BOOLEAN;
    signal ap_block_state130_pp2_stage16_iter4 : BOOLEAN;
    signal ap_block_state155_pp2_stage16_iter5 : BOOLEAN;
    signal ap_block_pp2_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage21 : signal is "none";
    signal ap_block_state35_pp2_stage21_iter0 : BOOLEAN;
    signal ap_block_state60_pp2_stage21_iter1 : BOOLEAN;
    signal ap_block_state85_pp2_stage21_iter2 : BOOLEAN;
    signal ap_block_state110_pp2_stage21_iter3 : BOOLEAN;
    signal ap_block_state135_pp2_stage21_iter4 : BOOLEAN;
    signal ap_block_pp2_stage21_11001 : BOOLEAN;
    signal reg_3936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_block_state15_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_state40_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_state65_pp2_stage1_iter2 : BOOLEAN;
    signal ap_block_state90_pp2_stage1_iter3 : BOOLEAN;
    signal ap_block_state115_pp2_stage1_iter4 : BOOLEAN;
    signal ap_block_state140_pp2_stage1_iter5 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage6 : signal is "none";
    signal ap_block_state20_pp2_stage6_iter0 : BOOLEAN;
    signal ap_block_state45_pp2_stage6_iter1 : BOOLEAN;
    signal ap_block_state70_pp2_stage6_iter2 : BOOLEAN;
    signal ap_block_state95_pp2_stage6_iter3 : BOOLEAN;
    signal ap_block_state120_pp2_stage6_iter4 : BOOLEAN;
    signal ap_block_state145_pp2_stage6_iter5 : BOOLEAN;
    signal ap_block_pp2_stage6_11001 : BOOLEAN;
    signal reg_3942 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal icmp_ln28_reg_7195_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage12 : signal is "none";
    signal ap_block_state26_pp2_stage12_iter0 : BOOLEAN;
    signal ap_block_state51_pp2_stage12_iter1 : BOOLEAN;
    signal ap_block_state76_pp2_stage12_iter2 : BOOLEAN;
    signal ap_block_state101_pp2_stage12_iter3 : BOOLEAN;
    signal ap_block_state126_pp2_stage12_iter4 : BOOLEAN;
    signal ap_block_state151_pp2_stage12_iter5 : BOOLEAN;
    signal ap_block_pp2_stage12_11001 : BOOLEAN;
    signal reg_3949 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage17 : signal is "none";
    signal ap_block_state31_pp2_stage17_iter0 : BOOLEAN;
    signal ap_block_state56_pp2_stage17_iter1 : BOOLEAN;
    signal ap_block_state81_pp2_stage17_iter2 : BOOLEAN;
    signal ap_block_state106_pp2_stage17_iter3 : BOOLEAN;
    signal ap_block_state131_pp2_stage17_iter4 : BOOLEAN;
    signal ap_block_state156_pp2_stage17_iter5 : BOOLEAN;
    signal ap_block_pp2_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage22 : signal is "none";
    signal ap_block_state36_pp2_stage22_iter0 : BOOLEAN;
    signal ap_block_state61_pp2_stage22_iter1 : BOOLEAN;
    signal ap_block_state86_pp2_stage22_iter2 : BOOLEAN;
    signal ap_block_state111_pp2_stage22_iter3 : BOOLEAN;
    signal ap_block_state136_pp2_stage22_iter4 : BOOLEAN;
    signal ap_block_pp2_stage22_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_state16_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_state41_pp2_stage2_iter1 : BOOLEAN;
    signal ap_block_state66_pp2_stage2_iter2 : BOOLEAN;
    signal ap_block_state91_pp2_stage2_iter3 : BOOLEAN;
    signal ap_block_state116_pp2_stage2_iter4 : BOOLEAN;
    signal ap_block_state141_pp2_stage2_iter5 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage7 : signal is "none";
    signal ap_block_state21_pp2_stage7_iter0 : BOOLEAN;
    signal ap_block_state46_pp2_stage7_iter1 : BOOLEAN;
    signal ap_block_state71_pp2_stage7_iter2 : BOOLEAN;
    signal ap_block_state96_pp2_stage7_iter3 : BOOLEAN;
    signal ap_block_state121_pp2_stage7_iter4 : BOOLEAN;
    signal ap_block_state146_pp2_stage7_iter5 : BOOLEAN;
    signal ap_block_pp2_stage7_11001 : BOOLEAN;
    signal empty_57_fu_3961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln21_fu_4049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln21_reg_7130_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln21_3_fu_4055_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal trunc_ln23_1_mid2_reg_7139 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln21_2_fu_4105_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln21_2_reg_7143 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln21_fu_4113_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln21_reg_7148 : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_addr_read_reg_7153 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln23_1_fu_4117_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln23_1_reg_7173 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln23_2_reg_7178 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_fu_4137_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln22_reg_7182 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln36_fu_4181_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln36_reg_7187 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln28_fu_4203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_7199 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_7199_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_7199_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_7199_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_7199_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_7199_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_fu_4221_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_reg_7213 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_fu_4229_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_2_reg_7222 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_2_reg_7222_pp2_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_2_reg_7222_pp2_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_2_reg_7222_pp2_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_2_reg_7222_pp2_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_2_reg_7222_pp2_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln28_fu_4237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_reg_7228 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_reg_7228_pp2_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_reg_7228_pp2_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_reg_7228_pp2_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_reg_7228_pp2_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln28_fu_4285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_reg_7354 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_reg_7354_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_reg_7354_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_reg_7354_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_reg_7354_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_reg_7354_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dup7_fu_4291_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_dup7_reg_7368 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_dup7_reg_7368_pp2_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal p_dup7_reg_7368_pp2_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal p_dup7_reg_7368_pp2_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal p_dup7_reg_7368_pp2_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal p_dup7_reg_7368_pp2_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_fu_4303_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_reg_7374 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_reg_7374_pp2_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_reg_7374_pp2_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_reg_7374_pp2_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_reg_7374_pp2_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_reg_7374_pp2_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln36_1_fu_4311_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln36_1_reg_7384 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_2_fu_4323_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_2_reg_7392 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln36_2_fu_4357_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln36_2_reg_7400 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_reg_7492 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln36_3_fu_4399_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln36_3_reg_7501 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_7510 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv1_weights_0_0_0_load_reg_7519 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_1_0_load_reg_7524 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_2_0_load_reg_7529 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_3_0_load_reg_7534 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_0_4_0_load_reg_7539 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_0_0_load_reg_7544 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_1_0_load_reg_7549 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_2_0_load_reg_7554 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_3_0_load_reg_7559 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_1_4_0_load_reg_7564 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_0_0_load_reg_7569 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_1_0_load_reg_7574 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_2_0_load_reg_7579 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_3_0_load_reg_7584 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_2_4_0_load_reg_7589 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_0_0_load_reg_7594 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_1_0_load_reg_7599 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_2_0_load_reg_7604 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_3_0_load_reg_7609 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_3_4_0_load_reg_7614 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_0_0_load_reg_7619 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_1_0_load_reg_7624 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_2_0_load_reg_7629 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_4_3_0_load_reg_7634 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_4426_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_7639 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln36_fu_4464_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_reg_7644 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln36_fu_4496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln36_1_fu_4500_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln36_1_reg_7737 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_62_fu_4505_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_7742 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_4529_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_7750 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln36_32_fu_4567_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_32_reg_7755 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln36_1_fu_4599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_block_state17_pp2_stage3_iter0 : BOOLEAN;
    signal ap_block_state42_pp2_stage3_iter1 : BOOLEAN;
    signal ap_block_state67_pp2_stage3_iter2 : BOOLEAN;
    signal ap_block_state92_pp2_stage3_iter3 : BOOLEAN;
    signal ap_block_state117_pp2_stage3_iter4 : BOOLEAN;
    signal ap_block_state142_pp2_stage3_iter5 : BOOLEAN;
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal tmp_63_fu_4608_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_reg_7848 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_4632_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_7856 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln36_33_fu_4670_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_33_reg_7861 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln36_2_fu_4702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage4 : signal is "none";
    signal ap_block_state18_pp2_stage4_iter0 : BOOLEAN;
    signal ap_block_state43_pp2_stage4_iter1 : BOOLEAN;
    signal ap_block_state68_pp2_stage4_iter2 : BOOLEAN;
    signal ap_block_state93_pp2_stage4_iter3 : BOOLEAN;
    signal ap_block_state118_pp2_stage4_iter4 : BOOLEAN;
    signal ap_block_state143_pp2_stage4_iter5 : BOOLEAN;
    signal ap_block_pp2_stage4_11001 : BOOLEAN;
    signal tmp_64_fu_4711_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_reg_7954 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_4735_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_reg_7962 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln36_1_fu_4773_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln36_1_reg_7967 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_4_fu_4822_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_4_reg_8055 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3909_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_8143 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_3_fu_4856_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_4865_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_reg_8153 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_4889_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_8161 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_0_1_reg_8246 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_4_fu_5014_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln36_4_fu_5018_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln36_4_reg_8256 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_5027_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_reg_8264 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_5047_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_8272 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_0_2_reg_8357 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_5_fu_5111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_5128_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_8367 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage8 : signal is "none";
    signal ap_block_state22_pp2_stage8_iter0 : BOOLEAN;
    signal ap_block_state47_pp2_stage8_iter1 : BOOLEAN;
    signal ap_block_state72_pp2_stage8_iter2 : BOOLEAN;
    signal ap_block_state97_pp2_stage8_iter3 : BOOLEAN;
    signal ap_block_state122_pp2_stage8_iter4 : BOOLEAN;
    signal ap_block_state147_pp2_stage8_iter5 : BOOLEAN;
    signal ap_block_pp2_stage8_11001 : BOOLEAN;
    signal mul_0_3_reg_8452 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_6_fu_5192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_5209_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_reg_8462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage9 : signal is "none";
    signal ap_block_state23_pp2_stage9_iter0 : BOOLEAN;
    signal ap_block_state48_pp2_stage9_iter1 : BOOLEAN;
    signal ap_block_state73_pp2_stage9_iter2 : BOOLEAN;
    signal ap_block_state98_pp2_stage9_iter3 : BOOLEAN;
    signal ap_block_state123_pp2_stage9_iter4 : BOOLEAN;
    signal ap_block_state148_pp2_stage9_iter5 : BOOLEAN;
    signal ap_block_pp2_stage9_11001 : BOOLEAN;
    signal mul_0_4_reg_8547 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_7_fu_5273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_5290_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_reg_8557 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln29_6_fu_5345_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_6_reg_8562 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_1_reg_8650 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_8_fu_5379_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_5396_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_reg_8660 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_1_reg_8745 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_9_fu_5521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln36_5_fu_5525_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln36_5_reg_8755 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_fu_5534_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_reg_8763 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_5554_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_reg_8771 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_2_reg_8856 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_2_reg_8856_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_10_fu_5618_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_5635_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_8866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage13 : signal is "none";
    signal ap_block_state27_pp2_stage13_iter0 : BOOLEAN;
    signal ap_block_state52_pp2_stage13_iter1 : BOOLEAN;
    signal ap_block_state77_pp2_stage13_iter2 : BOOLEAN;
    signal ap_block_state102_pp2_stage13_iter3 : BOOLEAN;
    signal ap_block_state127_pp2_stage13_iter4 : BOOLEAN;
    signal ap_block_state152_pp2_stage13_iter5 : BOOLEAN;
    signal ap_block_pp2_stage13_11001 : BOOLEAN;
    signal mul_1_3_reg_8951 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_3_reg_8951_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_11_fu_5699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_5716_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_reg_8961 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state28_pp2_stage14_iter0 : BOOLEAN;
    signal ap_block_state53_pp2_stage14_iter1 : BOOLEAN;
    signal ap_block_state78_pp2_stage14_iter2 : BOOLEAN;
    signal ap_block_state103_pp2_stage14_iter3 : BOOLEAN;
    signal ap_block_state128_pp2_stage14_iter4 : BOOLEAN;
    signal ap_block_state153_pp2_stage14_iter5 : BOOLEAN;
    signal ap_block_state153_io : BOOLEAN;
    signal ap_block_pp2_stage14_11001 : BOOLEAN;
    signal mul_1_4_reg_9046 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_4_reg_9046_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_12_fu_5780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_5797_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_9056 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln29_8_fu_5857_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_8_reg_9061 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_10_fu_5876_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_10_reg_9069 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_2_reg_9158 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_9158_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_13_fu_5910_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_5927_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_reg_9168 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_1_reg_9253 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_1_reg_9253_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_14_fu_6052_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln36_6_fu_6056_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln36_6_reg_9263 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_fu_6065_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_reg_9271 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_6085_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_9279 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_2_reg_9364 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_2_reg_9364_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_15_fu_6149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_6166_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_9374 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage18 : signal is "none";
    signal ap_block_state32_pp2_stage18_iter0 : BOOLEAN;
    signal ap_block_state57_pp2_stage18_iter1 : BOOLEAN;
    signal ap_block_state82_pp2_stage18_iter2 : BOOLEAN;
    signal ap_block_state107_pp2_stage18_iter3 : BOOLEAN;
    signal ap_block_state132_pp2_stage18_iter4 : BOOLEAN;
    signal ap_block_state157_pp2_stage18_iter5 : BOOLEAN;
    signal ap_block_pp2_stage18_11001 : BOOLEAN;
    signal mul_2_3_reg_9459 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_3_reg_9459_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_3_reg_9459_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_16_fu_6230_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_6247_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_9469 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage19 : signal is "none";
    signal ap_block_state33_pp2_stage19_iter0 : BOOLEAN;
    signal ap_block_state58_pp2_stage19_iter1 : BOOLEAN;
    signal ap_block_state83_pp2_stage19_iter2 : BOOLEAN;
    signal ap_block_state108_pp2_stage19_iter3 : BOOLEAN;
    signal ap_block_state133_pp2_stage19_iter4 : BOOLEAN;
    signal ap_block_state158_pp2_stage19_iter5 : BOOLEAN;
    signal ap_block_pp2_stage19_11001 : BOOLEAN;
    signal mul_2_4_reg_9554 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_4_reg_9554_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_4_reg_9554_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_17_fu_6311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_6328_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_reg_9564 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_9649 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_9649_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_9649_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_18_fu_6392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_6409_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_reg_9659 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_1_reg_9744 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_1_reg_9744_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_1_reg_9744_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_19_fu_6534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_6547_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_reg_9754 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_6567_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_reg_9762 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln36_21_fu_6605_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_21_reg_9767 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_22_fu_6610_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_22_reg_9772 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_23_fu_6615_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_23_reg_9777 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_24_fu_6620_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_24_reg_9782 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_3_2_reg_9867 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_2_reg_9867_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_2_reg_9867_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_20_fu_6651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_6663_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_reg_9877 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage23 : signal is "none";
    signal ap_block_state37_pp2_stage23_iter0 : BOOLEAN;
    signal ap_block_state62_pp2_stage23_iter1 : BOOLEAN;
    signal ap_block_state87_pp2_stage23_iter2 : BOOLEAN;
    signal ap_block_state112_pp2_stage23_iter3 : BOOLEAN;
    signal ap_block_state137_pp2_stage23_iter4 : BOOLEAN;
    signal ap_block_pp2_stage23_11001 : BOOLEAN;
    signal mul_3_3_reg_9962 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_3_reg_9962_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_3_reg_9962_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_21_fu_6727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_6739_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_9972 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln28_2_fu_6777_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln28_2_reg_9977 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp2_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage24 : signal is "none";
    signal ap_block_state38_pp2_stage24_iter0 : BOOLEAN;
    signal ap_block_state63_pp2_stage24_iter1 : BOOLEAN;
    signal ap_block_state88_pp2_stage24_iter2 : BOOLEAN;
    signal ap_block_state113_pp2_stage24_iter3 : BOOLEAN;
    signal ap_block_state138_pp2_stage24_iter4 : BOOLEAN;
    signal ap_block_pp2_stage24_11001 : BOOLEAN;
    signal select_ln29_12_fu_6783_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_12_reg_9982 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_3_4_reg_10067 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_4_reg_10067_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_4_reg_10067_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_4_reg_10067_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_22_fu_6814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_6826_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_reg_10077 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln29_13_fu_6870_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln29_13_reg_10082 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_4_reg_10092 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_10092_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_10092_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_10092_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_23_fu_6877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_6889_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_reg_10102 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_1_reg_10112 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_1_reg_10112_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_1_reg_10112_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_1_reg_10112_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_24_fu_6927_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_2_reg_10122 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_2_reg_10122_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_2_reg_10122_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_2_reg_10122_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_3_reg_10127 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_3_reg_10127_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_3_reg_10127_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_3_reg_10127_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_4_reg_10132 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_4_reg_10132_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_4_reg_10132_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_4_reg_10132_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_biases_load_reg_10147 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7087_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln42_reg_10157 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln42_fu_6986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_reg_10162 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_13_reg_10167 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln42_fu_7079_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln42_reg_10173 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp2_stage24_subdone : BOOLEAN;
    signal ap_condition_pp2_flush_enable : STD_LOGIC;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal padded_0_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_0_0_ce0 : STD_LOGIC;
    signal padded_0_0_we0 : STD_LOGIC;
    signal padded_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_0_1_ce0 : STD_LOGIC;
    signal padded_0_1_we0 : STD_LOGIC;
    signal padded_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_0_2_ce0 : STD_LOGIC;
    signal padded_0_2_we0 : STD_LOGIC;
    signal padded_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_0_3_ce0 : STD_LOGIC;
    signal padded_0_3_we0 : STD_LOGIC;
    signal padded_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_0_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_1_0_ce0 : STD_LOGIC;
    signal padded_1_0_we0 : STD_LOGIC;
    signal padded_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_1_1_ce0 : STD_LOGIC;
    signal padded_1_1_we0 : STD_LOGIC;
    signal padded_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_1_2_ce0 : STD_LOGIC;
    signal padded_1_2_we0 : STD_LOGIC;
    signal padded_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_1_3_ce0 : STD_LOGIC;
    signal padded_1_3_we0 : STD_LOGIC;
    signal padded_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_2_0_ce0 : STD_LOGIC;
    signal padded_2_0_we0 : STD_LOGIC;
    signal padded_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_2_1_ce0 : STD_LOGIC;
    signal padded_2_1_we0 : STD_LOGIC;
    signal padded_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_2_2_ce0 : STD_LOGIC;
    signal padded_2_2_we0 : STD_LOGIC;
    signal padded_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_2_3_ce0 : STD_LOGIC;
    signal padded_2_3_we0 : STD_LOGIC;
    signal padded_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_2_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_3_0_ce0 : STD_LOGIC;
    signal padded_3_0_we0 : STD_LOGIC;
    signal padded_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_3_1_ce0 : STD_LOGIC;
    signal padded_3_1_we0 : STD_LOGIC;
    signal padded_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_3_2_ce0 : STD_LOGIC;
    signal padded_3_2_we0 : STD_LOGIC;
    signal padded_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal padded_3_3_ce0 : STD_LOGIC;
    signal padded_3_3_we0 : STD_LOGIC;
    signal padded_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal padded_3_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_3796 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond4211_fu_3955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_i_phi_fu_3822_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_j_phi_fu_3834_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_out_c_phi_fu_3858_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_i_3_phi_fu_3881_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_j_1_phi_fu_3893_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_50_cast_fu_4009_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_fu_4161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_1_fu_4369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_6_fu_4476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal zext_ln36_11_fu_4579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal zext_ln36_16_fu_4682_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal zext_ln36_21_fu_4785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage4 : BOOLEAN;
    signal zext_ln36_2_fu_4836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage5 : BOOLEAN;
    signal zext_ln36_7_fu_4994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage6 : BOOLEAN;
    signal zext_ln36_12_fu_5091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage7 : BOOLEAN;
    signal zext_ln36_17_fu_5172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage8 : BOOLEAN;
    signal zext_ln36_22_fu_5253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage9 : BOOLEAN;
    signal zext_ln36_3_fu_5359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage10 : BOOLEAN;
    signal zext_ln36_8_fu_5501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage11 : BOOLEAN;
    signal zext_ln36_13_fu_5598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage12 : BOOLEAN;
    signal zext_ln36_18_fu_5679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage13 : BOOLEAN;
    signal zext_ln36_23_fu_5760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_4_fu_5890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_9_fu_6032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage16 : BOOLEAN;
    signal zext_ln36_14_fu_6129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage17 : BOOLEAN;
    signal zext_ln36_19_fu_6210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage18 : BOOLEAN;
    signal zext_ln36_24_fu_6291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage19 : BOOLEAN;
    signal zext_ln36_5_fu_6372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_10_fu_6514_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage21 : BOOLEAN;
    signal zext_ln36_15_fu_6631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage22 : BOOLEAN;
    signal zext_ln36_20_fu_6707_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage23 : BOOLEAN;
    signal zext_ln36_25_fu_6794_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage24 : BOOLEAN;
    signal sext_ln21_fu_4038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln42_fu_7027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage15_01001 : BOOLEAN;
    signal p_cast3_fu_3977_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast6_fu_3987_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_3900_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3905_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3909_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_3967_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_58_fu_3997_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_4001_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln_fu_4029_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln22_fu_4067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln21_1_fu_4081_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln21_1_fu_4089_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln21_fu_4061_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln21_fu_4073_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln23_fu_4121_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln21_2_fu_4143_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln23_1_fu_4148_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_4153_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_50_fu_4185_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln28_fu_4209_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln_fu_4195_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln30_fu_4279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_fu_4273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_fu_4297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_9_fu_4315_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_55_fu_4331_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_mid1_fu_4341_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln28_4_fu_4265_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_4361_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln29_3_fu_4349_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln36_fu_4413_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_4426_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_4469_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_1_fu_4515_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_4529_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_4572_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln36_3_fu_4603_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_2_fu_4618_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_4632_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_16_fu_4675_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln36_5_fu_4706_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_3_fu_4721_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_4735_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_21_fu_4778_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln36_28_fu_4805_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_31_fu_4810_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_10_fu_4815_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_4829_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln36_7_fu_4860_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_4_fu_4875_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_4889_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_61_fu_4927_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_51_fu_4933_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_1_fu_4943_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid112_fu_4958_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_56_fu_4963_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_1_mid1_fu_4973_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln28_5_fu_4951_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_4988_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln29_5_fu_4981_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln36_5_fu_5022_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_5047_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_12_fu_5085_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_6_fu_5115_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_5128_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_17_fu_5166_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_7_fu_5196_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_5209_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_65_fu_5247_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_8_fu_5277_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_5290_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln36_29_fu_5328_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_34_fu_5333_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_11_fu_5338_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_5352_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_9_fu_5383_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_5396_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_62_fu_5434_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_fu_5440_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_2_fu_5450_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid114_fu_5465_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_57_fu_5470_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_2_mid1_fu_5480_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln28_6_fu_5458_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_5495_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln29_7_fu_5488_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln36_10_fu_5529_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_5554_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_fu_5592_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_11_fu_5622_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_5635_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_fu_5673_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_12_fu_5703_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_5716_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_66_fu_5754_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_13_fu_5784_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_5797_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln36_30_fu_5835_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_35_fu_5845_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_12_fu_5850_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln36_fu_5840_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln36_2_fu_5864_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_13_fu_5869_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_5883_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_14_fu_5914_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_5927_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_63_fu_5965_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_fu_5971_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_3_fu_5981_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid116_fu_5996_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_58_fu_6001_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_3_mid1_fu_6011_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln28_7_fu_5989_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_6026_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln29_9_fu_6019_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln36_15_fu_6060_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_6085_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_fu_6123_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_16_fu_6153_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_6166_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_19_fu_6204_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_17_fu_6234_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_6247_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_67_fu_6285_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_18_fu_6315_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_6328_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_6366_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln36_19_fu_6396_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_6409_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_64_fu_6447_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_fu_6453_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_4_fu_6463_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid118_fu_6478_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_59_fu_6483_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln36_4_mid1_fu_6493_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln28_8_fu_6471_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_6508_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln29_11_fu_6501_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln36_7_fu_6538_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln36_20_fu_6542_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_6567_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_fu_6625_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_42_fu_6663_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_20_fu_6701_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_6739_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_68_fu_6788_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_44_fu_6826_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_fu_6864_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_45_fu_6889_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_7093_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln28_3_fu_6938_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln29_1_fu_6944_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln42_1_fu_6954_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln42_2_fu_6965_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln42_fu_6961_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_1_fu_6972_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln42_fu_6976_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln42_1_fu_6982_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln36_fu_6950_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_mid2_v_v_fu_6992_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln28_1_fu_6999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln28_1_fu_7003_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln42_2_fu_7008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln42_1_fu_7011_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln7_fu_7017_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal bitcast_ln42_fu_7037_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_7041_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln42_fu_7051_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln42_1_fu_7061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_fu_7055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_fu_7067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln42_fu_7073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7087_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_7087_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_7093_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_7093_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3900_ce : STD_LOGIC;
    signal grp_fu_3905_ce : STD_LOGIC;
    signal grp_fu_3909_ce : STD_LOGIC;
    signal grp_fu_3914_ce : STD_LOGIC;
    signal ap_block_pp2_stage13_00001 : BOOLEAN;
    signal grp_fu_7087_ce : STD_LOGIC;
    signal grp_fu_7093_ce : STD_LOGIC;
    signal ap_CS_fsm_state160 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state160 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp2_stage4_subdone : BOOLEAN;
    signal ap_block_pp2_stage5_subdone : BOOLEAN;
    signal ap_block_pp2_stage6_subdone : BOOLEAN;
    signal ap_block_pp2_stage7_subdone : BOOLEAN;
    signal ap_block_pp2_stage8_subdone : BOOLEAN;
    signal ap_block_pp2_stage9_subdone : BOOLEAN;
    signal ap_block_pp2_stage10_subdone : BOOLEAN;
    signal ap_block_pp2_stage11_subdone : BOOLEAN;
    signal ap_block_pp2_stage12_subdone : BOOLEAN;
    signal ap_block_pp2_stage13_subdone : BOOLEAN;
    signal ap_block_pp2_stage14_subdone : BOOLEAN;
    signal ap_block_pp2_stage15_subdone : BOOLEAN;
    signal ap_block_pp2_stage16_subdone : BOOLEAN;
    signal ap_block_pp2_stage17_subdone : BOOLEAN;
    signal ap_block_pp2_stage18_subdone : BOOLEAN;
    signal ap_block_pp2_stage19_subdone : BOOLEAN;
    signal ap_block_pp2_stage20_subdone : BOOLEAN;
    signal ap_block_pp2_stage21_subdone : BOOLEAN;
    signal ap_block_pp2_stage22_subdone : BOOLEAN;
    signal ap_block_pp2_stage23_subdone : BOOLEAN;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal grp_fu_7087_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_7093_p10 : STD_LOGIC_VECTOR (14 downto 0);

    component lenet_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component lenet_top_mux_165_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_mul_mul_11ns_5ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_biases IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_0_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_0_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_0_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_0_3_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_0_4_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_1_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_1_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_1_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_1_3_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_1_4_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_2_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_2_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_2_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_2_3_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_2_4_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_3_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_3_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_3_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_3_3_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_3_4_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_4_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_4_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_4_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_4_3_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_conv1_weights_4_4_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_top_conv2d_layer_padded_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    conv1_biases_U : component lenet_top_conv2d_layer_conv1_biases
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_biases_address0,
        ce0 => conv1_biases_ce0,
        q0 => conv1_biases_q0);

    conv1_weights_0_0_0_U : component lenet_top_conv2d_layer_conv1_weights_0_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_0_0_0_address0,
        ce0 => conv1_weights_0_0_0_ce0,
        q0 => conv1_weights_0_0_0_q0);

    conv1_weights_0_1_0_U : component lenet_top_conv2d_layer_conv1_weights_0_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_0_1_0_address0,
        ce0 => conv1_weights_0_1_0_ce0,
        q0 => conv1_weights_0_1_0_q0);

    conv1_weights_0_2_0_U : component lenet_top_conv2d_layer_conv1_weights_0_2_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_0_2_0_address0,
        ce0 => conv1_weights_0_2_0_ce0,
        q0 => conv1_weights_0_2_0_q0);

    conv1_weights_0_3_0_U : component lenet_top_conv2d_layer_conv1_weights_0_3_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_0_3_0_address0,
        ce0 => conv1_weights_0_3_0_ce0,
        q0 => conv1_weights_0_3_0_q0);

    conv1_weights_0_4_0_U : component lenet_top_conv2d_layer_conv1_weights_0_4_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_0_4_0_address0,
        ce0 => conv1_weights_0_4_0_ce0,
        q0 => conv1_weights_0_4_0_q0);

    conv1_weights_1_0_0_U : component lenet_top_conv2d_layer_conv1_weights_1_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_1_0_0_address0,
        ce0 => conv1_weights_1_0_0_ce0,
        q0 => conv1_weights_1_0_0_q0);

    conv1_weights_1_1_0_U : component lenet_top_conv2d_layer_conv1_weights_1_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_1_1_0_address0,
        ce0 => conv1_weights_1_1_0_ce0,
        q0 => conv1_weights_1_1_0_q0);

    conv1_weights_1_2_0_U : component lenet_top_conv2d_layer_conv1_weights_1_2_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_1_2_0_address0,
        ce0 => conv1_weights_1_2_0_ce0,
        q0 => conv1_weights_1_2_0_q0);

    conv1_weights_1_3_0_U : component lenet_top_conv2d_layer_conv1_weights_1_3_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_1_3_0_address0,
        ce0 => conv1_weights_1_3_0_ce0,
        q0 => conv1_weights_1_3_0_q0);

    conv1_weights_1_4_0_U : component lenet_top_conv2d_layer_conv1_weights_1_4_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_1_4_0_address0,
        ce0 => conv1_weights_1_4_0_ce0,
        q0 => conv1_weights_1_4_0_q0);

    conv1_weights_2_0_0_U : component lenet_top_conv2d_layer_conv1_weights_2_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_2_0_0_address0,
        ce0 => conv1_weights_2_0_0_ce0,
        q0 => conv1_weights_2_0_0_q0);

    conv1_weights_2_1_0_U : component lenet_top_conv2d_layer_conv1_weights_2_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_2_1_0_address0,
        ce0 => conv1_weights_2_1_0_ce0,
        q0 => conv1_weights_2_1_0_q0);

    conv1_weights_2_2_0_U : component lenet_top_conv2d_layer_conv1_weights_2_2_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_2_2_0_address0,
        ce0 => conv1_weights_2_2_0_ce0,
        q0 => conv1_weights_2_2_0_q0);

    conv1_weights_2_3_0_U : component lenet_top_conv2d_layer_conv1_weights_2_3_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_2_3_0_address0,
        ce0 => conv1_weights_2_3_0_ce0,
        q0 => conv1_weights_2_3_0_q0);

    conv1_weights_2_4_0_U : component lenet_top_conv2d_layer_conv1_weights_2_4_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_2_4_0_address0,
        ce0 => conv1_weights_2_4_0_ce0,
        q0 => conv1_weights_2_4_0_q0);

    conv1_weights_3_0_0_U : component lenet_top_conv2d_layer_conv1_weights_3_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_3_0_0_address0,
        ce0 => conv1_weights_3_0_0_ce0,
        q0 => conv1_weights_3_0_0_q0);

    conv1_weights_3_1_0_U : component lenet_top_conv2d_layer_conv1_weights_3_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_3_1_0_address0,
        ce0 => conv1_weights_3_1_0_ce0,
        q0 => conv1_weights_3_1_0_q0);

    conv1_weights_3_2_0_U : component lenet_top_conv2d_layer_conv1_weights_3_2_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_3_2_0_address0,
        ce0 => conv1_weights_3_2_0_ce0,
        q0 => conv1_weights_3_2_0_q0);

    conv1_weights_3_3_0_U : component lenet_top_conv2d_layer_conv1_weights_3_3_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_3_3_0_address0,
        ce0 => conv1_weights_3_3_0_ce0,
        q0 => conv1_weights_3_3_0_q0);

    conv1_weights_3_4_0_U : component lenet_top_conv2d_layer_conv1_weights_3_4_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_3_4_0_address0,
        ce0 => conv1_weights_3_4_0_ce0,
        q0 => conv1_weights_3_4_0_q0);

    conv1_weights_4_0_0_U : component lenet_top_conv2d_layer_conv1_weights_4_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_4_0_0_address0,
        ce0 => conv1_weights_4_0_0_ce0,
        q0 => conv1_weights_4_0_0_q0);

    conv1_weights_4_1_0_U : component lenet_top_conv2d_layer_conv1_weights_4_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_4_1_0_address0,
        ce0 => conv1_weights_4_1_0_ce0,
        q0 => conv1_weights_4_1_0_q0);

    conv1_weights_4_2_0_U : component lenet_top_conv2d_layer_conv1_weights_4_2_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_4_2_0_address0,
        ce0 => conv1_weights_4_2_0_ce0,
        q0 => conv1_weights_4_2_0_q0);

    conv1_weights_4_3_0_U : component lenet_top_conv2d_layer_conv1_weights_4_3_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_4_3_0_address0,
        ce0 => conv1_weights_4_3_0_ce0,
        q0 => conv1_weights_4_3_0_q0);

    conv1_weights_4_4_0_U : component lenet_top_conv2d_layer_conv1_weights_4_4_0
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_weights_4_4_0_address0,
        ce0 => conv1_weights_4_4_0_ce0,
        q0 => conv1_weights_4_4_0_q0);

    padded_0_0_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_0_0_address0,
        ce0 => padded_0_0_ce0,
        we0 => padded_0_0_we0,
        d0 => padded_0_0_d0,
        q0 => padded_0_0_q0);

    padded_0_1_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_0_1_address0,
        ce0 => padded_0_1_ce0,
        we0 => padded_0_1_we0,
        d0 => padded_0_1_d0,
        q0 => padded_0_1_q0);

    padded_0_2_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_0_2_address0,
        ce0 => padded_0_2_ce0,
        we0 => padded_0_2_we0,
        d0 => padded_0_2_d0,
        q0 => padded_0_2_q0);

    padded_0_3_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_0_3_address0,
        ce0 => padded_0_3_ce0,
        we0 => padded_0_3_we0,
        d0 => padded_0_3_d0,
        q0 => padded_0_3_q0);

    padded_1_0_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_1_0_address0,
        ce0 => padded_1_0_ce0,
        we0 => padded_1_0_we0,
        d0 => padded_1_0_d0,
        q0 => padded_1_0_q0);

    padded_1_1_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_1_1_address0,
        ce0 => padded_1_1_ce0,
        we0 => padded_1_1_we0,
        d0 => padded_1_1_d0,
        q0 => padded_1_1_q0);

    padded_1_2_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_1_2_address0,
        ce0 => padded_1_2_ce0,
        we0 => padded_1_2_we0,
        d0 => padded_1_2_d0,
        q0 => padded_1_2_q0);

    padded_1_3_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_1_3_address0,
        ce0 => padded_1_3_ce0,
        we0 => padded_1_3_we0,
        d0 => padded_1_3_d0,
        q0 => padded_1_3_q0);

    padded_2_0_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_2_0_address0,
        ce0 => padded_2_0_ce0,
        we0 => padded_2_0_we0,
        d0 => padded_2_0_d0,
        q0 => padded_2_0_q0);

    padded_2_1_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_2_1_address0,
        ce0 => padded_2_1_ce0,
        we0 => padded_2_1_we0,
        d0 => padded_2_1_d0,
        q0 => padded_2_1_q0);

    padded_2_2_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_2_2_address0,
        ce0 => padded_2_2_ce0,
        we0 => padded_2_2_we0,
        d0 => padded_2_2_d0,
        q0 => padded_2_2_q0);

    padded_2_3_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_2_3_address0,
        ce0 => padded_2_3_ce0,
        we0 => padded_2_3_we0,
        d0 => padded_2_3_d0,
        q0 => padded_2_3_q0);

    padded_3_0_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_3_0_address0,
        ce0 => padded_3_0_ce0,
        we0 => padded_3_0_we0,
        d0 => padded_3_0_d0,
        q0 => padded_3_0_q0);

    padded_3_1_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_3_1_address0,
        ce0 => padded_3_1_ce0,
        we0 => padded_3_1_we0,
        d0 => padded_3_1_d0,
        q0 => padded_3_1_q0);

    padded_3_2_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_3_2_address0,
        ce0 => padded_3_2_ce0,
        we0 => padded_3_2_we0,
        d0 => padded_3_2_d0,
        q0 => padded_3_2_q0);

    padded_3_3_U : component lenet_top_conv2d_layer_padded_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padded_3_3_address0,
        ce0 => padded_3_3_ce0,
        we0 => padded_3_3_we0,
        d0 => padded_3_3_d0,
        q0 => padded_3_3_q0);

    fadd_32ns_32ns_32_5_full_dsp_1_U1 : component lenet_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3900_p0,
        din1 => grp_fu_3900_p1,
        ce => grp_fu_3900_ce,
        dout => grp_fu_3900_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U2 : component lenet_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3905_p0,
        din1 => grp_fu_3905_p1,
        ce => grp_fu_3905_ce,
        dout => grp_fu_3905_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U3 : component lenet_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3909_p0,
        din1 => grp_fu_3909_p1,
        ce => grp_fu_3909_ce,
        dout => grp_fu_3909_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U4 : component lenet_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_3942,
        din1 => ap_const_lv32_0,
        ce => grp_fu_3914_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_3914_p2);

    mux_165_32_1_1_U5 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_s_fu_4426_p17,
        dout => tmp_s_fu_4426_p18);

    mux_165_32_1_1_U6 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_22_fu_4529_p17,
        dout => tmp_22_fu_4529_p18);

    mux_165_32_1_1_U7 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_23_fu_4632_p17,
        dout => tmp_23_fu_4632_p18);

    mux_165_32_1_1_U8 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_24_fu_4735_p17,
        dout => tmp_24_fu_4735_p18);

    mux_165_32_1_1_U9 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_25_fu_4889_p17,
        dout => tmp_25_fu_4889_p18);

    mux_165_32_1_1_U10 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_26_fu_5047_p17,
        dout => tmp_26_fu_5047_p18);

    mux_165_32_1_1_U11 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_27_fu_5128_p17,
        dout => tmp_27_fu_5128_p18);

    mux_165_32_1_1_U12 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_28_fu_5209_p17,
        dout => tmp_28_fu_5209_p18);

    mux_165_32_1_1_U13 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_29_fu_5290_p17,
        dout => tmp_29_fu_5290_p18);

    mux_165_32_1_1_U14 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_30_fu_5396_p17,
        dout => tmp_30_fu_5396_p18);

    mux_165_32_1_1_U15 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_31_fu_5554_p17,
        dout => tmp_31_fu_5554_p18);

    mux_165_32_1_1_U16 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_32_fu_5635_p17,
        dout => tmp_32_fu_5635_p18);

    mux_165_32_1_1_U17 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_33_fu_5716_p17,
        dout => tmp_33_fu_5716_p18);

    mux_165_32_1_1_U18 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_34_fu_5797_p17,
        dout => tmp_34_fu_5797_p18);

    mux_165_32_1_1_U19 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_35_fu_5927_p17,
        dout => tmp_35_fu_5927_p18);

    mux_165_32_1_1_U20 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_36_fu_6085_p17,
        dout => tmp_36_fu_6085_p18);

    mux_165_32_1_1_U21 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_37_fu_6166_p17,
        dout => tmp_37_fu_6166_p18);

    mux_165_32_1_1_U22 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_38_fu_6247_p17,
        dout => tmp_38_fu_6247_p18);

    mux_165_32_1_1_U23 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_39_fu_6328_p17,
        dout => tmp_39_fu_6328_p18);

    mux_165_32_1_1_U24 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_40_fu_6409_p17,
        dout => tmp_40_fu_6409_p18);

    mux_165_32_1_1_U25 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_41_fu_6567_p17,
        dout => tmp_41_fu_6567_p18);

    mux_165_32_1_1_U26 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_42_fu_6663_p17,
        dout => tmp_42_fu_6663_p18);

    mux_165_32_1_1_U27 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_43_fu_6739_p17,
        dout => tmp_43_fu_6739_p18);

    mux_165_32_1_1_U28 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_44_fu_6826_p17,
        dout => tmp_44_fu_6826_p18);

    mux_165_32_1_1_U29 : component lenet_top_mux_165_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => padded_0_0_q0,
        din1 => padded_0_1_q0,
        din2 => padded_0_2_q0,
        din3 => padded_0_3_q0,
        din4 => padded_1_0_q0,
        din5 => padded_1_1_q0,
        din6 => padded_1_2_q0,
        din7 => padded_1_3_q0,
        din8 => padded_2_0_q0,
        din9 => padded_2_1_q0,
        din10 => padded_2_2_q0,
        din11 => padded_2_3_q0,
        din12 => padded_3_0_q0,
        din13 => padded_3_1_q0,
        din14 => padded_3_2_q0,
        din15 => padded_3_3_q0,
        din16 => tmp_45_fu_6889_p17,
        dout => tmp_45_fu_6889_p18);

    mul_mul_11ns_5ns_15_4_1_U30 : component lenet_top_mul_mul_11ns_5ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 5,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7087_p0,
        din1 => grp_fu_7087_p1,
        ce => grp_fu_7087_ce,
        dout => grp_fu_7087_p2);

    mul_mul_11ns_5ns_15_4_1_U31 : component lenet_top_mul_mul_11ns_5ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 5,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7093_p0,
        din1 => grp_fu_7093_p1,
        ce => grp_fu_7093_ce,
        dout => grp_fu_7093_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state10))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state10)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp2_flush_enable)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage24_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage24_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage24_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage24_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)) or ((ap_const_boolean_0 = ap_block_pp2_stage24_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)))) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_reg_3796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_reg_3796 <= empty_57_fu_3961_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_reg_3796 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    i_3_reg_3877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_3_reg_3877 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                i_3_reg_3877 <= select_ln29_12_reg_9982;
            end if; 
        end if;
    end process;

    i_reg_3818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_7130_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                i_reg_3818 <= select_ln21_2_reg_7143;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_reg_3818 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten122_reg_3842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar_flatten122_reg_3842 <= ap_const_lv13_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten122_reg_3842 <= add_ln28_2_reg_9977;
            end if; 
        end if;
    end process;

    indvar_flatten20_reg_3865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar_flatten20_reg_3865 <= ap_const_lv10_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten20_reg_3865 <= select_ln29_13_reg_10082;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_3807_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_fu_4049_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten_reg_3807 <= add_ln21_3_fu_4055_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvar_flatten_reg_3807 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_1_reg_3889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j_1_reg_3889 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                j_1_reg_3889 <= add_ln36_1_reg_7737;
            end if; 
        end if;
    end process;

    j_reg_3830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_7130_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                j_reg_3830 <= add_ln22_reg_7182;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                j_reg_3830 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_c_reg_3854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                out_c_reg_3854 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                out_c_reg_3854 <= select_ln28_2_reg_7222;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_7130 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln22_reg_7182 <= add_ln22_fu_4137_p2;
                select_ln21_2_reg_7143 <= select_ln21_2_fu_4105_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then
                add_ln28_2_reg_9977 <= add_ln28_2_fu_6777_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then
                add_ln36_1_reg_7737 <= add_ln36_1_fu_4500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then
                add_ln36_32_reg_7755 <= add_ln36_32_fu_4567_p2;
                tmp_22_reg_7750 <= tmp_22_fu_4529_p18;
                tmp_62_reg_7742 <= add_ln36_1_fu_4500_p2(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then
                add_ln36_33_reg_7861 <= add_ln36_33_fu_4670_p2;
                tmp_23_reg_7856 <= tmp_23_fu_4632_p18;
                tmp_63_reg_7848 <= add_ln36_3_fu_4603_p2(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                add_ln36_reg_7644 <= add_ln36_fu_4464_p2;
                conv1_weights_0_0_0_load_reg_7519 <= conv1_weights_0_0_0_q0;
                conv1_weights_0_1_0_load_reg_7524 <= conv1_weights_0_1_0_q0;
                conv1_weights_0_2_0_load_reg_7529 <= conv1_weights_0_2_0_q0;
                conv1_weights_0_3_0_load_reg_7534 <= conv1_weights_0_3_0_q0;
                conv1_weights_0_4_0_load_reg_7539 <= conv1_weights_0_4_0_q0;
                conv1_weights_1_0_0_load_reg_7544 <= conv1_weights_1_0_0_q0;
                conv1_weights_1_1_0_load_reg_7549 <= conv1_weights_1_1_0_q0;
                conv1_weights_1_2_0_load_reg_7554 <= conv1_weights_1_2_0_q0;
                conv1_weights_1_3_0_load_reg_7559 <= conv1_weights_1_3_0_q0;
                conv1_weights_1_4_0_load_reg_7564 <= conv1_weights_1_4_0_q0;
                conv1_weights_2_0_0_load_reg_7569 <= conv1_weights_2_0_0_q0;
                conv1_weights_2_1_0_load_reg_7574 <= conv1_weights_2_1_0_q0;
                conv1_weights_2_2_0_load_reg_7579 <= conv1_weights_2_2_0_q0;
                conv1_weights_2_3_0_load_reg_7584 <= conv1_weights_2_3_0_q0;
                conv1_weights_2_4_0_load_reg_7589 <= conv1_weights_2_4_0_q0;
                conv1_weights_3_0_0_load_reg_7594 <= conv1_weights_3_0_0_q0;
                conv1_weights_3_1_0_load_reg_7599 <= conv1_weights_3_1_0_q0;
                conv1_weights_3_2_0_load_reg_7604 <= conv1_weights_3_2_0_q0;
                conv1_weights_3_3_0_load_reg_7609 <= conv1_weights_3_3_0_q0;
                conv1_weights_3_4_0_load_reg_7614 <= conv1_weights_3_4_0_q0;
                conv1_weights_4_0_0_load_reg_7619 <= conv1_weights_4_0_0_q0;
                conv1_weights_4_1_0_load_reg_7624 <= conv1_weights_4_1_0_q0;
                conv1_weights_4_2_0_load_reg_7629 <= conv1_weights_4_2_0_q0;
                conv1_weights_4_3_0_load_reg_7634 <= conv1_weights_4_3_0_q0;
                tmp_s_reg_7639 <= tmp_s_fu_4426_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then
                add_ln42_reg_10162 <= add_ln42_fu_6986_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4203_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                and_ln28_reg_7354 <= and_ln28_fu_4285_p2;
                icmp_ln29_reg_7199 <= icmp_ln29_fu_4215_p2;
                p_dup7_reg_7368 <= p_dup7_fu_4291_p2;
                select_ln28_reg_7213 <= select_ln28_fu_4221_p3;
                select_ln29_2_reg_7392 <= select_ln29_2_fu_4323_p3;
                select_ln29_reg_7374 <= select_ln29_fu_4303_p3;
                tmp_60_reg_7492 <= select_ln29_fu_4303_p3(4 downto 3);
                tmp_61_reg_7510 <= select_ln29_3_fu_4349_p3(3 downto 2);
                trunc_ln36_1_reg_7384 <= trunc_ln36_1_fu_4311_p1;
                trunc_ln36_2_reg_7400 <= trunc_ln36_2_fu_4357_p1;
                    zext_ln28_reg_7228(2 downto 0) <= zext_ln28_fu_4237_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                and_ln28_reg_7354_pp2_iter1_reg <= and_ln28_reg_7354;
                and_ln28_reg_7354_pp2_iter2_reg <= and_ln28_reg_7354_pp2_iter1_reg;
                and_ln28_reg_7354_pp2_iter3_reg <= and_ln28_reg_7354_pp2_iter2_reg;
                and_ln28_reg_7354_pp2_iter4_reg <= and_ln28_reg_7354_pp2_iter3_reg;
                and_ln28_reg_7354_pp2_iter5_reg <= and_ln28_reg_7354_pp2_iter4_reg;
                i_3_reg_3877_pp2_iter1_reg <= i_3_reg_3877;
                i_3_reg_3877_pp2_iter2_reg <= i_3_reg_3877_pp2_iter1_reg;
                i_3_reg_3877_pp2_iter3_reg <= i_3_reg_3877_pp2_iter2_reg;
                i_3_reg_3877_pp2_iter4_reg <= i_3_reg_3877_pp2_iter3_reg;
                icmp_ln28_reg_7195 <= icmp_ln28_fu_4203_p2;
                icmp_ln28_reg_7195_pp2_iter1_reg <= icmp_ln28_reg_7195;
                icmp_ln28_reg_7195_pp2_iter2_reg <= icmp_ln28_reg_7195_pp2_iter1_reg;
                icmp_ln28_reg_7195_pp2_iter3_reg <= icmp_ln28_reg_7195_pp2_iter2_reg;
                icmp_ln28_reg_7195_pp2_iter4_reg <= icmp_ln28_reg_7195_pp2_iter3_reg;
                icmp_ln28_reg_7195_pp2_iter5_reg <= icmp_ln28_reg_7195_pp2_iter4_reg;
                icmp_ln29_reg_7199_pp2_iter1_reg <= icmp_ln29_reg_7199;
                icmp_ln29_reg_7199_pp2_iter2_reg <= icmp_ln29_reg_7199_pp2_iter1_reg;
                icmp_ln29_reg_7199_pp2_iter3_reg <= icmp_ln29_reg_7199_pp2_iter2_reg;
                icmp_ln29_reg_7199_pp2_iter4_reg <= icmp_ln29_reg_7199_pp2_iter3_reg;
                icmp_ln29_reg_7199_pp2_iter5_reg <= icmp_ln29_reg_7199_pp2_iter4_reg;
                mul_4_reg_10092_pp2_iter2_reg <= mul_4_reg_10092;
                mul_4_reg_10092_pp2_iter3_reg <= mul_4_reg_10092_pp2_iter2_reg;
                mul_4_reg_10092_pp2_iter4_reg <= mul_4_reg_10092_pp2_iter3_reg;
                p_dup7_reg_7368_pp2_iter1_reg <= p_dup7_reg_7368;
                p_dup7_reg_7368_pp2_iter2_reg <= p_dup7_reg_7368_pp2_iter1_reg;
                p_dup7_reg_7368_pp2_iter3_reg <= p_dup7_reg_7368_pp2_iter2_reg;
                p_dup7_reg_7368_pp2_iter4_reg <= p_dup7_reg_7368_pp2_iter3_reg;
                p_dup7_reg_7368_pp2_iter5_reg <= p_dup7_reg_7368_pp2_iter4_reg;
                select_ln28_2_reg_7222_pp2_iter1_reg <= select_ln28_2_reg_7222;
                select_ln28_2_reg_7222_pp2_iter2_reg <= select_ln28_2_reg_7222_pp2_iter1_reg;
                select_ln28_2_reg_7222_pp2_iter3_reg <= select_ln28_2_reg_7222_pp2_iter2_reg;
                select_ln28_2_reg_7222_pp2_iter4_reg <= select_ln28_2_reg_7222_pp2_iter3_reg;
                select_ln28_2_reg_7222_pp2_iter5_reg <= select_ln28_2_reg_7222_pp2_iter4_reg;
                select_ln29_reg_7374_pp2_iter1_reg <= select_ln29_reg_7374;
                select_ln29_reg_7374_pp2_iter2_reg <= select_ln29_reg_7374_pp2_iter1_reg;
                select_ln29_reg_7374_pp2_iter3_reg <= select_ln29_reg_7374_pp2_iter2_reg;
                select_ln29_reg_7374_pp2_iter4_reg <= select_ln29_reg_7374_pp2_iter3_reg;
                select_ln29_reg_7374_pp2_iter5_reg <= select_ln29_reg_7374_pp2_iter4_reg;
                trunc_ln36_reg_7187 <= trunc_ln36_fu_4181_p1;
                    zext_ln28_reg_7228_pp2_iter1_reg(2 downto 0) <= zext_ln28_reg_7228(2 downto 0);
                    zext_ln28_reg_7228_pp2_iter2_reg(2 downto 0) <= zext_ln28_reg_7228_pp2_iter1_reg(2 downto 0);
                    zext_ln28_reg_7228_pp2_iter3_reg(2 downto 0) <= zext_ln28_reg_7228_pp2_iter2_reg(2 downto 0);
                    zext_ln28_reg_7228_pp2_iter4_reg(2 downto 0) <= zext_ln28_reg_7228_pp2_iter3_reg(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                conv1_biases_load_reg_10147 <= conv1_biases_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then
                gmem_addr_13_reg_10167 <= sext_ln42_fu_7027_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_7130 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                gmem_addr_read_reg_7153 <= m_axi_gmem_RDATA;
                trunc_ln21_reg_7148 <= trunc_ln21_fu_4113_p1;
                trunc_ln23_1_mid2_reg_7139 <= add_ln21_1_fu_4089_p2(4 downto 3);
                trunc_ln23_1_reg_7173 <= trunc_ln23_1_fu_4117_p1;
                trunc_ln23_2_reg_7178 <= add_ln23_fu_4121_p2(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln21_reg_7130 <= icmp_ln21_fu_4049_p2;
                icmp_ln21_reg_7130_pp1_iter1_reg <= icmp_ln21_reg_7130;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then
                mul_0_1_reg_8246 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then
                mul_0_2_reg_8357 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then
                mul_0_3_reg_8452 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then
                mul_0_4_reg_8547 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then
                mul_1_1_reg_8745 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then
                mul_1_2_reg_8856 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then
                mul_1_2_reg_8856_pp2_iter1_reg <= mul_1_2_reg_8856;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then
                mul_1_3_reg_8951 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then
                mul_1_3_reg_8951_pp2_iter1_reg <= mul_1_3_reg_8951;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then
                mul_1_4_reg_9046 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then
                mul_1_4_reg_9046_pp2_iter1_reg <= mul_1_4_reg_9046;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then
                mul_1_reg_8650 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then
                mul_2_1_reg_9253 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then
                mul_2_1_reg_9253_pp2_iter1_reg <= mul_2_1_reg_9253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then
                mul_2_2_reg_9364 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then
                mul_2_2_reg_9364_pp2_iter1_reg <= mul_2_2_reg_9364;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then
                mul_2_3_reg_9459 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then
                mul_2_3_reg_9459_pp2_iter1_reg <= mul_2_3_reg_9459;
                mul_2_3_reg_9459_pp2_iter2_reg <= mul_2_3_reg_9459_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then
                mul_2_4_reg_9554 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then
                mul_2_4_reg_9554_pp2_iter1_reg <= mul_2_4_reg_9554;
                mul_2_4_reg_9554_pp2_iter2_reg <= mul_2_4_reg_9554_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then
                mul_2_reg_9158 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then
                mul_2_reg_9158_pp2_iter1_reg <= mul_2_reg_9158;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then
                mul_3_1_reg_9744 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then
                mul_3_1_reg_9744_pp2_iter1_reg <= mul_3_1_reg_9744;
                mul_3_1_reg_9744_pp2_iter2_reg <= mul_3_1_reg_9744_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then
                mul_3_2_reg_9867 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then
                mul_3_2_reg_9867_pp2_iter1_reg <= mul_3_2_reg_9867;
                mul_3_2_reg_9867_pp2_iter2_reg <= mul_3_2_reg_9867_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then
                mul_3_3_reg_9962 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then
                mul_3_3_reg_9962_pp2_iter1_reg <= mul_3_3_reg_9962;
                mul_3_3_reg_9962_pp2_iter2_reg <= mul_3_3_reg_9962_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then
                mul_3_4_reg_10067 <= grp_fu_3909_p2;
                select_ln29_12_reg_9982 <= select_ln29_12_fu_6783_p3;
                select_ln29_13_reg_10082 <= select_ln29_13_fu_6870_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then
                mul_3_4_reg_10067_pp2_iter1_reg <= mul_3_4_reg_10067;
                mul_3_4_reg_10067_pp2_iter2_reg <= mul_3_4_reg_10067_pp2_iter1_reg;
                mul_3_4_reg_10067_pp2_iter3_reg <= mul_3_4_reg_10067_pp2_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then
                mul_3_reg_9649 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then
                mul_3_reg_9649_pp2_iter1_reg <= mul_3_reg_9649;
                mul_3_reg_9649_pp2_iter2_reg <= mul_3_reg_9649_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                mul_4_1_reg_10112 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                mul_4_1_reg_10112_pp2_iter2_reg <= mul_4_1_reg_10112;
                mul_4_1_reg_10112_pp2_iter3_reg <= mul_4_1_reg_10112_pp2_iter2_reg;
                mul_4_1_reg_10112_pp2_iter4_reg <= mul_4_1_reg_10112_pp2_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then
                mul_4_2_reg_10122 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then
                mul_4_2_reg_10122_pp2_iter2_reg <= mul_4_2_reg_10122;
                mul_4_2_reg_10122_pp2_iter3_reg <= mul_4_2_reg_10122_pp2_iter2_reg;
                mul_4_2_reg_10122_pp2_iter4_reg <= mul_4_2_reg_10122_pp2_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then
                mul_4_3_reg_10127 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then
                mul_4_3_reg_10127_pp2_iter2_reg <= mul_4_3_reg_10127;
                mul_4_3_reg_10127_pp2_iter3_reg <= mul_4_3_reg_10127_pp2_iter2_reg;
                mul_4_3_reg_10127_pp2_iter4_reg <= mul_4_3_reg_10127_pp2_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then
                mul_4_4_reg_10132 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then
                mul_4_4_reg_10132_pp2_iter2_reg <= mul_4_4_reg_10132;
                mul_4_4_reg_10132_pp2_iter3_reg <= mul_4_4_reg_10132_pp2_iter2_reg;
                mul_4_4_reg_10132_pp2_iter4_reg <= mul_4_4_reg_10132_pp2_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                mul_4_reg_10092 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_7199_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln28_reg_7354_pp2_iter5_reg) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then
                mul_ln42_reg_10157 <= grp_fu_7087_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then
                mul_reg_8143 <= grp_fu_3909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then
                or_ln36_21_reg_9767 <= or_ln36_21_fu_6605_p2;
                or_ln36_22_reg_9772 <= or_ln36_22_fu_6610_p2;
                or_ln36_23_reg_9777 <= or_ln36_23_fu_6615_p2;
                or_ln36_24_reg_9782 <= or_ln36_24_fu_6620_p2;
                tmp_41_reg_9762 <= tmp_41_fu_6567_p18;
                tmp_73_reg_9754 <= select_ln29_11_fu_6501_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)))) then
                reg_3919 <= grp_fu_3900_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((icmp_ln28_reg_7195_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)))) then
                reg_3925 <= grp_fu_3905_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln28_reg_7195_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((icmp_ln28_reg_7195_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((icmp_ln28_reg_7195_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((icmp_ln28_reg_7195_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)))) then
                reg_3930 <= grp_fu_3905_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln28_reg_7195_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((icmp_ln28_reg_7195_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((icmp_ln28_reg_7195_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((icmp_ln28_reg_7195_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((icmp_ln28_reg_7195_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)))) then
                reg_3936 <= grp_fu_3900_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln28_reg_7195_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((icmp_ln28_reg_7195_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)))) then
                reg_3942 <= grp_fu_3905_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln28_reg_7195_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((icmp_ln28_reg_7195_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((icmp_ln28_reg_7195_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)))) then
                reg_3949 <= grp_fu_3900_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4203_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln28_2_reg_7222 <= select_ln28_2_fu_4229_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then
                select_ln29_10_reg_9069 <= select_ln29_10_fu_5876_p3;
                select_ln29_8_reg_9061 <= select_ln29_8_fu_5857_p3;
                tmp_35_reg_9168 <= tmp_35_fu_5927_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then
                select_ln29_4_reg_8055 <= select_ln29_4_fu_4822_p3;
                tmp_25_reg_8161 <= tmp_25_fu_4889_p18;
                tmp_69_reg_8153 <= add_ln36_7_fu_4860_p2(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then
                select_ln29_6_reg_8562 <= select_ln29_6_fu_5345_p3;
                tmp_30_reg_8660 <= tmp_30_fu_5396_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then
                select_ln42_reg_10173 <= select_ln42_fu_7079_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then
                tmp_24_reg_7962 <= tmp_24_fu_4735_p18;
                tmp_64_reg_7954 <= add_ln36_5_fu_4706_p2(4 downto 3);
                xor_ln36_1_reg_7967 <= xor_ln36_1_fu_4773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then
                tmp_26_reg_8272 <= tmp_26_fu_5047_p18;
                tmp_70_reg_8264 <= select_ln29_5_fu_4981_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then
                tmp_27_reg_8367 <= tmp_27_fu_5128_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then
                tmp_28_reg_8462 <= tmp_28_fu_5209_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then
                tmp_29_reg_8557 <= tmp_29_fu_5290_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then
                tmp_31_reg_8771 <= tmp_31_fu_5554_p18;
                tmp_71_reg_8763 <= select_ln29_7_fu_5488_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then
                tmp_32_reg_8866 <= tmp_32_fu_5635_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then
                tmp_33_reg_8961 <= tmp_33_fu_5716_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then
                tmp_34_reg_9056 <= tmp_34_fu_5797_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then
                tmp_36_reg_9279 <= tmp_36_fu_6085_p18;
                tmp_72_reg_9271 <= select_ln29_9_fu_6019_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then
                tmp_37_reg_9374 <= tmp_37_fu_6166_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then
                tmp_38_reg_9469 <= tmp_38_fu_6247_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then
                tmp_39_reg_9564 <= tmp_39_fu_6328_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then
                tmp_40_reg_9659 <= tmp_40_fu_6409_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then
                tmp_42_reg_9877 <= tmp_42_fu_6663_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then
                tmp_43_reg_9972 <= tmp_43_fu_6739_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then
                tmp_44_reg_10077 <= tmp_44_fu_6826_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                tmp_45_reg_10102 <= tmp_45_fu_6889_p18;
            end if;
        end if;
    end process;
    zext_ln28_reg_7228(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln28_reg_7228_pp2_iter1_reg(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln28_reg_7228_pp2_iter2_reg(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln28_reg_7228_pp2_iter3_reg(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln28_reg_7228_pp2_iter4_reg(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    trunc_ln36_3_reg_7501(1 downto 0) <= "00";
    trunc_ln36_4_reg_8256(1 downto 0) <= "00";
    trunc_ln36_5_reg_8755(1 downto 0) <= "00";
    trunc_ln36_6_reg_9263(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter4, ap_CS_fsm_state2, icmp_ln21_fu_4049_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp2_stage3, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage24_subdone, ap_block_pp2_stage3_subdone, exitcond4211_fu_3955_p2, ap_block_pp2_stage0_subdone, ap_block_pp2_stage1_subdone, ap_block_pp2_stage2_subdone, ap_block_pp2_stage4_subdone, ap_block_pp2_stage5_subdone, ap_block_pp2_stage6_subdone, ap_block_pp2_stage7_subdone, ap_block_pp2_stage8_subdone, ap_block_pp2_stage9_subdone, ap_block_pp2_stage10_subdone, ap_block_pp2_stage11_subdone, ap_block_pp2_stage12_subdone, ap_block_pp2_stage13_subdone, ap_block_pp2_stage14_subdone, ap_block_pp2_stage15_subdone, ap_block_pp2_stage16_subdone, ap_block_pp2_stage17_subdone, ap_block_pp2_stage18_subdone, ap_block_pp2_stage19_subdone, ap_block_pp2_stage20_subdone, ap_block_pp2_stage21_subdone, ap_block_pp2_stage22_subdone, ap_block_pp2_stage23_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_fu_4049_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_fu_4049_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((not(((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage4;
                elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then
                    ap_NS_fsm <= ap_ST_fsm_state160;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_pp2_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage4;
                end if;
            when ap_ST_fsm_pp2_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage5;
                end if;
            when ap_ST_fsm_pp2_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage6;
                end if;
            when ap_ST_fsm_pp2_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage7;
                end if;
            when ap_ST_fsm_pp2_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage8;
                end if;
            when ap_ST_fsm_pp2_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage9;
                end if;
            when ap_ST_fsm_pp2_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage10;
                end if;
            when ap_ST_fsm_pp2_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage11;
                end if;
            when ap_ST_fsm_pp2_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage12;
                end if;
            when ap_ST_fsm_pp2_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage13;
                end if;
            when ap_ST_fsm_pp2_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage14;
                end if;
            when ap_ST_fsm_pp2_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage15;
                end if;
            when ap_ST_fsm_pp2_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage16;
                end if;
            when ap_ST_fsm_pp2_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage17;
                end if;
            when ap_ST_fsm_pp2_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage18;
                end if;
            when ap_ST_fsm_pp2_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage19;
                end if;
            when ap_ST_fsm_pp2_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage20;
                end if;
            when ap_ST_fsm_pp2_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage21;
                end if;
            when ap_ST_fsm_pp2_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage22;
                end if;
            when ap_ST_fsm_pp2_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage23;
                end if;
            when ap_ST_fsm_pp2_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage24;
                end if;
            when ap_ST_fsm_state160 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln21_1_fu_4089_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_3822_p4) + unsigned(select_ln21_1_fu_4081_p3));
    add_ln21_2_fu_4143_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln21_reg_7148));
    add_ln21_3_fu_4055_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_3807) + unsigned(ap_const_lv10_1));
    add_ln21_fu_4061_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_i_phi_fu_3822_p4));
    add_ln22_fu_4137_p2 <= std_logic_vector(unsigned(select_ln21_fu_4073_p3) + unsigned(ap_const_lv5_1));
    add_ln23_1_fu_4148_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln23_1_reg_7173));
    add_ln23_fu_4121_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln21_fu_4073_p3));
    add_ln28_1_fu_7003_p2 <= std_logic_vector(unsigned(zext_ln28_1_fu_6999_p1) + unsigned(output_r));
    add_ln28_2_fu_6777_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(indvar_flatten122_reg_3842));
    add_ln28_fu_4209_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(ap_phi_mux_out_c_phi_fu_3858_p4));
    add_ln29_fu_6864_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(indvar_flatten20_reg_3865));
    add_ln36_1_fu_4500_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln29_reg_7374));
    add_ln36_28_fu_4805_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln36_reg_7187));
    add_ln36_29_fu_5328_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln36_reg_7187));
    add_ln36_30_fu_5835_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(trunc_ln36_reg_7187));
    add_ln36_31_fu_4810_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln36_1_reg_7384));
    add_ln36_32_fu_4567_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln36_2_reg_7400));
    add_ln36_33_fu_4670_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(trunc_ln36_2_reg_7400));
    add_ln36_34_fu_5333_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln36_1_reg_7384));
    add_ln36_35_fu_5845_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(trunc_ln36_1_reg_7384));
    add_ln36_3_fu_4603_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln29_reg_7374));
    add_ln36_5_fu_4706_p2 <= std_logic_vector(unsigned(ap_const_lv5_3) + unsigned(select_ln29_reg_7374));
    add_ln36_7_fu_4860_p2 <= std_logic_vector(unsigned(ap_const_lv5_4) + unsigned(select_ln29_reg_7374));
    add_ln36_fu_4464_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln36_2_reg_7400));
    add_ln42_1_fu_7011_p2 <= std_logic_vector(unsigned(add_ln28_1_fu_7003_p2) + unsigned(sext_ln42_2_fu_7008_p1));
    add_ln42_fu_6986_p2 <= std_logic_vector(signed(sext_ln42_1_fu_6982_p1) + signed(zext_ln36_fu_6950_p1));
    add_ln42_mid2_v_v_fu_6992_p3 <= (select_ln28_2_reg_7222_pp2_iter5_reg & ap_const_lv2_0);
    and_ln28_fu_4285_p2 <= (xor_ln28_fu_4273_p2 and icmp_ln30_fu_4279_p2);
    and_ln36_1_fu_4943_p3 <= (tmp_51_fu_4933_p4 & ap_const_lv2_0);
    and_ln36_1_mid1_fu_4973_p3 <= (tmp_56_fu_4963_p4 & ap_const_lv2_0);
    and_ln36_2_fu_5450_p3 <= (tmp_52_fu_5440_p4 & ap_const_lv2_0);
    and_ln36_2_mid1_fu_5480_p3 <= (tmp_57_fu_5470_p4 & ap_const_lv2_0);
    and_ln36_3_fu_5981_p3 <= (tmp_53_fu_5971_p4 & ap_const_lv2_0);
    and_ln36_3_mid1_fu_6011_p3 <= (tmp_58_fu_6001_p4 & ap_const_lv2_0);
    and_ln36_4_fu_6463_p3 <= (tmp_54_fu_6453_p4 & ap_const_lv2_0);
    and_ln36_4_mid1_fu_6493_p3 <= (tmp_59_fu_6483_p4 & ap_const_lv2_0);
    and_ln36_mid1_fu_4341_p3 <= (tmp_55_fu_4331_p4 & ap_const_lv2_0);
    and_ln42_fu_7073_p2 <= (or_ln42_fu_7067_p2 and grp_fu_3914_p2);
    and_ln_fu_4195_p3 <= (tmp_50_fu_4185_p4 & ap_const_lv2_0);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(12);
    ap_CS_fsm_pp2_stage10 <= ap_CS_fsm(21);
    ap_CS_fsm_pp2_stage11 <= ap_CS_fsm(22);
    ap_CS_fsm_pp2_stage12 <= ap_CS_fsm(23);
    ap_CS_fsm_pp2_stage13 <= ap_CS_fsm(24);
    ap_CS_fsm_pp2_stage14 <= ap_CS_fsm(25);
    ap_CS_fsm_pp2_stage15 <= ap_CS_fsm(26);
    ap_CS_fsm_pp2_stage16 <= ap_CS_fsm(27);
    ap_CS_fsm_pp2_stage17 <= ap_CS_fsm(28);
    ap_CS_fsm_pp2_stage18 <= ap_CS_fsm(29);
    ap_CS_fsm_pp2_stage19 <= ap_CS_fsm(30);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(13);
    ap_CS_fsm_pp2_stage20 <= ap_CS_fsm(31);
    ap_CS_fsm_pp2_stage21 <= ap_CS_fsm(32);
    ap_CS_fsm_pp2_stage22 <= ap_CS_fsm(33);
    ap_CS_fsm_pp2_stage23 <= ap_CS_fsm(34);
    ap_CS_fsm_pp2_stage24 <= ap_CS_fsm(35);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(14);
    ap_CS_fsm_pp2_stage4 <= ap_CS_fsm(15);
    ap_CS_fsm_pp2_stage5 <= ap_CS_fsm(16);
    ap_CS_fsm_pp2_stage6 <= ap_CS_fsm(17);
    ap_CS_fsm_pp2_stage7 <= ap_CS_fsm(18);
    ap_CS_fsm_pp2_stage8 <= ap_CS_fsm(19);
    ap_CS_fsm_pp2_stage9 <= ap_CS_fsm(20);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state160 <= ap_CS_fsm(36);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(m_axi_gmem_RVALID, ap_enable_reg_pp1_iter1, icmp_ln21_reg_7130)
    begin
                ap_block_pp1_stage0_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_7130 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(m_axi_gmem_RVALID, ap_enable_reg_pp1_iter1, icmp_ln21_reg_7130)
    begin
                ap_block_pp1_stage0_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_7130 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage14_11001_assign_proc : process(ap_enable_reg_pp2_iter5, ap_block_state153_io)
    begin
                ap_block_pp2_stage14_11001 <= ((ap_const_boolean_1 = ap_block_state153_io) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage14_subdone_assign_proc : process(ap_enable_reg_pp2_iter5, ap_block_state153_io)
    begin
                ap_block_pp2_stage14_subdone <= ((ap_const_boolean_1 = ap_block_state153_io) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage15_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage15_11001_assign_proc : process(ap_enable_reg_pp2_iter5, ap_block_state154_io)
    begin
                ap_block_pp2_stage15_11001 <= ((ap_const_boolean_1 = ap_block_state154_io) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage15_subdone_assign_proc : process(ap_enable_reg_pp2_iter5, ap_block_state154_io)
    begin
                ap_block_pp2_stage15_subdone <= ((ap_const_boolean_1 = ap_block_state154_io) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage20_11001_assign_proc : process(m_axi_gmem_BVALID, ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg)
    begin
                ap_block_pp2_stage20_11001 <= ((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_pp2_stage20_subdone_assign_proc : process(m_axi_gmem_BVALID, ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg)
    begin
                ap_block_pp2_stage20_subdone <= ((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;

        ap_block_pp2_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage24_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state100_pp2_stage11_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp2_stage12_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp2_stage13_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp2_stage14_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp2_stage15_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp2_stage16_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp2_stage17_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp2_stage18_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp2_stage19_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp2_stage20_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state110_pp2_stage21_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp2_stage22_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp2_stage23_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state113_pp2_stage24_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp2_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp2_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp2_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp2_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state119_pp2_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp1_stage0_iter1_assign_proc : process(m_axi_gmem_RVALID, icmp_ln21_reg_7130)
    begin
                ap_block_state11_pp1_stage0_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_7130 = ap_const_lv1_0));
    end process;

        ap_block_state120_pp2_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state121_pp2_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state122_pp2_stage8_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state123_pp2_stage9_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state124_pp2_stage10_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state125_pp2_stage11_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state126_pp2_stage12_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state127_pp2_stage13_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state128_pp2_stage14_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state129_pp2_stage15_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state130_pp2_stage16_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state131_pp2_stage17_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state132_pp2_stage18_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state133_pp2_stage19_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state134_pp2_stage20_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state135_pp2_stage21_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state136_pp2_stage22_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state137_pp2_stage23_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state138_pp2_stage24_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state139_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state140_pp2_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state141_pp2_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state142_pp2_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state143_pp2_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state144_pp2_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state145_pp2_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state146_pp2_stage7_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state147_pp2_stage8_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state148_pp2_stage9_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state149_pp2_stage10_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state150_pp2_stage11_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state151_pp2_stage12_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state152_pp2_stage13_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state153_io_assign_proc : process(m_axi_gmem_AWREADY, icmp_ln28_reg_7195_pp2_iter5_reg)
    begin
                ap_block_state153_io <= ((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0));
    end process;

        ap_block_state153_pp2_stage14_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state154_io_assign_proc : process(m_axi_gmem_WREADY, icmp_ln28_reg_7195_pp2_iter5_reg)
    begin
                ap_block_state154_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0));
    end process;

        ap_block_state154_pp2_stage15_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state155_pp2_stage16_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state156_pp2_stage17_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state157_pp2_stage18_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state158_pp2_stage19_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state159_pp2_stage20_iter5_assign_proc : process(m_axi_gmem_BVALID, icmp_ln28_reg_7195_pp2_iter5_reg)
    begin
                ap_block_state159_pp2_stage20_iter5 <= ((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;

        ap_block_state15_pp2_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp2_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp2_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp2_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp2_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp2_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp2_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp2_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp2_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp2_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp2_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp2_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp2_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp2_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp2_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp2_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp2_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp2_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp2_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp2_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp2_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp2_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp2_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp2_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp2_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp2_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp2_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp2_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp2_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp2_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp2_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp2_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp2_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp2_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp2_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp2_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp2_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp2_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp2_stage20_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp2_stage21_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp2_stage22_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp2_stage23_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp2_stage24_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp2_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp2_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp2_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp2_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp2_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp2_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp2_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp2_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp2_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp2_stage10_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp2_stage11_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp2_stage12_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp2_stage13_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp2_stage14_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp2_stage15_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp2_stage16_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp2_stage17_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp2_stage18_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp2_stage19_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp2_stage20_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp2_stage21_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp2_stage22_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp2_stage23_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp2_stage24_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp2_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp2_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp2_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp2_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp2_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp2_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp2_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp2_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp2_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp2_stage10_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state10_assign_proc : process(icmp_ln21_fu_4049_p2)
    begin
        if ((icmp_ln21_fu_4049_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_flush_enable_assign_proc : process(icmp_ln28_reg_7195, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_subdone)
    begin
        if (((icmp_ln28_reg_7195 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            ap_condition_pp2_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp2_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state160)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state160) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_3_phi_fu_3881_p4_assign_proc : process(icmp_ln28_reg_7195, i_3_reg_3877, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, select_ln29_12_reg_9982, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_i_3_phi_fu_3881_p4 <= select_ln29_12_reg_9982;
        else 
            ap_phi_mux_i_3_phi_fu_3881_p4 <= i_3_reg_3877;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_3822_p4_assign_proc : process(ap_block_pp1_stage0, i_reg_3818, icmp_ln21_reg_7130_pp1_iter1_reg, select_ln21_2_reg_7143, ap_enable_reg_pp1_iter2)
    begin
        if (((icmp_ln21_reg_7130_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_i_phi_fu_3822_p4 <= select_ln21_2_reg_7143;
        else 
            ap_phi_mux_i_phi_fu_3822_p4 <= i_reg_3818;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten122_phi_fu_3846_p4_assign_proc : process(icmp_ln28_reg_7195, indvar_flatten122_reg_3842, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, add_ln28_2_reg_9977, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 <= add_ln28_2_reg_9977;
        else 
            ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 <= indvar_flatten122_reg_3842;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten20_phi_fu_3869_p4_assign_proc : process(icmp_ln28_reg_7195, indvar_flatten20_reg_3865, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, select_ln29_13_reg_10082, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 <= select_ln29_13_reg_10082;
        else 
            ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 <= indvar_flatten20_reg_3865;
        end if; 
    end process;


    ap_phi_mux_j_1_phi_fu_3893_p4_assign_proc : process(icmp_ln28_reg_7195, ap_CS_fsm_pp2_stage0, j_1_reg_3889, ap_enable_reg_pp2_iter1, add_ln36_1_reg_7737, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_j_1_phi_fu_3893_p4 <= add_ln36_1_reg_7737;
        else 
            ap_phi_mux_j_1_phi_fu_3893_p4 <= j_1_reg_3889;
        end if; 
    end process;


    ap_phi_mux_j_phi_fu_3834_p4_assign_proc : process(ap_block_pp1_stage0, j_reg_3830, icmp_ln21_reg_7130_pp1_iter1_reg, add_ln22_reg_7182, ap_enable_reg_pp1_iter2)
    begin
        if (((icmp_ln21_reg_7130_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_j_phi_fu_3834_p4 <= add_ln22_reg_7182;
        else 
            ap_phi_mux_j_phi_fu_3834_p4 <= j_reg_3830;
        end if; 
    end process;


    ap_phi_mux_out_c_phi_fu_3858_p4_assign_proc : process(icmp_ln28_reg_7195, out_c_reg_3854, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, select_ln28_2_reg_7222, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln28_reg_7195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_out_c_phi_fu_3858_p4 <= select_ln28_2_reg_7222;
        else 
            ap_phi_mux_out_c_phi_fu_3858_p4 <= out_c_reg_3854;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln36_10_fu_5618_p1 <= tmp_31_reg_8771;
    bitcast_ln36_11_fu_5699_p1 <= tmp_32_reg_8866;
    bitcast_ln36_12_fu_5780_p1 <= tmp_33_reg_8961;
    bitcast_ln36_13_fu_5910_p1 <= tmp_34_reg_9056;
    bitcast_ln36_14_fu_6052_p1 <= tmp_35_reg_9168;
    bitcast_ln36_15_fu_6149_p1 <= tmp_36_reg_9279;
    bitcast_ln36_16_fu_6230_p1 <= tmp_37_reg_9374;
    bitcast_ln36_17_fu_6311_p1 <= tmp_38_reg_9469;
    bitcast_ln36_18_fu_6392_p1 <= tmp_39_reg_9564;
    bitcast_ln36_19_fu_6534_p1 <= tmp_40_reg_9659;
    bitcast_ln36_1_fu_4599_p1 <= tmp_22_reg_7750;
    bitcast_ln36_20_fu_6651_p1 <= tmp_41_reg_9762;
    bitcast_ln36_21_fu_6727_p1 <= tmp_42_reg_9877;
    bitcast_ln36_22_fu_6814_p1 <= tmp_43_reg_9972;
    bitcast_ln36_23_fu_6877_p1 <= tmp_44_reg_10077;
    bitcast_ln36_24_fu_6927_p1 <= tmp_45_reg_10102;
    bitcast_ln36_2_fu_4702_p1 <= tmp_23_reg_7856;
    bitcast_ln36_3_fu_4856_p1 <= tmp_24_reg_7962;
    bitcast_ln36_4_fu_5014_p1 <= tmp_25_reg_8161;
    bitcast_ln36_5_fu_5111_p1 <= tmp_26_reg_8272;
    bitcast_ln36_6_fu_5192_p1 <= tmp_27_reg_8367;
    bitcast_ln36_7_fu_5273_p1 <= tmp_28_reg_8462;
    bitcast_ln36_8_fu_5379_p1 <= tmp_29_reg_8557;
    bitcast_ln36_9_fu_5521_p1 <= tmp_30_reg_8660;
    bitcast_ln36_fu_4496_p1 <= tmp_s_reg_7639;
    bitcast_ln42_fu_7037_p1 <= reg_3942;
    conv1_biases_address0 <= zext_ln28_reg_7228_pp2_iter4_reg(3 - 1 downto 0);

    conv1_biases_ce0_assign_proc : process(ap_enable_reg_pp2_iter5, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001)
    begin
        if (((ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_biases_ce0 <= ap_const_logic_1;
        else 
            conv1_biases_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_0_0_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_0_0_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_0_0_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_0_1_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_0_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_0_1_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_0_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_0_2_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_0_2_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_0_2_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_0_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_0_3_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_0_3_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_0_3_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_0_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_0_4_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_0_4_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_0_4_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_0_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_1_0_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_1_0_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_1_0_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_1_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_1_1_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_1_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_1_1_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_1_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_1_2_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_1_2_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_1_2_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_1_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_1_3_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_1_3_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_1_3_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_1_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_1_4_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_1_4_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_1_4_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_1_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_2_0_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_2_0_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_2_0_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_2_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_2_1_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_2_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_2_1_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_2_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_2_2_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_2_2_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_2_2_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_2_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_2_3_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_2_3_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_2_3_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_2_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_2_4_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_2_4_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_2_4_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_2_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_3_0_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_3_0_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_3_0_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_3_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_3_1_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_3_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_3_1_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_3_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_3_2_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_3_2_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_3_2_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_3_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_3_3_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_3_3_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_3_3_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_3_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_3_4_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_3_4_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_3_4_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_3_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_4_0_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_4_0_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_4_0_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_4_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_4_1_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_4_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_4_1_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_4_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_4_2_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_4_2_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_4_2_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_4_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_4_3_0_address0 <= zext_ln28_fu_4237_p1(3 - 1 downto 0);

    conv1_weights_4_3_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_4_3_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_4_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_4_4_0_address0 <= zext_ln28_reg_7228(3 - 1 downto 0);

    conv1_weights_4_4_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            conv1_weights_4_4_0_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_4_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_57_fu_3961_p2 <= std_logic_vector(unsigned(empty_reg_3796) + unsigned(ap_const_lv11_1));
    empty_58_fu_3997_p1 <= empty_reg_3796(3 - 1 downto 0);
    empty_61_fu_4927_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(i_3_reg_3877));
    empty_62_fu_5434_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(i_3_reg_3877));
    empty_63_fu_5965_p2 <= std_logic_vector(unsigned(ap_const_lv5_3) + unsigned(i_3_reg_3877));
    empty_64_fu_6447_p2 <= std_logic_vector(unsigned(ap_const_lv5_4) + unsigned(i_3_reg_3877));
    exitcond4211_fu_3955_p2 <= "1" when (empty_reg_3796 = ap_const_lv11_400) else "0";

    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_pp2_stage14, ap_enable_reg_pp2_iter5, ap_block_pp2_stage14, icmp_ln28_reg_7195_pp2_iter5_reg)
    begin
        if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20)
    begin
        if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln21_reg_7130)
    begin
        if (((icmp_ln21_reg_7130 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(m_axi_gmem_WREADY, ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15)
    begin
        if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3900_ce_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            grp_fu_3900_ce <= ap_const_logic_1;
        else 
            grp_fu_3900_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3900_p0_assign_proc : process(ap_enable_reg_pp2_iter5, reg_3919, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, reg_3930, ap_CS_fsm_pp2_stage11, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, reg_3936, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, reg_3942, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage12, reg_3949, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp2_stage3, mul_reg_8143, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage13, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage18, ap_block_pp2_stage21, ap_block_pp2_stage22, ap_block_pp2_stage23)
    begin
        if ((((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            grp_fu_3900_p0 <= reg_3949;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            grp_fu_3900_p0 <= reg_3942;
        elsif ((((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)))) then 
            grp_fu_3900_p0 <= reg_3936;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            grp_fu_3900_p0 <= reg_3930;
        elsif ((((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)))) then 
            grp_fu_3900_p0 <= reg_3919;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            grp_fu_3900_p0 <= mul_reg_8143;
        else 
            grp_fu_3900_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3900_p1_assign_proc : process(ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage11, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp2_stage3, mul_0_1_reg_8246, mul_0_2_reg_8357, ap_CS_fsm_pp2_stage8, mul_0_3_reg_8452, mul_0_4_reg_8547, ap_CS_fsm_pp2_stage13, mul_2_reg_9158_pp2_iter1_reg, mul_2_1_reg_9253_pp2_iter1_reg, mul_2_2_reg_9364_pp2_iter1_reg, ap_CS_fsm_pp2_stage18, mul_2_3_reg_9459_pp2_iter2_reg, mul_2_4_reg_9554_pp2_iter2_reg, ap_CS_fsm_pp2_stage23, mul_4_reg_10092_pp2_iter4_reg, mul_4_1_reg_10112_pp2_iter4_reg, mul_4_2_reg_10122_pp2_iter4_reg, mul_4_3_reg_10127_pp2_iter4_reg, mul_4_4_reg_10132_pp2_iter4_reg, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage13, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage18, ap_block_pp2_stage21, ap_block_pp2_stage22, ap_block_pp2_stage23)
    begin
        if (((ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            grp_fu_3900_p1 <= mul_4_4_reg_10132_pp2_iter4_reg;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            grp_fu_3900_p1 <= mul_4_3_reg_10127_pp2_iter4_reg;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            grp_fu_3900_p1 <= mul_4_2_reg_10122_pp2_iter4_reg;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            grp_fu_3900_p1 <= mul_4_1_reg_10112_pp2_iter4_reg;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            grp_fu_3900_p1 <= mul_4_reg_10092_pp2_iter4_reg;
        elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_3900_p1 <= mul_2_4_reg_9554_pp2_iter2_reg;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            grp_fu_3900_p1 <= mul_2_3_reg_9459_pp2_iter2_reg;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            grp_fu_3900_p1 <= mul_2_2_reg_9364_pp2_iter1_reg;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            grp_fu_3900_p1 <= mul_2_1_reg_9253_pp2_iter1_reg;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            grp_fu_3900_p1 <= mul_2_reg_9158_pp2_iter1_reg;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_3900_p1 <= mul_0_4_reg_8547;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            grp_fu_3900_p1 <= mul_0_3_reg_8452;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            grp_fu_3900_p1 <= mul_0_2_reg_8357;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            grp_fu_3900_p1 <= mul_0_1_reg_8246;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            grp_fu_3900_p1 <= ap_const_lv32_0;
        else 
            grp_fu_3900_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3905_ce_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            grp_fu_3905_ce <= ap_const_logic_1;
        else 
            grp_fu_3905_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3905_p0_assign_proc : process(ap_enable_reg_pp2_iter5, reg_3919, ap_enable_reg_pp2_iter1, reg_3925, ap_enable_reg_pp2_iter2, reg_3930, ap_CS_fsm_pp2_stage11, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, reg_3936, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, reg_3942, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage12, reg_3949, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage21, ap_block_pp2_stage22)
    begin
        if (((ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            grp_fu_3905_p0 <= reg_3949;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_3905_p0 <= reg_3942;
        elsif ((((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)))) then 
            grp_fu_3905_p0 <= reg_3930;
        elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            grp_fu_3905_p0 <= reg_3936;
        elsif ((((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)))) then 
            grp_fu_3905_p0 <= reg_3925;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            grp_fu_3905_p0 <= reg_3919;
        else 
            grp_fu_3905_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3905_p1_assign_proc : process(ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage11, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp2_stage8, mul_1_reg_8650, mul_1_1_reg_8745, mul_1_2_reg_8856_pp2_iter1_reg, mul_1_3_reg_8951_pp2_iter1_reg, mul_1_4_reg_9046_pp2_iter1_reg, mul_3_reg_9649_pp2_iter2_reg, mul_3_1_reg_9744_pp2_iter2_reg, mul_3_2_reg_9867_pp2_iter2_reg, mul_3_3_reg_9962_pp2_iter2_reg, mul_3_4_reg_10067_pp2_iter3_reg, conv1_biases_load_reg_10147, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage21, ap_block_pp2_stage22)
    begin
        if (((ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            grp_fu_3905_p1 <= conv1_biases_load_reg_10147;
        elsif (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_3905_p1 <= mul_3_4_reg_10067_pp2_iter3_reg;
        elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            grp_fu_3905_p1 <= mul_3_3_reg_9962_pp2_iter2_reg;
        elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            grp_fu_3905_p1 <= mul_3_2_reg_9867_pp2_iter2_reg;
        elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            grp_fu_3905_p1 <= mul_3_1_reg_9744_pp2_iter2_reg;
        elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            grp_fu_3905_p1 <= mul_3_reg_9649_pp2_iter2_reg;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_3905_p1 <= mul_1_4_reg_9046_pp2_iter1_reg;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            grp_fu_3905_p1 <= mul_1_3_reg_8951_pp2_iter1_reg;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            grp_fu_3905_p1 <= mul_1_2_reg_8856_pp2_iter1_reg;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            grp_fu_3905_p1 <= mul_1_1_reg_8745;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            grp_fu_3905_p1 <= mul_1_reg_8650;
        else 
            grp_fu_3905_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3909_ce_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            grp_fu_3909_ce <= ap_const_logic_1;
        else 
            grp_fu_3909_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3909_p0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, bitcast_ln36_fu_4496_p1, bitcast_ln36_1_fu_4599_p1, ap_CS_fsm_pp2_stage3, bitcast_ln36_2_fu_4702_p1, ap_CS_fsm_pp2_stage4, bitcast_ln36_3_fu_4856_p1, bitcast_ln36_4_fu_5014_p1, bitcast_ln36_5_fu_5111_p1, ap_CS_fsm_pp2_stage8, bitcast_ln36_6_fu_5192_p1, ap_CS_fsm_pp2_stage9, bitcast_ln36_7_fu_5273_p1, bitcast_ln36_8_fu_5379_p1, bitcast_ln36_9_fu_5521_p1, bitcast_ln36_10_fu_5618_p1, ap_CS_fsm_pp2_stage13, bitcast_ln36_11_fu_5699_p1, bitcast_ln36_12_fu_5780_p1, bitcast_ln36_13_fu_5910_p1, bitcast_ln36_14_fu_6052_p1, bitcast_ln36_15_fu_6149_p1, ap_CS_fsm_pp2_stage18, bitcast_ln36_16_fu_6230_p1, ap_CS_fsm_pp2_stage19, bitcast_ln36_17_fu_6311_p1, bitcast_ln36_18_fu_6392_p1, bitcast_ln36_19_fu_6534_p1, bitcast_ln36_20_fu_6651_p1, ap_CS_fsm_pp2_stage23, bitcast_ln36_21_fu_6727_p1, ap_CS_fsm_pp2_stage24, bitcast_ln36_22_fu_6814_p1, bitcast_ln36_23_fu_6877_p1, bitcast_ln36_24_fu_6927_p1, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3, ap_block_pp2_stage4, ap_block_pp2_stage5, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage9, ap_block_pp2_stage10, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage13, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage18, ap_block_pp2_stage19, ap_block_pp2_stage21, ap_block_pp2_stage22, ap_block_pp2_stage23, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_3909_p0 <= bitcast_ln36_24_fu_6927_p1;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_3909_p0 <= bitcast_ln36_23_fu_6877_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            grp_fu_3909_p0 <= bitcast_ln36_22_fu_6814_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            grp_fu_3909_p0 <= bitcast_ln36_21_fu_6727_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            grp_fu_3909_p0 <= bitcast_ln36_20_fu_6651_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            grp_fu_3909_p0 <= bitcast_ln36_19_fu_6534_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            grp_fu_3909_p0 <= bitcast_ln36_18_fu_6392_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            grp_fu_3909_p0 <= bitcast_ln36_17_fu_6311_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            grp_fu_3909_p0 <= bitcast_ln36_16_fu_6230_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            grp_fu_3909_p0 <= bitcast_ln36_15_fu_6149_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            grp_fu_3909_p0 <= bitcast_ln36_14_fu_6052_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            grp_fu_3909_p0 <= bitcast_ln36_13_fu_5910_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            grp_fu_3909_p0 <= bitcast_ln36_12_fu_5780_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            grp_fu_3909_p0 <= bitcast_ln36_11_fu_5699_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            grp_fu_3909_p0 <= bitcast_ln36_10_fu_5618_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            grp_fu_3909_p0 <= bitcast_ln36_9_fu_5521_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            grp_fu_3909_p0 <= bitcast_ln36_8_fu_5379_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            grp_fu_3909_p0 <= bitcast_ln36_7_fu_5273_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            grp_fu_3909_p0 <= bitcast_ln36_6_fu_5192_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            grp_fu_3909_p0 <= bitcast_ln36_5_fu_5111_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            grp_fu_3909_p0 <= bitcast_ln36_4_fu_5014_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            grp_fu_3909_p0 <= bitcast_ln36_3_fu_4856_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            grp_fu_3909_p0 <= bitcast_ln36_2_fu_4702_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            grp_fu_3909_p0 <= bitcast_ln36_1_fu_4599_p1;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_3909_p0 <= bitcast_ln36_fu_4496_p1;
        else 
            grp_fu_3909_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3909_p1_assign_proc : process(conv1_weights_4_4_0_q0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, conv1_weights_0_0_0_load_reg_7519, conv1_weights_0_1_0_load_reg_7524, conv1_weights_0_2_0_load_reg_7529, conv1_weights_0_3_0_load_reg_7534, conv1_weights_0_4_0_load_reg_7539, conv1_weights_1_0_0_load_reg_7544, conv1_weights_1_1_0_load_reg_7549, conv1_weights_1_2_0_load_reg_7554, conv1_weights_1_3_0_load_reg_7559, conv1_weights_1_4_0_load_reg_7564, conv1_weights_2_0_0_load_reg_7569, conv1_weights_2_1_0_load_reg_7574, conv1_weights_2_2_0_load_reg_7579, conv1_weights_2_3_0_load_reg_7584, conv1_weights_2_4_0_load_reg_7589, conv1_weights_3_0_0_load_reg_7594, conv1_weights_3_1_0_load_reg_7599, conv1_weights_3_2_0_load_reg_7604, conv1_weights_3_3_0_load_reg_7609, conv1_weights_3_4_0_load_reg_7614, conv1_weights_4_0_0_load_reg_7619, conv1_weights_4_1_0_load_reg_7624, conv1_weights_4_2_0_load_reg_7629, conv1_weights_4_3_0_load_reg_7634, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3, ap_block_pp2_stage4, ap_block_pp2_stage5, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage9, ap_block_pp2_stage10, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage13, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage18, ap_block_pp2_stage19, ap_block_pp2_stage21, ap_block_pp2_stage22, ap_block_pp2_stage23, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_3909_p1 <= conv1_weights_4_4_0_q0;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_3909_p1 <= conv1_weights_4_3_0_load_reg_7634;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            grp_fu_3909_p1 <= conv1_weights_4_2_0_load_reg_7629;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            grp_fu_3909_p1 <= conv1_weights_4_1_0_load_reg_7624;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            grp_fu_3909_p1 <= conv1_weights_4_0_0_load_reg_7619;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            grp_fu_3909_p1 <= conv1_weights_3_4_0_load_reg_7614;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            grp_fu_3909_p1 <= conv1_weights_3_3_0_load_reg_7609;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            grp_fu_3909_p1 <= conv1_weights_3_2_0_load_reg_7604;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            grp_fu_3909_p1 <= conv1_weights_3_1_0_load_reg_7599;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            grp_fu_3909_p1 <= conv1_weights_3_0_0_load_reg_7594;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            grp_fu_3909_p1 <= conv1_weights_2_4_0_load_reg_7589;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            grp_fu_3909_p1 <= conv1_weights_2_3_0_load_reg_7584;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            grp_fu_3909_p1 <= conv1_weights_2_2_0_load_reg_7579;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            grp_fu_3909_p1 <= conv1_weights_2_1_0_load_reg_7574;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            grp_fu_3909_p1 <= conv1_weights_2_0_0_load_reg_7569;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            grp_fu_3909_p1 <= conv1_weights_1_4_0_load_reg_7564;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            grp_fu_3909_p1 <= conv1_weights_1_3_0_load_reg_7559;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            grp_fu_3909_p1 <= conv1_weights_1_2_0_load_reg_7554;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            grp_fu_3909_p1 <= conv1_weights_1_1_0_load_reg_7549;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            grp_fu_3909_p1 <= conv1_weights_1_0_0_load_reg_7544;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            grp_fu_3909_p1 <= conv1_weights_0_4_0_load_reg_7539;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            grp_fu_3909_p1 <= conv1_weights_0_3_0_load_reg_7534;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            grp_fu_3909_p1 <= conv1_weights_0_2_0_load_reg_7529;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            grp_fu_3909_p1 <= conv1_weights_0_1_0_load_reg_7524;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_3909_p1 <= conv1_weights_0_0_0_load_reg_7519;
        else 
            grp_fu_3909_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3914_ce_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)))) then 
            grp_fu_3914_ce <= ap_const_logic_1;
        else 
            grp_fu_3914_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_7087_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            grp_fu_7087_ce <= ap_const_logic_1;
        else 
            grp_fu_7087_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7087_p0 <= ap_const_lv15_2A0(11 - 1 downto 0);
    grp_fu_7087_p1 <= grp_fu_7087_p10(5 - 1 downto 0);
    grp_fu_7087_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_reg_3877_pp2_iter4_reg),15));

    grp_fu_7093_ce_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            grp_fu_7093_ce <= ap_const_logic_1;
        else 
            grp_fu_7093_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7093_p0 <= ap_const_lv15_2A0(11 - 1 downto 0);
    grp_fu_7093_p1 <= grp_fu_7093_p10(5 - 1 downto 0);
    grp_fu_7093_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_dup7_reg_7368_pp2_iter5_reg),15));
    icmp_ln21_fu_4049_p2 <= "1" when (indvar_flatten_reg_3807 = ap_const_lv10_310) else "0";
    icmp_ln22_fu_4067_p2 <= "1" when (ap_phi_mux_j_phi_fu_3834_p4 = ap_const_lv5_1C) else "0";
    icmp_ln28_fu_4203_p2 <= "1" when (ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 = ap_const_lv13_1260) else "0";
    icmp_ln29_fu_4215_p2 <= "1" when (ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 = ap_const_lv10_310) else "0";
    icmp_ln30_fu_4279_p2 <= "1" when (ap_phi_mux_j_1_phi_fu_3893_p4 = ap_const_lv5_1C) else "0";
    icmp_ln42_1_fu_7061_p2 <= "1" when (trunc_ln42_fu_7051_p1 = ap_const_lv23_0) else "0";
    icmp_ln42_fu_7055_p2 <= "0" when (tmp_46_fu_7041_p4 = ap_const_lv8_FF) else "1";
    m_axi_gmem_ARADDR <= sext_ln21_fu_4038_p1;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_310;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_ARVALID_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= gmem_addr_13_reg_10167;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_1;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg, ap_block_pp2_stage14_11001)
    begin
        if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20_11001)
    begin
        if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln21_reg_7130, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln21_reg_7130 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= select_ln42_reg_10173;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_F;
    m_axi_gmem_WUSER <= ap_const_lv1_0;

    m_axi_gmem_WVALID_assign_proc : process(ap_enable_reg_pp2_iter5, icmp_ln28_reg_7195_pp2_iter5_reg, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15_11001)
    begin
        if (((icmp_ln28_reg_7195_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            m_axi_gmem_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln29_fu_4297_p2 <= (icmp_ln29_fu_4215_p2 or and_ln28_fu_4285_p2);
    or_ln36_10_fu_5529_p2 <= (trunc_ln36_5_fu_5525_p1 or tmp_60_reg_7492);
    or_ln36_11_fu_5622_p2 <= (trunc_ln36_5_reg_8755 or tmp_62_reg_7742);
    or_ln36_12_fu_5703_p2 <= (trunc_ln36_5_reg_8755 or tmp_63_reg_7848);
    or_ln36_13_fu_5784_p2 <= (trunc_ln36_5_reg_8755 or tmp_64_reg_7954);
    or_ln36_14_fu_5914_p2 <= (trunc_ln36_5_reg_8755 or tmp_69_reg_8153);
    or_ln36_15_fu_6060_p2 <= (trunc_ln36_6_fu_6056_p1 or tmp_60_reg_7492);
    or_ln36_16_fu_6153_p2 <= (trunc_ln36_6_reg_9263 or tmp_62_reg_7742);
    or_ln36_17_fu_6234_p2 <= (trunc_ln36_6_reg_9263 or tmp_63_reg_7848);
    or_ln36_18_fu_6315_p2 <= (trunc_ln36_6_reg_9263 or tmp_64_reg_7954);
    or_ln36_19_fu_6396_p2 <= (trunc_ln36_6_reg_9263 or tmp_69_reg_8153);
    or_ln36_1_fu_4515_p2 <= (trunc_ln36_3_reg_7501 or tmp_62_fu_4505_p4);
    or_ln36_20_fu_6542_p2 <= (trunc_ln36_7_fu_6538_p1 or tmp_60_reg_7492);
    or_ln36_21_fu_6605_p2 <= (trunc_ln36_7_fu_6538_p1 or tmp_62_reg_7742);
    or_ln36_22_fu_6610_p2 <= (trunc_ln36_7_fu_6538_p1 or tmp_63_reg_7848);
    or_ln36_23_fu_6615_p2 <= (trunc_ln36_7_fu_6538_p1 or tmp_64_reg_7954);
    or_ln36_24_fu_6620_p2 <= (trunc_ln36_7_fu_6538_p1 or tmp_69_reg_8153);
    or_ln36_2_fu_4618_p2 <= (trunc_ln36_3_reg_7501 or tmp_63_fu_4608_p4);
    or_ln36_3_fu_4721_p2 <= (trunc_ln36_3_reg_7501 or tmp_64_fu_4711_p4);
    or_ln36_4_fu_4875_p2 <= (trunc_ln36_3_reg_7501 or tmp_69_fu_4865_p4);
    or_ln36_5_fu_5022_p2 <= (trunc_ln36_4_fu_5018_p1 or tmp_60_reg_7492);
    or_ln36_6_fu_5115_p2 <= (trunc_ln36_4_reg_8256 or tmp_62_reg_7742);
    or_ln36_7_fu_5196_p2 <= (trunc_ln36_4_reg_8256 or tmp_63_reg_7848);
    or_ln36_8_fu_5277_p2 <= (trunc_ln36_4_reg_8256 or tmp_64_reg_7954);
    or_ln36_9_fu_5383_p2 <= (trunc_ln36_4_reg_8256 or tmp_69_reg_8153);
    or_ln36_fu_4413_p2 <= (trunc_ln36_3_reg_7501 or tmp_60_reg_7492);
    or_ln42_fu_7067_p2 <= (icmp_ln42_fu_7055_p2 or icmp_ln42_1_fu_7061_p2);
    p_cast3_fu_3977_p4 <= empty_reg_3796(9 downto 8);
    p_cast6_fu_3987_p4 <= empty_reg_3796(4 downto 3);
    p_dup7_fu_4291_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln28_fu_4221_p3));
    p_mid112_fu_4958_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln28_reg_7213));
    p_mid114_fu_5465_p2 <= std_logic_vector(unsigned(ap_const_lv5_3) + unsigned(select_ln28_reg_7213));
    p_mid116_fu_5996_p2 <= std_logic_vector(unsigned(ap_const_lv5_4) + unsigned(select_ln28_reg_7213));
    p_mid118_fu_6478_p2 <= std_logic_vector(unsigned(ap_const_lv5_5) + unsigned(select_ln28_reg_7213));

    padded_0_0_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_0_0_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_0_0_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_0_0_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_0_0_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_0_0_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_0_0_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_0_0_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_0_0_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_0_0_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_0_0_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_0_0_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_0_0_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_0_0_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_0_0_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_0_0_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_0_0_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_0_0_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_0_0_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_0_0_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_0_0_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_0_0_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_0_0_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_0_0_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_0_0_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_0_0_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_0_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_0_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_0_0_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_0_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_0_0_ce0 <= ap_const_logic_1;
        else 
            padded_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_0_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_0_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_0_d0 <= ap_const_lv32_0;
        else 
            padded_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_0_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_0) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_0) and (p_cast3_fu_3977_p4 = ap_const_lv2_0) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_0_0_we0 <= ap_const_logic_1;
        else 
            padded_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_1_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_0_1_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_0_1_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_0_1_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_0_1_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_0_1_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_0_1_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_0_1_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_0_1_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_0_1_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_0_1_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_0_1_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_0_1_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_0_1_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_0_1_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_0_1_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_0_1_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_0_1_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_0_1_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_0_1_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_0_1_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_0_1_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_0_1_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_0_1_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_0_1_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_0_1_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_1_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_1_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_0_1_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_0_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_0_1_ce0 <= ap_const_logic_1;
        else 
            padded_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_1_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_1_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_1_d0 <= ap_const_lv32_0;
        else 
            padded_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_0_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_1) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_1) and (p_cast3_fu_3977_p4 = ap_const_lv2_0) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_0_1_we0 <= ap_const_logic_1;
        else 
            padded_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_2_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_0_2_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_0_2_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_0_2_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_0_2_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_0_2_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_0_2_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_0_2_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_0_2_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_0_2_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_0_2_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_0_2_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_0_2_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_0_2_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_0_2_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_0_2_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_0_2_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_0_2_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_0_2_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_0_2_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_0_2_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_0_2_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_0_2_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_0_2_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_0_2_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_0_2_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_2_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_2_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_0_2_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_0_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_0_2_ce0 <= ap_const_logic_1;
        else 
            padded_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_2_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_2_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_2_d0 <= ap_const_lv32_0;
        else 
            padded_0_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_0_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_2) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_2) and (p_cast3_fu_3977_p4 = ap_const_lv2_0) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_0_2_we0 <= ap_const_logic_1;
        else 
            padded_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_3_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_0_3_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_0_3_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_0_3_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_0_3_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_0_3_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_0_3_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_0_3_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_0_3_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_0_3_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_0_3_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_0_3_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_0_3_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_0_3_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_0_3_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_0_3_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_0_3_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_0_3_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_0_3_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_0_3_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_0_3_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_0_3_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_0_3_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_0_3_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_0_3_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_0_3_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_3_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_3_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_0_3_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_0_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_0_3_ce0 <= ap_const_logic_1;
        else 
            padded_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_0_3_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_0_3_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_0_3_d0 <= ap_const_lv32_0;
        else 
            padded_0_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_0_3_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_3) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_3) and (p_cast3_fu_3977_p4 = ap_const_lv2_0) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_0_3_we0 <= ap_const_logic_1;
        else 
            padded_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_0_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_1_0_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_1_0_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_1_0_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_1_0_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_1_0_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_1_0_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_1_0_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_1_0_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_1_0_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_1_0_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_1_0_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_1_0_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_1_0_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_1_0_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_1_0_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_1_0_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_1_0_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_1_0_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_1_0_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_1_0_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_1_0_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_1_0_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_1_0_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_1_0_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_1_0_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_0_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_0_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_1_0_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_1_0_ce0 <= ap_const_logic_1;
        else 
            padded_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_0_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_0_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_0_d0 <= ap_const_lv32_0;
        else 
            padded_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_1_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_0) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_0) and (p_cast3_fu_3977_p4 = ap_const_lv2_1) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_1_0_we0 <= ap_const_logic_1;
        else 
            padded_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_1_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_1_1_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_1_1_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_1_1_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_1_1_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_1_1_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_1_1_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_1_1_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_1_1_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_1_1_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_1_1_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_1_1_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_1_1_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_1_1_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_1_1_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_1_1_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_1_1_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_1_1_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_1_1_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_1_1_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_1_1_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_1_1_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_1_1_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_1_1_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_1_1_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_1_1_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_1_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_1_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_1_1_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_1_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_1_1_ce0 <= ap_const_logic_1;
        else 
            padded_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_1_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_1_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_1_d0 <= ap_const_lv32_0;
        else 
            padded_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_1_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_1) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_1) and (p_cast3_fu_3977_p4 = ap_const_lv2_1) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_1_1_we0 <= ap_const_logic_1;
        else 
            padded_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_2_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_1_2_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_1_2_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_1_2_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_1_2_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_1_2_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_1_2_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_1_2_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_1_2_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_1_2_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_1_2_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_1_2_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_1_2_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_1_2_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_1_2_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_1_2_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_1_2_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_1_2_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_1_2_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_1_2_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_1_2_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_1_2_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_1_2_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_1_2_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_1_2_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_1_2_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_2_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_2_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_1_2_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_1_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_1_2_ce0 <= ap_const_logic_1;
        else 
            padded_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_2_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_2_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_2_d0 <= ap_const_lv32_0;
        else 
            padded_1_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_1_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_2) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_2) and (p_cast3_fu_3977_p4 = ap_const_lv2_1) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_1_2_we0 <= ap_const_logic_1;
        else 
            padded_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_3_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_1_3_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_1_3_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_1_3_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_1_3_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_1_3_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_1_3_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_1_3_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_1_3_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_1_3_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_1_3_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_1_3_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_1_3_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_1_3_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_1_3_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_1_3_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_1_3_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_1_3_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_1_3_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_1_3_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_1_3_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_1_3_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_1_3_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_1_3_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_1_3_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_1_3_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_3_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_3_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_1_3_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_1_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_1_3_ce0 <= ap_const_logic_1;
        else 
            padded_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_1_3_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_1_3_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_1_3_d0 <= ap_const_lv32_0;
        else 
            padded_1_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_1_3_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_3) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_3) and (p_cast3_fu_3977_p4 = ap_const_lv2_1) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_1_3_we0 <= ap_const_logic_1;
        else 
            padded_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_0_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_2_0_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_2_0_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_2_0_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_2_0_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_2_0_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_2_0_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_2_0_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_2_0_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_2_0_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_2_0_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_2_0_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_2_0_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_2_0_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_2_0_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_2_0_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_2_0_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_2_0_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_2_0_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_2_0_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_2_0_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_2_0_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_2_0_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_2_0_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_2_0_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_2_0_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_0_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_0_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_2_0_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_2_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_2_0_ce0 <= ap_const_logic_1;
        else 
            padded_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_0_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_0_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_0_d0 <= ap_const_lv32_0;
        else 
            padded_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_2_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_0) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_0) and (p_cast3_fu_3977_p4 = ap_const_lv2_2) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_2_0_we0 <= ap_const_logic_1;
        else 
            padded_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_1_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_2_1_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_2_1_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_2_1_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_2_1_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_2_1_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_2_1_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_2_1_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_2_1_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_2_1_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_2_1_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_2_1_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_2_1_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_2_1_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_2_1_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_2_1_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_2_1_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_2_1_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_2_1_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_2_1_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_2_1_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_2_1_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_2_1_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_2_1_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_2_1_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_2_1_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_1_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_1_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_2_1_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_2_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_2_1_ce0 <= ap_const_logic_1;
        else 
            padded_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_1_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_1_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_1_d0 <= ap_const_lv32_0;
        else 
            padded_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_2_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_1) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_1) and (p_cast3_fu_3977_p4 = ap_const_lv2_2) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_2_1_we0 <= ap_const_logic_1;
        else 
            padded_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_2_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_2_2_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_2_2_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_2_2_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_2_2_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_2_2_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_2_2_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_2_2_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_2_2_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_2_2_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_2_2_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_2_2_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_2_2_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_2_2_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_2_2_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_2_2_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_2_2_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_2_2_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_2_2_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_2_2_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_2_2_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_2_2_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_2_2_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_2_2_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_2_2_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_2_2_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_2_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_2_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_2_2_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_2_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_2_2_ce0 <= ap_const_logic_1;
        else 
            padded_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_2_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_2_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_2_d0 <= ap_const_lv32_0;
        else 
            padded_2_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_2_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_2) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_2) and (p_cast3_fu_3977_p4 = ap_const_lv2_2) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_2_2_we0 <= ap_const_logic_1;
        else 
            padded_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_3_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_2_3_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_2_3_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_2_3_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_2_3_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_2_3_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_2_3_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_2_3_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_2_3_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_2_3_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_2_3_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_2_3_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_2_3_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_2_3_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_2_3_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_2_3_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_2_3_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_2_3_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_2_3_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_2_3_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_2_3_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_2_3_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_2_3_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_2_3_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_2_3_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_2_3_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_3_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_3_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_2_3_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_2_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_2_3_ce0 <= ap_const_logic_1;
        else 
            padded_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_2_3_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_2_3_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_2_3_d0 <= ap_const_lv32_0;
        else 
            padded_2_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_2_3_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_3) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_3) and (p_cast3_fu_3977_p4 = ap_const_lv2_2) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_2_3_we0 <= ap_const_logic_1;
        else 
            padded_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_0_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_3_0_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_3_0_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_3_0_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_3_0_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_3_0_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_3_0_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_3_0_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_3_0_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_3_0_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_3_0_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_3_0_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_3_0_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_3_0_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_3_0_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_3_0_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_3_0_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_3_0_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_3_0_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_3_0_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_3_0_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_3_0_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_3_0_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_3_0_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_3_0_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_3_0_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_0_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_0_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_3_0_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_3_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_3_0_ce0 <= ap_const_logic_1;
        else 
            padded_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_0_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_0_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_0_d0 <= ap_const_lv32_0;
        else 
            padded_3_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_3_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_0) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_0) and (p_cast3_fu_3977_p4 = ap_const_lv2_3) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_3_0_we0 <= ap_const_logic_1;
        else 
            padded_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_1_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_3_1_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_3_1_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_3_1_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_3_1_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_3_1_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_3_1_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_3_1_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_3_1_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_3_1_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_3_1_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_3_1_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_3_1_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_3_1_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_3_1_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_3_1_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_3_1_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_3_1_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_3_1_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_3_1_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_3_1_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_3_1_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_3_1_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_3_1_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_3_1_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_3_1_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_1_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_1_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_3_1_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_3_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_3_1_ce0 <= ap_const_logic_1;
        else 
            padded_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_1_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_1_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_1_d0 <= ap_const_lv32_0;
        else 
            padded_3_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_3_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_1) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_1) and (p_cast3_fu_3977_p4 = ap_const_lv2_3) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_3_1_we0 <= ap_const_logic_1;
        else 
            padded_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_2_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_3_2_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_3_2_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_3_2_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_3_2_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_3_2_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_3_2_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_3_2_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_3_2_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_3_2_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_3_2_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_3_2_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_3_2_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_3_2_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_3_2_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_3_2_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_3_2_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_3_2_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_3_2_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_3_2_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_3_2_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_3_2_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_3_2_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_3_2_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_3_2_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_3_2_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_2_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_2_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_3_2_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_3_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_3_2_ce0 <= ap_const_logic_1;
        else 
            padded_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_2_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_2_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_2_d0 <= ap_const_lv32_0;
        else 
            padded_3_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_3_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_2) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_2) and (p_cast3_fu_3977_p4 = ap_const_lv2_3) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_3_2_we0 <= ap_const_logic_1;
        else 
            padded_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_3_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_block_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage21, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage22, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage7, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage18, ap_CS_fsm_pp2_stage19, ap_CS_fsm_pp2_stage23, ap_CS_fsm_pp2_stage24, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0, tmp_50_cast_fu_4009_p1, zext_ln23_fu_4161_p1, zext_ln36_1_fu_4369_p1, zext_ln36_6_fu_4476_p1, ap_block_pp2_stage1, zext_ln36_11_fu_4579_p1, ap_block_pp2_stage2, zext_ln36_16_fu_4682_p1, ap_block_pp2_stage3, zext_ln36_21_fu_4785_p1, ap_block_pp2_stage4, zext_ln36_2_fu_4836_p1, ap_block_pp2_stage5, zext_ln36_7_fu_4994_p1, ap_block_pp2_stage6, zext_ln36_12_fu_5091_p1, ap_block_pp2_stage7, zext_ln36_17_fu_5172_p1, ap_block_pp2_stage8, zext_ln36_22_fu_5253_p1, ap_block_pp2_stage9, zext_ln36_3_fu_5359_p1, ap_block_pp2_stage10, zext_ln36_8_fu_5501_p1, ap_block_pp2_stage11, zext_ln36_13_fu_5598_p1, ap_block_pp2_stage12, zext_ln36_18_fu_5679_p1, ap_block_pp2_stage13, zext_ln36_23_fu_5760_p1, zext_ln36_4_fu_5890_p1, zext_ln36_9_fu_6032_p1, ap_block_pp2_stage16, zext_ln36_14_fu_6129_p1, ap_block_pp2_stage17, zext_ln36_19_fu_6210_p1, ap_block_pp2_stage18, zext_ln36_24_fu_6291_p1, ap_block_pp2_stage19, zext_ln36_5_fu_6372_p1, zext_ln36_10_fu_6514_p1, ap_block_pp2_stage21, zext_ln36_15_fu_6631_p1, ap_block_pp2_stage22, zext_ln36_20_fu_6707_p1, ap_block_pp2_stage23, zext_ln36_25_fu_6794_p1, ap_block_pp2_stage24)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24))) then 
            padded_3_3_address0 <= zext_ln36_25_fu_6794_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23))) then 
            padded_3_3_address0 <= zext_ln36_20_fu_6707_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22))) then 
            padded_3_3_address0 <= zext_ln36_15_fu_6631_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21))) then 
            padded_3_3_address0 <= zext_ln36_10_fu_6514_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20))) then 
            padded_3_3_address0 <= zext_ln36_5_fu_6372_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19))) then 
            padded_3_3_address0 <= zext_ln36_24_fu_6291_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18))) then 
            padded_3_3_address0 <= zext_ln36_19_fu_6210_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17))) then 
            padded_3_3_address0 <= zext_ln36_14_fu_6129_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16))) then 
            padded_3_3_address0 <= zext_ln36_9_fu_6032_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15))) then 
            padded_3_3_address0 <= zext_ln36_4_fu_5890_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14))) then 
            padded_3_3_address0 <= zext_ln36_23_fu_5760_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13))) then 
            padded_3_3_address0 <= zext_ln36_18_fu_5679_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12))) then 
            padded_3_3_address0 <= zext_ln36_13_fu_5598_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11))) then 
            padded_3_3_address0 <= zext_ln36_8_fu_5501_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10))) then 
            padded_3_3_address0 <= zext_ln36_3_fu_5359_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9))) then 
            padded_3_3_address0 <= zext_ln36_22_fu_5253_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8))) then 
            padded_3_3_address0 <= zext_ln36_17_fu_5172_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
            padded_3_3_address0 <= zext_ln36_12_fu_5091_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6))) then 
            padded_3_3_address0 <= zext_ln36_7_fu_4994_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5))) then 
            padded_3_3_address0 <= zext_ln36_2_fu_4836_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4))) then 
            padded_3_3_address0 <= zext_ln36_21_fu_4785_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            padded_3_3_address0 <= zext_ln36_16_fu_4682_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            padded_3_3_address0 <= zext_ln36_11_fu_4579_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            padded_3_3_address0 <= zext_ln36_6_fu_4476_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            padded_3_3_address0 <= zext_ln36_1_fu_4369_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_3_address0 <= zext_ln23_fu_4161_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_3_address0 <= tmp_50_cast_fu_4009_p1(6 - 1 downto 0);
        else 
            padded_3_3_address0 <= "XXXXXX";
        end if; 
    end process;


    padded_3_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage20, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage10, ap_enable_reg_pp2_iter0, ap_block_pp2_stage10_11001, ap_block_pp2_stage15_11001, ap_block_pp2_stage20_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage21, ap_block_pp2_stage21_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage22, ap_block_pp2_stage22_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_state2, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage23, ap_block_pp2_stage23_11001, ap_CS_fsm_pp2_stage24, ap_block_pp2_stage24_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage22)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage21)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage20)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage24)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage23)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage19)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)))) then 
            padded_3_3_ce0 <= ap_const_logic_1;
        else 
            padded_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padded_3_3_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state2, gmem_addr_read_reg_7153, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            padded_3_3_d0 <= gmem_addr_read_reg_7153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padded_3_3_d0 <= ap_const_lv32_0;
        else 
            padded_3_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    padded_3_3_we0_assign_proc : process(ap_CS_fsm_state2, ap_block_pp1_stage0_11001, trunc_ln23_1_mid2_reg_7139, trunc_ln23_2_reg_7178, ap_enable_reg_pp1_iter2, exitcond4211_fu_3955_p2, p_cast3_fu_3977_p4, p_cast6_fu_3987_p4)
    begin
        if ((((trunc_ln23_2_reg_7178 = ap_const_lv2_3) and (trunc_ln23_1_mid2_reg_7139 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((p_cast6_fu_3987_p4 = ap_const_lv2_3) and (p_cast3_fu_3977_p4 = ap_const_lv2_3) and (exitcond4211_fu_3955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            padded_3_3_we0 <= ap_const_logic_1;
        else 
            padded_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln21_1_fu_4081_p3 <= 
        ap_const_lv5_3 when (icmp_ln22_fu_4067_p2(0) = '1') else 
        ap_const_lv5_2;
    select_ln21_2_fu_4105_p3 <= 
        add_ln21_fu_4061_p2 when (icmp_ln22_fu_4067_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_3822_p4;
    select_ln21_fu_4073_p3 <= 
        ap_const_lv5_0 when (icmp_ln22_fu_4067_p2(0) = '1') else 
        ap_phi_mux_j_phi_fu_3834_p4;
    select_ln28_10_fu_4815_p3 <= 
        ap_const_lv3_1 when (icmp_ln29_reg_7199(0) = '1') else 
        add_ln36_28_fu_4805_p2;
    select_ln28_11_fu_5338_p3 <= 
        ap_const_lv3_2 when (icmp_ln29_reg_7199(0) = '1') else 
        add_ln36_29_fu_5328_p2;
    select_ln28_12_fu_5850_p3 <= 
        ap_const_lv3_3 when (icmp_ln29_reg_7199(0) = '1') else 
        add_ln36_30_fu_5835_p2;
    select_ln28_13_fu_5869_p3 <= 
        ap_const_lv3_4 when (icmp_ln29_reg_7199(0) = '1') else 
        xor_ln36_fu_5840_p2;
    select_ln28_2_fu_4229_p3 <= 
        add_ln28_fu_4209_p2 when (icmp_ln29_fu_4215_p2(0) = '1') else 
        ap_phi_mux_out_c_phi_fu_3858_p4;
    select_ln28_3_fu_6938_p3 <= 
        ap_const_lv15_0 when (icmp_ln29_reg_7199_pp2_iter5_reg(0) = '1') else 
        mul_ln42_reg_10157;
    select_ln28_4_fu_4265_p3 <= 
        ap_const_lv4_0 when (icmp_ln29_fu_4215_p2(0) = '1') else 
        and_ln_fu_4195_p3;
    select_ln28_5_fu_4951_p3 <= 
        ap_const_lv4_0 when (icmp_ln29_reg_7199(0) = '1') else 
        and_ln36_1_fu_4943_p3;
    select_ln28_6_fu_5458_p3 <= 
        ap_const_lv4_0 when (icmp_ln29_reg_7199(0) = '1') else 
        and_ln36_2_fu_5450_p3;
    select_ln28_7_fu_5989_p3 <= 
        ap_const_lv4_0 when (icmp_ln29_reg_7199(0) = '1') else 
        and_ln36_3_fu_5981_p3;
    select_ln28_8_fu_6471_p3 <= 
        ap_const_lv4_0 when (icmp_ln29_reg_7199(0) = '1') else 
        and_ln36_4_fu_6463_p3;
    select_ln28_9_fu_4315_p3 <= 
        ap_const_lv3_0 when (icmp_ln29_fu_4215_p2(0) = '1') else 
        trunc_ln36_fu_4181_p1;
    select_ln28_fu_4221_p3 <= 
        ap_const_lv5_0 when (icmp_ln29_fu_4215_p2(0) = '1') else 
        ap_phi_mux_i_3_phi_fu_3881_p4;
    select_ln29_10_fu_5876_p3 <= 
        xor_ln36_2_fu_5864_p2 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_13_fu_5869_p3;
    select_ln29_11_fu_6501_p3 <= 
        and_ln36_4_mid1_fu_6493_p3 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_8_fu_6471_p3;
    select_ln29_12_fu_6783_p3 <= 
        p_dup7_reg_7368 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_reg_7213;
    select_ln29_13_fu_6870_p3 <= 
        ap_const_lv10_1 when (icmp_ln29_reg_7199(0) = '1') else 
        add_ln29_fu_6864_p2;
    select_ln29_1_fu_6944_p3 <= 
        grp_fu_7093_p2 when (and_ln28_reg_7354_pp2_iter5_reg(0) = '1') else 
        select_ln28_3_fu_6938_p3;
    select_ln29_2_fu_4323_p3 <= 
        trunc_ln36_1_fu_4311_p1 when (and_ln28_fu_4285_p2(0) = '1') else 
        select_ln28_9_fu_4315_p3;
    select_ln29_3_fu_4349_p3 <= 
        and_ln36_mid1_fu_4341_p3 when (and_ln28_fu_4285_p2(0) = '1') else 
        select_ln28_4_fu_4265_p3;
    select_ln29_4_fu_4822_p3 <= 
        add_ln36_31_fu_4810_p2 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_10_fu_4815_p3;
    select_ln29_5_fu_4981_p3 <= 
        and_ln36_1_mid1_fu_4973_p3 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_5_fu_4951_p3;
    select_ln29_6_fu_5345_p3 <= 
        add_ln36_34_fu_5333_p2 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_11_fu_5338_p3;
    select_ln29_7_fu_5488_p3 <= 
        and_ln36_2_mid1_fu_5480_p3 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_6_fu_5458_p3;
    select_ln29_8_fu_5857_p3 <= 
        add_ln36_35_fu_5845_p2 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_12_fu_5850_p3;
    select_ln29_9_fu_6019_p3 <= 
        and_ln36_3_mid1_fu_6011_p3 when (and_ln28_reg_7354(0) = '1') else 
        select_ln28_7_fu_5989_p3;
    select_ln29_fu_4303_p3 <= 
        ap_const_lv5_0 when (or_ln29_fu_4297_p2(0) = '1') else 
        ap_phi_mux_j_1_phi_fu_3893_p4;
    select_ln42_fu_7079_p3 <= 
        bitcast_ln42_fu_7037_p1 when (and_ln42_fu_7073_p2(0) = '1') else 
        ap_const_lv32_0;
        sext_ln21_fu_4038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_4029_p4),64));

        sext_ln42_1_fu_6982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln42_fu_6976_p2),16));

        sext_ln42_2_fu_7008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_reg_10162),64));

        sext_ln42_fu_7027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_fu_7017_p4),64));

    shl_ln42_1_fu_6954_p3 <= (select_ln29_reg_7374_pp2_iter5_reg & ap_const_lv5_0);
    shl_ln42_2_fu_6965_p3 <= (select_ln29_reg_7374_pp2_iter5_reg & ap_const_lv3_0);
    sub_ln42_fu_6976_p2 <= std_logic_vector(unsigned(zext_ln42_fu_6961_p1) - unsigned(zext_ln42_1_fu_6972_p1));
    tmp_10_fu_6508_p3 <= (select_ln29_10_reg_9069 & add_ln36_reg_7644);
    tmp_11_fu_4572_p3 <= (select_ln29_2_reg_7392 & add_ln36_32_fu_4567_p2);
    tmp_12_fu_5085_p3 <= (select_ln29_4_reg_8055 & add_ln36_32_reg_7755);
    tmp_13_fu_5592_p3 <= (select_ln29_6_reg_8562 & add_ln36_32_reg_7755);
    tmp_14_fu_6123_p3 <= (select_ln29_8_reg_9061 & add_ln36_32_reg_7755);
    tmp_15_fu_6625_p3 <= (select_ln29_10_reg_9069 & add_ln36_32_reg_7755);
    tmp_16_fu_4675_p3 <= (select_ln29_2_reg_7392 & add_ln36_33_fu_4670_p2);
    tmp_17_fu_5166_p3 <= (select_ln29_4_reg_8055 & add_ln36_33_reg_7861);
    tmp_18_fu_5673_p3 <= (select_ln29_6_reg_8562 & add_ln36_33_reg_7861);
    tmp_19_fu_6204_p3 <= (select_ln29_8_reg_9061 & add_ln36_33_reg_7861);
    tmp_1_fu_4361_p3 <= (select_ln29_2_fu_4323_p3 & trunc_ln36_2_fu_4357_p1);
    tmp_20_fu_6701_p3 <= (select_ln29_10_reg_9069 & add_ln36_33_reg_7861);
    tmp_21_fu_4778_p3 <= (select_ln29_2_reg_7392 & xor_ln36_1_fu_4773_p2);
    tmp_22_fu_4529_p17 <= ((ap_const_lv1_0 & tmp_61_reg_7510) & or_ln36_1_fu_4515_p2);
    tmp_23_fu_4632_p17 <= ((ap_const_lv1_0 & tmp_61_reg_7510) & or_ln36_2_fu_4618_p2);
    tmp_24_fu_4735_p17 <= ((ap_const_lv1_0 & tmp_61_reg_7510) & or_ln36_3_fu_4721_p2);
    tmp_25_fu_4889_p17 <= ((ap_const_lv1_0 & tmp_61_reg_7510) & or_ln36_4_fu_4875_p2);
    tmp_26_fu_5047_p17 <= ((ap_const_lv1_0 & tmp_70_fu_5027_p4) & or_ln36_5_fu_5022_p2);
    tmp_27_fu_5128_p17 <= ((ap_const_lv1_0 & tmp_70_reg_8264) & or_ln36_6_fu_5115_p2);
    tmp_28_fu_5209_p17 <= ((ap_const_lv1_0 & tmp_70_reg_8264) & or_ln36_7_fu_5196_p2);
    tmp_29_fu_5290_p17 <= ((ap_const_lv1_0 & tmp_70_reg_8264) & or_ln36_8_fu_5277_p2);
    tmp_2_fu_4829_p3 <= (select_ln29_4_fu_4822_p3 & trunc_ln36_2_reg_7400);
    tmp_30_fu_5396_p17 <= ((ap_const_lv1_0 & tmp_70_reg_8264) & or_ln36_9_fu_5383_p2);
    tmp_31_fu_5554_p17 <= ((ap_const_lv1_0 & tmp_71_fu_5534_p4) & or_ln36_10_fu_5529_p2);
    tmp_32_fu_5635_p17 <= ((ap_const_lv1_0 & tmp_71_reg_8763) & or_ln36_11_fu_5622_p2);
    tmp_33_fu_5716_p17 <= ((ap_const_lv1_0 & tmp_71_reg_8763) & or_ln36_12_fu_5703_p2);
    tmp_34_fu_5797_p17 <= ((ap_const_lv1_0 & tmp_71_reg_8763) & or_ln36_13_fu_5784_p2);
    tmp_35_fu_5927_p17 <= ((ap_const_lv1_0 & tmp_71_reg_8763) & or_ln36_14_fu_5914_p2);
    tmp_36_fu_6085_p17 <= ((ap_const_lv1_0 & tmp_72_fu_6065_p4) & or_ln36_15_fu_6060_p2);
    tmp_37_fu_6166_p17 <= ((ap_const_lv1_0 & tmp_72_reg_9271) & or_ln36_16_fu_6153_p2);
    tmp_38_fu_6247_p17 <= ((ap_const_lv1_0 & tmp_72_reg_9271) & or_ln36_17_fu_6234_p2);
    tmp_39_fu_6328_p17 <= ((ap_const_lv1_0 & tmp_72_reg_9271) & or_ln36_18_fu_6315_p2);
    tmp_3_fu_5352_p3 <= (select_ln29_6_fu_5345_p3 & trunc_ln36_2_reg_7400);
    tmp_40_fu_6409_p17 <= ((ap_const_lv1_0 & tmp_72_reg_9271) & or_ln36_19_fu_6396_p2);
    tmp_41_fu_6567_p17 <= ((ap_const_lv1_0 & tmp_73_fu_6547_p4) & or_ln36_20_fu_6542_p2);
    tmp_42_fu_6663_p17 <= ((ap_const_lv1_0 & tmp_73_reg_9754) & or_ln36_21_reg_9767);
    tmp_43_fu_6739_p17 <= ((ap_const_lv1_0 & tmp_73_reg_9754) & or_ln36_22_reg_9772);
    tmp_44_fu_6826_p17 <= ((ap_const_lv1_0 & tmp_73_reg_9754) & or_ln36_23_reg_9777);
    tmp_45_fu_6889_p17 <= ((ap_const_lv1_0 & tmp_73_reg_9754) & or_ln36_24_reg_9782);
    tmp_46_fu_7041_p4 <= bitcast_ln42_fu_7037_p1(30 downto 23);
    tmp_48_fu_4001_p3 <= (tmp_fu_3967_p4 & empty_58_fu_3997_p1);
    tmp_49_fu_4153_p3 <= (add_ln21_2_fu_4143_p2 & add_ln23_1_fu_4148_p2);
    tmp_4_fu_5883_p3 <= (select_ln29_8_fu_5857_p3 & trunc_ln36_2_reg_7400);
    tmp_50_cast_fu_4009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_4001_p3),64));
    tmp_50_fu_4185_p4 <= ap_phi_mux_i_3_phi_fu_3881_p4(4 downto 3);
    tmp_51_fu_4933_p4 <= empty_61_fu_4927_p2(4 downto 3);
    tmp_52_fu_5440_p4 <= empty_62_fu_5434_p2(4 downto 3);
    tmp_53_fu_5971_p4 <= empty_63_fu_5965_p2(4 downto 3);
    tmp_54_fu_6453_p4 <= empty_64_fu_6447_p2(4 downto 3);
    tmp_55_fu_4331_p4 <= p_dup7_fu_4291_p2(4 downto 3);
    tmp_56_fu_4963_p4 <= p_mid112_fu_4958_p2(4 downto 3);
    tmp_57_fu_5470_p4 <= p_mid114_fu_5465_p2(4 downto 3);
    tmp_58_fu_6001_p4 <= p_mid116_fu_5996_p2(4 downto 3);
    tmp_59_fu_6483_p4 <= p_mid118_fu_6478_p2(4 downto 3);
    tmp_5_fu_6366_p3 <= (select_ln29_10_reg_9069 & trunc_ln36_2_reg_7400);
    tmp_62_fu_4505_p4 <= add_ln36_1_fu_4500_p2(4 downto 3);
    tmp_63_fu_4608_p4 <= add_ln36_3_fu_4603_p2(4 downto 3);
    tmp_64_fu_4711_p4 <= add_ln36_5_fu_4706_p2(4 downto 3);
    tmp_65_fu_5247_p3 <= (select_ln29_4_reg_8055 & xor_ln36_1_reg_7967);
    tmp_66_fu_5754_p3 <= (select_ln29_6_reg_8562 & xor_ln36_1_reg_7967);
    tmp_67_fu_6285_p3 <= (select_ln29_8_reg_9061 & xor_ln36_1_reg_7967);
    tmp_68_fu_6788_p3 <= (select_ln29_10_reg_9069 & xor_ln36_1_reg_7967);
    tmp_69_fu_4865_p4 <= add_ln36_7_fu_4860_p2(4 downto 3);
    tmp_6_fu_4469_p3 <= (select_ln29_2_reg_7392 & add_ln36_fu_4464_p2);
    tmp_70_fu_5027_p4 <= select_ln29_5_fu_4981_p3(3 downto 2);
    tmp_71_fu_5534_p4 <= select_ln29_7_fu_5488_p3(3 downto 2);
    tmp_72_fu_6065_p4 <= select_ln29_9_fu_6019_p3(3 downto 2);
    tmp_73_fu_6547_p4 <= select_ln29_11_fu_6501_p3(3 downto 2);
    tmp_7_fu_4988_p3 <= (select_ln29_4_reg_8055 & add_ln36_reg_7644);
    tmp_8_fu_5495_p3 <= (select_ln29_6_reg_8562 & add_ln36_reg_7644);
    tmp_9_fu_6026_p3 <= (select_ln29_8_reg_9061 & add_ln36_reg_7644);
    tmp_fu_3967_p4 <= empty_reg_3796(7 downto 5);
    tmp_s_fu_4426_p17 <= ((ap_const_lv1_0 & tmp_61_reg_7510) & or_ln36_fu_4413_p2);
    trunc_ln21_fu_4113_p1 <= select_ln21_2_fu_4105_p3(3 - 1 downto 0);
    trunc_ln23_1_fu_4117_p1 <= select_ln21_fu_4073_p3(3 - 1 downto 0);
    trunc_ln36_1_fu_4311_p1 <= p_dup7_fu_4291_p2(3 - 1 downto 0);
    trunc_ln36_2_fu_4357_p1 <= select_ln29_fu_4303_p3(3 - 1 downto 0);
    trunc_ln36_3_fu_4399_p1 <= select_ln29_3_fu_4349_p3(2 - 1 downto 0);
    trunc_ln36_4_fu_5018_p1 <= select_ln29_5_fu_4981_p3(2 - 1 downto 0);
    trunc_ln36_5_fu_5525_p1 <= select_ln29_7_fu_5488_p3(2 - 1 downto 0);
    trunc_ln36_6_fu_6056_p1 <= select_ln29_9_fu_6019_p3(2 - 1 downto 0);
    trunc_ln36_7_fu_6538_p1 <= select_ln29_11_fu_6501_p3(2 - 1 downto 0);
    trunc_ln36_fu_4181_p1 <= ap_phi_mux_i_3_phi_fu_3881_p4(3 - 1 downto 0);
    trunc_ln42_fu_7051_p1 <= bitcast_ln42_fu_7037_p1(23 - 1 downto 0);
    trunc_ln7_fu_7017_p4 <= add_ln42_1_fu_7011_p2(63 downto 2);
    trunc_ln_fu_4029_p4 <= input_r(63 downto 2);
    xor_ln28_fu_4273_p2 <= (icmp_ln29_fu_4215_p2 xor ap_const_lv1_1);
    xor_ln36_1_fu_4773_p2 <= (trunc_ln36_2_reg_7400 xor ap_const_lv3_4);
    xor_ln36_2_fu_5864_p2 <= (trunc_ln36_1_reg_7384 xor ap_const_lv3_4);
    xor_ln36_fu_5840_p2 <= (trunc_ln36_reg_7187 xor ap_const_lv3_4);
    zext_ln23_fu_4161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_4153_p3),64));
    zext_ln28_1_fu_6999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_mid2_v_v_fu_6992_p3),64));
    zext_ln28_fu_4237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_2_fu_4229_p3),64));
    zext_ln36_10_fu_6514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_6508_p3),64));
    zext_ln36_11_fu_4579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_4572_p3),64));
    zext_ln36_12_fu_5091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_5085_p3),64));
    zext_ln36_13_fu_5598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_5592_p3),64));
    zext_ln36_14_fu_6129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_6123_p3),64));
    zext_ln36_15_fu_6631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_6625_p3),64));
    zext_ln36_16_fu_4682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_4675_p3),64));
    zext_ln36_17_fu_5172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_5166_p3),64));
    zext_ln36_18_fu_5679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_5673_p3),64));
    zext_ln36_19_fu_6210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6204_p3),64));
    zext_ln36_1_fu_4369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_4361_p3),64));
    zext_ln36_20_fu_6707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6701_p3),64));
    zext_ln36_21_fu_4785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_4778_p3),64));
    zext_ln36_22_fu_5253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_fu_5247_p3),64));
    zext_ln36_23_fu_5760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_5754_p3),64));
    zext_ln36_24_fu_6291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_6285_p3),64));
    zext_ln36_25_fu_6794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_6788_p3),64));
    zext_ln36_2_fu_4836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_4829_p3),64));
    zext_ln36_3_fu_5359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_5352_p3),64));
    zext_ln36_4_fu_5890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_5883_p3),64));
    zext_ln36_5_fu_6372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_6366_p3),64));
    zext_ln36_6_fu_4476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_4469_p3),64));
    zext_ln36_7_fu_4994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_4988_p3),64));
    zext_ln36_8_fu_5501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_5495_p3),64));
    zext_ln36_9_fu_6032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_6026_p3),64));
    zext_ln36_fu_6950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_1_fu_6944_p3),16));
    zext_ln42_1_fu_6972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln42_2_fu_6965_p3),11));
    zext_ln42_fu_6961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln42_1_fu_6954_p3),11));
end behav;
