-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=UNS;

CONTENT BEGIN
	0    :   4195347;
	1    :   4290774163;
	2    :   659;
	3    :   3148051;
	4    :   2451;
	5    :   1051155;
	6    :   2099859;
	7    :   19054947;
	8    :   114927;
	9    :   20087395;
	10   :   21136739;
	11   :   22186083;
	12   :   90351;
	13   :   9728819;
	14   :   12874643;
	15   :   21261875;
	16   :   1371795;
	17   :   9719603;
	18   :   4290039699;
	19   :   61679;
	20   :   8692531;
	21   :   5514131;
	22   :   8699443;
	23   :   4286856851;
	24   :   1417015;
	25   :   1417111;
	26   :   33007;
	27   :   1095029555;
	28   :   1075073939;
	29   :   21257779;
	30   :   2416275;
	31   :   22322995;
	32   :   3415955;
	33   :   4335;
	34   :   1213075;
	35   :   4294852847;
	36   :   659;
	[37..255]  :   0;
END;
