<stg><name>readData</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="6" to="7">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="7" to="8">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="8" to="9">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="9" to="10">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="10" to="11">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="11" to="12">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="12" to="13">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="13" to="14">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="14" to="15">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="15" to="16">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="16" to="17">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="17" to="18">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="18" to="19">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="19" to="20">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="20" to="21">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:1  %iic2_addr = getelementptr i32* %iic2, i64 268436546

]]></Node>
<StgValue><ssdm name="iic2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %iic2_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic2_addr)

]]></Node>
<StgValue><ssdm name="iic2_addr_read"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="31" st_id="9" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="32" st_id="10" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="33" st_id="11" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="34" st_id="12" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="35" st_id="13" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="36" st_id="14" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="37" st_id="15" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = mul i32 %iic2_addr_read, 789564908

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %iic2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic2_addr_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="39" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %iic2_addr, i32 %tmp_3, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="40" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)

]]></Node>
<StgValue><ssdm name="iic2_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="41" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)

]]></Node>
<StgValue><ssdm name="iic2_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="42" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)

]]></Node>
<StgValue><ssdm name="iic2_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="43" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)

]]></Node>
<StgValue><ssdm name="iic2_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="44" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %iic2, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)

]]></Node>
<StgValue><ssdm name="iic2_addr_resp"/></StgValue>
</operation>

<operation id="46" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0">
<![CDATA[
:8  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
