// Seed: 2413072399
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    output supply1 id_3
);
  logic id_5;
  assign id_5[1] = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd19,
    parameter id_2 = 32'd40
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1 : id_2]
);
  inout logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  parameter id_7 = 1;
  always id_3[1/-1 :-1|id_1][id_1 : ~-1] <= id_7;
  wire id_8;
  wire id_9, id_10, id_11;
endmodule
