$date
	Sat Jan 20 19:50:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Imeme_tb $end
$var wire 32 ! RD [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module Instr_mem $end
$var wire 32 % A [31:0] $end
$var wire 1 $ rst $end
$var wire 32 & RD [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
0$
0#
bx "
b0 !
$end
#150
b1000001000001010110011 !
b1000001000001010110011 &
b0 "
b0 %
1$
#160
b10100011000001010110011 !
b10100011000001010110011 &
b100 "
b100 %
#170
b10100100000001010110011 !
b10100100000001010110011 &
b1000 "
b1000 %
#670
