|test0
pin_CLOCK <= DVI_frame:inst.CL
CLOCK_50 => pll:inst1.inclk0
pin_LED[0] <= counter:inst14.num[0]
pin_LED[1] <= counter:inst14.num[1]
pin_LED[2] <= counter:inst14.num[2]
pin_LED[3] <= counter:inst14.num[3]
pin_LED[4] <= counter:inst14.num[4]
pin_LED[5] <= counter:inst14.num[5]
pin_LED[6] <= counter:inst14.num[6]
pin_LED[7] <= counter:inst14.num[7]
pin_TMDS[0] <= DVI_encoder:inst7.TDMS[0]
pin_TMDS[1] <= DVI_encoder:inst7.TDMS[1]
pin_TMDS[2] <= DVI_encoder:inst7.TDMS[2]


|test0|DVI_frame:inst
clock => VS~reg0.CLK
clock => HS~reg0.CLK
clock => frame[0]~reg0.CLK
clock => frame[1]~reg0.CLK
clock => frame[2]~reg0.CLK
clock => frame[3]~reg0.CLK
clock => frame[4]~reg0.CLK
clock => frame[5]~reg0.CLK
clock => frame[6]~reg0.CLK
clock => frame[7]~reg0.CLK
clock => frame[8]~reg0.CLK
clock => frame[9]~reg0.CLK
clock => frame[10]~reg0.CLK
clock => Y[0]~reg0.CLK
clock => Y[1]~reg0.CLK
clock => Y[2]~reg0.CLK
clock => Y[3]~reg0.CLK
clock => Y[4]~reg0.CLK
clock => Y[5]~reg0.CLK
clock => Y[6]~reg0.CLK
clock => Y[7]~reg0.CLK
clock => Y[8]~reg0.CLK
clock => Y[9]~reg0.CLK
clock => X[0]~reg0.CLK
clock => X[1]~reg0.CLK
clock => X[2]~reg0.CLK
clock => X[3]~reg0.CLK
clock => X[4]~reg0.CLK
clock => X[5]~reg0.CLK
clock => X[6]~reg0.CLK
clock => X[7]~reg0.CLK
clock => X[8]~reg0.CLK
clock => X[9]~reg0.CLK
clock => X[10]~reg0.CLK
clock => DE~reg0.CLK
clock => CL~reg0.CLK
clock => inPix[0]~reg0.CLK
clock => inPix[1]~reg0.CLK
clock => inPix[2]~reg0.CLK
clock => inPix[3]~reg0.CLK
clock => inPix[4]~reg0.CLK
clock => inPix[5]~reg0.CLK
clock => inPix[6]~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
CL <= CL~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[0] <= inPix[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[1] <= inPix[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[2] <= inPix[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[3] <= inPix[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[4] <= inPix[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[5] <= inPix[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inPix[6] <= inPix[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
DE <= DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[0] <= frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[1] <= frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[2] <= frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[3] <= frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[4] <= frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[5] <= frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[6] <= frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[7] <= frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[8] <= frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[9] <= frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame[10] <= frame[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test0|pll:inst1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|test0|pll:inst1|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test0|pll:inst1|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|test0|counter:inst14
clk => num[0]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[7]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test0|bit7:inst12
num[0] => ~NO_FANOUT~
num[1] => ~NO_FANOUT~
num[2] => ~NO_FANOUT~
num[3] => ~NO_FANOUT~
num[4] => ~NO_FANOUT~
num[5] => ~NO_FANOUT~
num[6] => ~NO_FANOUT~
num[7] => bit7.DATAIN
bit7 <= num[7].DB_MAX_OUTPUT_PORT_TYPE


|test0|counter:inst6
clk => num[0]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[7]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test0|bit7:inst11
num[0] => ~NO_FANOUT~
num[1] => ~NO_FANOUT~
num[2] => ~NO_FANOUT~
num[3] => ~NO_FANOUT~
num[4] => ~NO_FANOUT~
num[5] => ~NO_FANOUT~
num[6] => ~NO_FANOUT~
num[7] => bit7.DATAIN
bit7 <= num[7].DB_MAX_OUTPUT_PORT_TYPE


|test0|counter:inst5
clk => num[0]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[7]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test0|bit7:inst10
num[0] => ~NO_FANOUT~
num[1] => ~NO_FANOUT~
num[2] => ~NO_FANOUT~
num[3] => ~NO_FANOUT~
num[4] => ~NO_FANOUT~
num[5] => ~NO_FANOUT~
num[6] => ~NO_FANOUT~
num[7] => bit7.DATAIN
bit7 <= num[7].DB_MAX_OUTPUT_PORT_TYPE


|test0|counter:inst4
clk => num[0]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[7]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test0|bit0:inst13
num[0] => bit0.DATAIN
num[1] => ~NO_FANOUT~
num[2] => ~NO_FANOUT~
num[3] => ~NO_FANOUT~
num[4] => ~NO_FANOUT~
num[5] => ~NO_FANOUT~
num[6] => ~NO_FANOUT~
bit0 <= num[0].DB_MAX_OUTPUT_PORT_TYPE


|test0|DVI_encoder:inst7
inPix[0] => TDMS[2].IN0
inPix[1] => TDMS[0].OUTPUTSELECT
inPix[1] => TDMS[1].OUTPUTSELECT
inPix[1] => TDMS[2].OUTPUTSELECT
inPix[1] => TDMS[2].IN1
inPix[2] => TDMS[0].OUTPUTSELECT
inPix[2] => TDMS[1].OUTPUTSELECT
inPix[2] => TDMS[2].OUTPUTSELECT
inPix[2] => TDMS[2].IN1
inPix[3] => TDMS[0].OUTPUTSELECT
inPix[3] => TDMS[1].OUTPUTSELECT
inPix[3] => TDMS[2].OUTPUTSELECT
inPix[3] => TDMS[2].IN1
inPix[4] => TDMS[0].OUTPUTSELECT
inPix[4] => TDMS[1].OUTPUTSELECT
inPix[4] => TDMS[2].OUTPUTSELECT
inPix[4] => TDMS[2].IN1
inPix[5] => TDMS[0].OUTPUTSELECT
inPix[5] => TDMS[1].OUTPUTSELECT
inPix[5] => TDMS[2].OUTPUTSELECT
inPix[5] => TDMS[2].IN1
inPix[6] => TDMS[0].OUTPUTSELECT
inPix[6] => TDMS[1].OUTPUTSELECT
inPix[6] => TDMS[2].OUTPUTSELECT
inPix[6] => TDMS[2].IN1
VS => TDMS[2].DATAB
HS => TDMS[2].DATAB
DE => TDMS[2].DATAA
R[0] => TDMS[0].DATAB
R[1] => TDMS[0].DATAB
R[2] => TDMS[0].DATAB
R[3] => TDMS[0].DATAB
R[4] => TDMS[0].DATAB
R[5] => TDMS[0].DATAB
G[0] => TDMS[0].DATAA
G[1] => TDMS[1].DATAB
G[2] => TDMS[1].DATAB
G[3] => TDMS[1].DATAB
G[4] => TDMS[1].DATAB
G[5] => TDMS[1].DATAB
B[0] => TDMS[1].DATAB
B[1] => TDMS[1].DATAA
B[2] => TDMS[2].DATAB
B[3] => TDMS[2].DATAB
B[4] => TDMS[2].DATAB
B[5] => TDMS[2].DATAB
TDMS[0] <= TDMS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TDMS[1] <= TDMS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TDMS[2] <= TDMS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|test0|DVI_rgb:inst8
frame[0] => Add0.IN11
frame[0] => Add1.IN12
frame[1] => Add0.IN10
frame[1] => Add1.IN11
frame[2] => Add0.IN9
frame[2] => Add1.IN10
frame[3] => Add0.IN8
frame[3] => Add1.IN9
frame[4] => Add0.IN7
frame[4] => Add1.IN8
frame[5] => Add0.IN6
frame[5] => Add1.IN7
frame[6] => Add0.IN5
frame[6] => Add1.IN6
frame[7] => Add0.IN4
frame[7] => Add1.IN5
frame[8] => Add0.IN3
frame[8] => Add1.IN4
frame[9] => Add0.IN2
frame[9] => Add1.IN3
frame[10] => Add0.IN1
frame[10] => Add1.IN2
X[0] => R.IN0
X[0] => LessThan2.IN22
X[0] => Add0.IN22
X[0] => R.DATAA
X[0] => G.DATAA
X[1] => LessThan2.IN21
X[1] => Add0.IN21
X[1] => R.DATAA
X[1] => G.DATAA
X[2] => LessThan2.IN20
X[2] => Add0.IN20
X[2] => R.DATAA
X[2] => G.DATAA
X[3] => LessThan2.IN19
X[3] => Add0.IN19
X[3] => R.DATAA
X[3] => G.DATAA
X[4] => LessThan2.IN18
X[4] => Add0.IN18
X[4] => R.DATAA
X[4] => G.DATAA
X[5] => LessThan2.IN17
X[5] => Add0.IN17
X[5] => R.DATAA
X[5] => G.DATAA
X[6] => LessThan2.IN16
X[6] => Add0.IN16
X[7] => LessThan2.IN15
X[7] => Add0.IN15
X[8] => LessThan2.IN14
X[8] => Add0.IN14
X[9] => LessThan2.IN13
X[9] => Add0.IN13
X[10] => LessThan2.IN12
X[10] => Add0.IN12
Y[0] => LessThan0.IN20
Y[0] => LessThan1.IN20
Y[0] => Add1.IN22
Y[0] => R.IN1
Y[1] => LessThan0.IN19
Y[1] => LessThan1.IN19
Y[1] => Add1.IN21
Y[2] => LessThan0.IN18
Y[2] => LessThan1.IN18
Y[2] => Add1.IN20
Y[3] => LessThan0.IN17
Y[3] => LessThan1.IN17
Y[3] => Add1.IN19
Y[4] => LessThan0.IN16
Y[4] => LessThan1.IN16
Y[4] => Add1.IN18
Y[5] => LessThan0.IN15
Y[5] => LessThan1.IN15
Y[5] => Add1.IN17
Y[6] => LessThan0.IN14
Y[6] => LessThan1.IN14
Y[6] => Add1.IN16
Y[7] => LessThan0.IN13
Y[7] => LessThan1.IN13
Y[7] => Add1.IN15
Y[8] => LessThan0.IN12
Y[8] => LessThan1.IN12
Y[8] => Add1.IN14
Y[9] => LessThan0.IN11
Y[9] => LessThan1.IN11
Y[9] => Add1.IN13
MASK => R.OUTPUTSELECT
MASK => R.OUTPUTSELECT
MASK => R.OUTPUTSELECT
MASK => R.OUTPUTSELECT
MASK => R.OUTPUTSELECT
MASK => R.OUTPUTSELECT
MASK => G.OUTPUTSELECT
MASK => G.OUTPUTSELECT
MASK => G.OUTPUTSELECT
MASK => G.OUTPUTSELECT
MASK => G.OUTPUTSELECT
MASK => G.OUTPUTSELECT
MASK => B.OUTPUTSELECT
MASK => B.OUTPUTSELECT
MASK => B.OUTPUTSELECT
MASK => B.OUTPUTSELECT
MASK => B.OUTPUTSELECT
MASK => B.OUTPUTSELECT
LIGHT => R.DATAB
LIGHT => R.DATAB
LIGHT => R.DATAB
LIGHT => R.DATAB
LIGHT => R.DATAB
LIGHT => R.DATAB
LIGHT => G.DATAB
LIGHT => G.DATAB
LIGHT => G.DATAB
LIGHT => G.DATAB
LIGHT => G.DATAB
LIGHT => G.DATAB
LIGHT => B.DATAB
LIGHT => B.DATAB
LIGHT => B.DATAB
LIGHT => B.DATAB
LIGHT => B.DATAB
LIGHT => B.DATAB
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18
PIXEL <= 161mux:inst17.OUT
SIGN[0] => 161mux:inst17.SEL0
SIGN[1] => 161mux:inst17.SEL1
SIGN[2] => 161mux:inst17.SEL2
SIGN[3] => 161mux:inst17.SEL3
ENABLE => 161mux:inst17.GN
X[0] => sign_0:inst0.x[0]
X[0] => sign_3:inst3.x[0]
X[0] => sign_2:inst2.x[0]
X[0] => sign_1:inst1.x[0]
X[0] => sign_6:inst6.x[0]
X[0] => sign_5:inst5.x[0]
X[0] => sign_4:inst4.x[0]
X[0] => sign_9:inst9.x[0]
X[0] => sign_8:inst8.x[0]
X[0] => sign_7:inst7.x[0]
X[1] => sign_0:inst0.x[1]
X[1] => sign_3:inst3.x[1]
X[1] => sign_2:inst2.x[1]
X[1] => sign_1:inst1.x[1]
X[1] => sign_6:inst6.x[1]
X[1] => sign_5:inst5.x[1]
X[1] => sign_4:inst4.x[1]
X[1] => sign_9:inst9.x[1]
X[1] => sign_8:inst8.x[1]
X[1] => sign_7:inst7.x[1]
X[2] => sign_0:inst0.x[2]
X[2] => sign_3:inst3.x[2]
X[2] => sign_2:inst2.x[2]
X[2] => sign_1:inst1.x[2]
X[2] => sign_6:inst6.x[2]
X[2] => sign_5:inst5.x[2]
X[2] => sign_4:inst4.x[2]
X[2] => sign_9:inst9.x[2]
X[2] => sign_8:inst8.x[2]
X[2] => sign_7:inst7.x[2]
Y[0] => sign_0:inst0.y[0]
Y[0] => sign_3:inst3.y[0]
Y[0] => sign_2:inst2.y[0]
Y[0] => sign_1:inst1.y[0]
Y[0] => sign_6:inst6.y[0]
Y[0] => sign_5:inst5.y[0]
Y[0] => sign_4:inst4.y[0]
Y[0] => sign_9:inst9.y[0]
Y[0] => sign_8:inst8.y[0]
Y[0] => sign_7:inst7.y[0]
Y[1] => sign_0:inst0.y[1]
Y[1] => sign_3:inst3.y[1]
Y[1] => sign_2:inst2.y[1]
Y[1] => sign_1:inst1.y[1]
Y[1] => sign_6:inst6.y[1]
Y[1] => sign_5:inst5.y[1]
Y[1] => sign_4:inst4.y[1]
Y[1] => sign_9:inst9.y[1]
Y[1] => sign_8:inst8.y[1]
Y[1] => sign_7:inst7.y[1]
Y[2] => sign_0:inst0.y[2]
Y[2] => sign_3:inst3.y[2]
Y[2] => sign_2:inst2.y[2]
Y[2] => sign_1:inst1.y[2]
Y[2] => sign_6:inst6.y[2]
Y[2] => sign_5:inst5.y[2]
Y[2] => sign_4:inst4.y[2]
Y[2] => sign_9:inst9.y[2]
Y[2] => sign_8:inst8.y[2]
Y[2] => sign_7:inst7.y[2]


|test0|SIGN_generator:inst18|161mux:inst17
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|test0|SIGN_generator:inst18|sign_0:inst0
x[0] => Equal0.IN31
x[0] => Equal1.IN1
x[0] => Equal2.IN1
x[0] => Equal3.IN31
x[1] => Equal0.IN0
x[1] => Equal1.IN31
x[1] => Equal2.IN0
x[1] => Equal3.IN30
x[2] => Equal0.IN30
x[2] => Equal1.IN0
x[2] => Equal2.IN31
x[2] => Equal3.IN0
y[0] => LessThan0.IN6
y[0] => LessThan1.IN6
y[0] => Equal4.IN31
y[0] => Equal5.IN31
y[1] => LessThan0.IN5
y[1] => LessThan1.IN5
y[1] => Equal4.IN30
y[1] => Equal5.IN1
y[2] => LessThan0.IN4
y[2] => LessThan1.IN4
y[2] => Equal4.IN29
y[2] => Equal5.IN0
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_3:inst3
x[0] => LessThan0.IN6
x[0] => LessThan1.IN6
x[0] => Equal2.IN1
x[0] => Equal3.IN31
x[0] => Equal4.IN1
x[1] => LessThan0.IN5
x[1] => LessThan1.IN5
x[1] => Equal2.IN0
x[1] => Equal3.IN30
x[1] => Equal4.IN31
x[2] => LessThan0.IN4
x[2] => LessThan1.IN4
x[2] => Equal2.IN31
x[2] => Equal3.IN0
x[2] => Equal4.IN0
y[0] => LessThan2.IN6
y[0] => LessThan3.IN6
y[0] => Equal0.IN31
y[0] => Equal1.IN31
y[0] => Equal5.IN1
y[1] => LessThan2.IN5
y[1] => LessThan3.IN5
y[1] => Equal0.IN30
y[1] => Equal1.IN1
y[1] => Equal5.IN0
y[2] => LessThan2.IN4
y[2] => LessThan3.IN4
y[2] => Equal0.IN29
y[2] => Equal1.IN0
y[2] => Equal5.IN31
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_2:inst2
x[0] => Add0.IN3
x[0] => LessThan0.IN6
x[0] => LessThan1.IN6
x[0] => LessThan2.IN6
x[0] => Equal3.IN1
x[1] => Add0.IN2
x[1] => LessThan0.IN5
x[1] => LessThan1.IN5
x[1] => LessThan2.IN5
x[1] => Equal3.IN31
x[2] => Add0.IN1
x[2] => LessThan0.IN4
x[2] => LessThan1.IN4
x[2] => LessThan2.IN4
x[2] => Equal3.IN0
y[0] => Add0.IN6
y[0] => Equal1.IN31
y[0] => Equal2.IN0
y[0] => Equal4.IN31
y[1] => Add0.IN5
y[1] => Equal1.IN30
y[1] => Equal2.IN31
y[1] => Equal4.IN1
y[2] => Add0.IN4
y[2] => Equal1.IN29
y[2] => Equal2.IN30
y[2] => Equal4.IN0
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_1:inst1
x[0] => Equal0.IN1
x[0] => Equal2.IN1
x[0] => Equal4.IN31
x[1] => Equal0.IN31
x[1] => Equal2.IN0
x[1] => Equal4.IN30
x[2] => Equal0.IN0
x[2] => Equal2.IN31
x[2] => Equal4.IN0
y[0] => Equal1.IN2
y[0] => Equal3.IN31
y[0] => Equal5.IN0
y[1] => Equal1.IN1
y[1] => Equal3.IN0
y[1] => Equal5.IN31
y[2] => Equal1.IN0
y[2] => Equal3.IN30
y[2] => Equal5.IN30
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_6:inst6
x[0] => Equal0.IN1
x[0] => Equal1.IN31
x[0] => Equal5.IN31
x[0] => Equal6.IN1
x[1] => Equal0.IN0
x[1] => Equal1.IN30
x[1] => Equal5.IN0
x[1] => Equal6.IN31
x[2] => Equal0.IN31
x[2] => Equal1.IN0
x[2] => Equal5.IN30
x[2] => Equal6.IN0
y[0] => LessThan0.IN6
y[0] => LessThan1.IN6
y[0] => Equal2.IN31
y[0] => Equal3.IN1
y[0] => Equal4.IN31
y[0] => Equal7.IN31
y[0] => Equal8.IN1
y[1] => LessThan0.IN5
y[1] => LessThan1.IN5
y[1] => Equal2.IN30
y[1] => Equal3.IN0
y[1] => Equal4.IN1
y[1] => Equal7.IN30
y[1] => Equal8.IN31
y[2] => LessThan0.IN4
y[2] => LessThan1.IN4
y[2] => Equal2.IN29
y[2] => Equal3.IN31
y[2] => Equal4.IN0
y[2] => Equal7.IN0
y[2] => Equal8.IN0
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_5:inst5
x[0] => LessThan0.IN6
x[0] => LessThan1.IN6
x[0] => Equal3.IN31
x[0] => Equal6.IN1
x[1] => LessThan0.IN5
x[1] => LessThan1.IN5
x[1] => Equal3.IN0
x[1] => Equal6.IN31
x[2] => LessThan0.IN4
x[2] => LessThan1.IN4
x[2] => Equal3.IN30
x[2] => Equal6.IN0
y[0] => Equal0.IN31
y[0] => Equal1.IN1
y[0] => Equal2.IN31
y[0] => Equal4.IN0
y[0] => Equal5.IN31
y[0] => Equal7.IN31
y[0] => Equal8.IN1
y[1] => Equal0.IN30
y[1] => Equal1.IN0
y[1] => Equal2.IN1
y[1] => Equal4.IN31
y[1] => Equal5.IN0
y[1] => Equal7.IN30
y[1] => Equal8.IN31
y[2] => Equal0.IN29
y[2] => Equal1.IN31
y[2] => Equal2.IN0
y[2] => Equal4.IN30
y[2] => Equal5.IN30
y[2] => Equal7.IN0
y[2] => Equal8.IN0
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_4:inst4
x[0] => Equal0.IN31
x[0] => Equal1.IN1
x[0] => Equal2.IN31
x[0] => Equal4.IN1
x[1] => Equal0.IN0
x[1] => Equal1.IN0
x[1] => Equal2.IN30
x[1] => Equal4.IN31
x[2] => Equal0.IN30
x[2] => Equal1.IN31
x[2] => Equal2.IN0
x[2] => Equal4.IN0
y[0] => LessThan0.IN6
y[0] => Equal3.IN1
y[0] => Equal5.IN2
y[1] => LessThan0.IN5
y[1] => Equal3.IN0
y[1] => Equal5.IN1
y[2] => LessThan0.IN4
y[2] => Equal3.IN31
y[2] => Equal5.IN0
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_9:inst9
x[0] => Equal0.IN1
x[0] => Equal1.IN31
x[0] => Equal5.IN1
x[0] => Equal6.IN31
x[1] => Equal0.IN0
x[1] => Equal1.IN30
x[1] => Equal5.IN31
x[1] => Equal6.IN0
x[2] => Equal0.IN31
x[2] => Equal1.IN0
x[2] => Equal5.IN0
x[2] => Equal6.IN30
y[0] => LessThan0.IN6
y[0] => LessThan1.IN6
y[0] => Equal2.IN31
y[0] => Equal3.IN1
y[0] => Equal4.IN31
y[0] => Equal7.IN0
y[0] => Equal8.IN31
y[1] => LessThan0.IN5
y[1] => LessThan1.IN5
y[1] => Equal2.IN30
y[1] => Equal3.IN0
y[1] => Equal4.IN1
y[1] => Equal7.IN31
y[1] => Equal8.IN0
y[2] => LessThan0.IN4
y[2] => LessThan1.IN4
y[2] => Equal2.IN29
y[2] => Equal3.IN31
y[2] => Equal4.IN0
y[2] => Equal7.IN30
y[2] => Equal8.IN30
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_8:inst8
x[0] => LessThan0.IN6
x[0] => LessThan1.IN6
x[0] => Equal4.IN31
x[0] => Equal5.IN1
x[1] => LessThan0.IN5
x[1] => LessThan1.IN5
x[1] => Equal4.IN0
x[1] => Equal5.IN31
x[2] => LessThan0.IN4
x[2] => LessThan1.IN4
x[2] => Equal4.IN30
x[2] => Equal5.IN0
y[0] => Equal0.IN2
y[0] => Equal1.IN31
y[0] => Equal2.IN1
y[0] => Equal3.IN31
y[1] => Equal0.IN1
y[1] => Equal1.IN30
y[1] => Equal2.IN0
y[1] => Equal3.IN1
y[2] => Equal0.IN0
y[2] => Equal1.IN29
y[2] => Equal2.IN31
y[2] => Equal3.IN0
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|test0|SIGN_generator:inst18|sign_7:inst7
x[0] => LessThan0.IN6
x[0] => LessThan1.IN6
x[0] => Equal2.IN1
x[0] => Equal3.IN1
x[0] => Equal5.IN31
x[1] => LessThan0.IN5
x[1] => LessThan1.IN5
x[1] => Equal2.IN31
x[1] => Equal3.IN0
x[1] => Equal5.IN30
x[2] => LessThan0.IN4
x[2] => LessThan1.IN4
x[2] => Equal2.IN0
x[2] => Equal3.IN31
x[2] => Equal5.IN0
y[0] => LessThan2.IN6
y[0] => Equal0.IN31
y[0] => Equal1.IN0
y[0] => Equal4.IN2
y[0] => Equal6.IN31
y[0] => Equal7.IN1
y[1] => LessThan2.IN5
y[1] => Equal0.IN30
y[1] => Equal1.IN31
y[1] => Equal4.IN1
y[1] => Equal6.IN0
y[1] => Equal7.IN0
y[2] => LessThan2.IN4
y[2] => Equal0.IN29
y[2] => Equal1.IN30
y[2] => Equal4.IN0
y[2] => Equal6.IN30
y[2] => Equal7.IN31
v <= v.DB_MAX_OUTPUT_PORT_TYPE


