{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669607976220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669607976224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:59:36 2022 " "Processing started: Sun Nov 27 20:59:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669607976224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607976224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CheckPoint3 -c CheckPoint3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CheckPoint3 -c CheckPoint3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607976224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669607976635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669607976635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg_3710.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg_3710.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexTo7Seg_3710 " "Found entity 1: hexTo7Seg_3710" {  } { { "hexTo7Seg_3710.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/hexTo7Seg_3710.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exram_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file exram_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exram.v 1 1 " "Found 1 design units, including 1 entities, in source file exram.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXRAM " "Found entity 1: EXRAM" {  } { { "EXRAM.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem_cpu " "Found entity 1: tb_mem_cpu" {  } { { "tb_mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/tb_mem_cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cpu " "Found entity 1: mem_cpu" {  } { { "mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrozylechecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file arrozylechecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrozYlecheCPU " "Found entity 1: arrozYlecheCPU" {  } { { "arrozYlecheCPU.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file controlfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/controlFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../CheckPoint1/shifter.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/rf_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/rf_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_ALU " "Found entity 1: RF_ALU" {  } { { "../CheckPoint1/RF_ALU.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../CheckPoint1/RegisterFile.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopenr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopenr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "../CheckPoint1/flopenr.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/pcalu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/pcalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcALU " "Found entity 1: pcALU" {  } { { "../CheckPoint1/pcALU.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../CheckPoint1/mux4.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../CheckPoint1/mux2.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/fpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/fpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpALU " "Found entity 1: fpALU" {  } { { "../CheckPoint1/fpALU.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../CheckPoint1/flopr.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../CheckPoint1/ALU.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapathdraft.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapathdraft.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapathDraft " "Found entity 1: datapathDraft" {  } { { "../CheckPoint2/datapathDraft.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapath_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapath_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Memory " "Found entity 1: Datapath_Memory" {  } { { "../CheckPoint2/Datapath_Memory.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669607982672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg0 mem_cpu.v(49) " "Verilog HDL Implicit Net warning at mem_cpu.v(49): created implicit net for \"seg0\"" {  } { { "mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669607982672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg1 mem_cpu.v(53) " "Verilog HDL Implicit Net warning at mem_cpu.v(53): created implicit net for \"seg1\"" {  } { { "mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669607982672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg2 mem_cpu.v(57) " "Verilog HDL Implicit Net warning at mem_cpu.v(57): created implicit net for \"seg2\"" {  } { { "mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669607982672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg3 mem_cpu.v(61) " "Verilog HDL Implicit Net warning at mem_cpu.v(61): created implicit net for \"seg3\"" {  } { { "mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669607982672 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "switches tb_mem_cpu.v(21) " "Verilog HDL error at tb_mem_cpu.v(21): object \"switches\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_mem_cpu.v" "" { Text "C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/tb_mem_cpu.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669607982672 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669607982771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 20:59:42 2022 " "Processing ended: Sun Nov 27 20:59:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669607982771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669607982771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669607982771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669607982771 ""}
