
SPI_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000002c8  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000031c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000031c  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000034c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000098  00000000  00000000  00000388  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000966  00000000  00000000  00000420  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000643  00000000  00000000  00000d86  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000446  00000000  00000000  000013c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000dc  00000000  00000000  00001810  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000457  00000000  00000000  000018ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000002cb  00000000  00000000  00001d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  0000200e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 1c 01 	call	0x238	; 0x238 <main>
  64:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_voidSetPinDirection>:



void	DIO_voidSetPinDirection(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8PinDir)
{
	if(Copy_u8PinID>=PIN0&&Copy_u8PinID<=PIN7)
  6c:	68 30       	cpi	r22, 0x08	; 8
  6e:	08 f0       	brcs	.+2      	; 0x72 <DIO_voidSetPinDirection+0x6>
  70:	6f c0       	rjmp	.+222    	; 0x150 <DIO_voidSetPinDirection+0xe4>
	{
		if(Copy_u8PinDir==PIN_OUTPUT)//Output
  72:	41 30       	cpi	r20, 0x01	; 1
  74:	a1 f5       	brne	.+104    	; 0xde <DIO_voidSetPinDirection+0x72>
		{
			switch(Copy_u8PortID)
  76:	81 30       	cpi	r24, 0x01	; 1
  78:	89 f0       	breq	.+34     	; 0x9c <DIO_voidSetPinDirection+0x30>
  7a:	28 f0       	brcs	.+10     	; 0x86 <DIO_voidSetPinDirection+0x1a>
  7c:	82 30       	cpi	r24, 0x02	; 2
  7e:	c9 f0       	breq	.+50     	; 0xb2 <DIO_voidSetPinDirection+0x46>
  80:	83 30       	cpi	r24, 0x03	; 3
  82:	11 f1       	breq	.+68     	; 0xc8 <DIO_voidSetPinDirection+0x5c>
  84:	08 95       	ret
			{
			case PORTA_ID:    SET_BIT(DDRA_REG,Copy_u8PinID); break;
  86:	2a b3       	in	r18, 0x1a	; 26
  88:	81 e0       	ldi	r24, 0x01	; 1
  8a:	90 e0       	ldi	r25, 0x00	; 0
  8c:	02 c0       	rjmp	.+4      	; 0x92 <DIO_voidSetPinDirection+0x26>
  8e:	88 0f       	add	r24, r24
  90:	99 1f       	adc	r25, r25
  92:	6a 95       	dec	r22
  94:	e2 f7       	brpl	.-8      	; 0x8e <DIO_voidSetPinDirection+0x22>
  96:	82 2b       	or	r24, r18
  98:	8a bb       	out	0x1a, r24	; 26
  9a:	08 95       	ret
			case PORTB_ID:    SET_BIT(DDRB_REG,Copy_u8PinID); break;
  9c:	27 b3       	in	r18, 0x17	; 23
  9e:	81 e0       	ldi	r24, 0x01	; 1
  a0:	90 e0       	ldi	r25, 0x00	; 0
  a2:	02 c0       	rjmp	.+4      	; 0xa8 <DIO_voidSetPinDirection+0x3c>
  a4:	88 0f       	add	r24, r24
  a6:	99 1f       	adc	r25, r25
  a8:	6a 95       	dec	r22
  aa:	e2 f7       	brpl	.-8      	; 0xa4 <DIO_voidSetPinDirection+0x38>
  ac:	82 2b       	or	r24, r18
  ae:	87 bb       	out	0x17, r24	; 23
  b0:	08 95       	ret
			case PORTC_ID:    SET_BIT(DDRC_REG,Copy_u8PinID); break;
  b2:	24 b3       	in	r18, 0x14	; 20
  b4:	81 e0       	ldi	r24, 0x01	; 1
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	02 c0       	rjmp	.+4      	; 0xbe <DIO_voidSetPinDirection+0x52>
  ba:	88 0f       	add	r24, r24
  bc:	99 1f       	adc	r25, r25
  be:	6a 95       	dec	r22
  c0:	e2 f7       	brpl	.-8      	; 0xba <DIO_voidSetPinDirection+0x4e>
  c2:	82 2b       	or	r24, r18
  c4:	84 bb       	out	0x14, r24	; 20
  c6:	08 95       	ret
			case PORTD_ID:    SET_BIT(DDRD_REG,Copy_u8PinID); break;
  c8:	21 b3       	in	r18, 0x11	; 17
  ca:	81 e0       	ldi	r24, 0x01	; 1
  cc:	90 e0       	ldi	r25, 0x00	; 0
  ce:	02 c0       	rjmp	.+4      	; 0xd4 <DIO_voidSetPinDirection+0x68>
  d0:	88 0f       	add	r24, r24
  d2:	99 1f       	adc	r25, r25
  d4:	6a 95       	dec	r22
  d6:	e2 f7       	brpl	.-8      	; 0xd0 <DIO_voidSetPinDirection+0x64>
  d8:	82 2b       	or	r24, r18
  da:	81 bb       	out	0x11, r24	; 17
  dc:	08 95       	ret

			default:   break;

			}
		}
		else if(Copy_u8PinDir==PIN_INPUT)//Input
  de:	41 11       	cpse	r20, r1
  e0:	37 c0       	rjmp	.+110    	; 0x150 <DIO_voidSetPinDirection+0xe4>
		{
			switch(Copy_u8PortID)
  e2:	81 30       	cpi	r24, 0x01	; 1
  e4:	91 f0       	breq	.+36     	; 0x10a <DIO_voidSetPinDirection+0x9e>
  e6:	28 f0       	brcs	.+10     	; 0xf2 <DIO_voidSetPinDirection+0x86>
  e8:	82 30       	cpi	r24, 0x02	; 2
  ea:	d9 f0       	breq	.+54     	; 0x122 <DIO_voidSetPinDirection+0xb6>
  ec:	83 30       	cpi	r24, 0x03	; 3
  ee:	29 f1       	breq	.+74     	; 0x13a <DIO_voidSetPinDirection+0xce>
  f0:	08 95       	ret
			{
			case PORTA_ID:   CLR_BIT(DDRA_REG,Copy_u8PinID); break;
  f2:	2a b3       	in	r18, 0x1a	; 26
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	02 c0       	rjmp	.+4      	; 0xfe <DIO_voidSetPinDirection+0x92>
  fa:	88 0f       	add	r24, r24
  fc:	99 1f       	adc	r25, r25
  fe:	6a 95       	dec	r22
 100:	e2 f7       	brpl	.-8      	; 0xfa <DIO_voidSetPinDirection+0x8e>
 102:	80 95       	com	r24
 104:	82 23       	and	r24, r18
 106:	8a bb       	out	0x1a, r24	; 26
 108:	08 95       	ret
			case PORTB_ID:   CLR_BIT(DDRB_REG,Copy_u8PinID); break;
 10a:	27 b3       	in	r18, 0x17	; 23
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	02 c0       	rjmp	.+4      	; 0x116 <DIO_voidSetPinDirection+0xaa>
 112:	88 0f       	add	r24, r24
 114:	99 1f       	adc	r25, r25
 116:	6a 95       	dec	r22
 118:	e2 f7       	brpl	.-8      	; 0x112 <DIO_voidSetPinDirection+0xa6>
 11a:	80 95       	com	r24
 11c:	82 23       	and	r24, r18
 11e:	87 bb       	out	0x17, r24	; 23
 120:	08 95       	ret
			case PORTC_ID:   CLR_BIT(DDRC_REG,Copy_u8PinID); break;
 122:	24 b3       	in	r18, 0x14	; 20
 124:	81 e0       	ldi	r24, 0x01	; 1
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	02 c0       	rjmp	.+4      	; 0x12e <DIO_voidSetPinDirection+0xc2>
 12a:	88 0f       	add	r24, r24
 12c:	99 1f       	adc	r25, r25
 12e:	6a 95       	dec	r22
 130:	e2 f7       	brpl	.-8      	; 0x12a <DIO_voidSetPinDirection+0xbe>
 132:	80 95       	com	r24
 134:	82 23       	and	r24, r18
 136:	84 bb       	out	0x14, r24	; 20
 138:	08 95       	ret
			case PORTD_ID:   CLR_BIT(DDRD_REG,Copy_u8PinID); break;
 13a:	21 b3       	in	r18, 0x11	; 17
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	02 c0       	rjmp	.+4      	; 0x146 <DIO_voidSetPinDirection+0xda>
 142:	88 0f       	add	r24, r24
 144:	99 1f       	adc	r25, r25
 146:	6a 95       	dec	r22
 148:	e2 f7       	brpl	.-8      	; 0x142 <DIO_voidSetPinDirection+0xd6>
 14a:	80 95       	com	r24
 14c:	82 23       	and	r24, r18
 14e:	81 bb       	out	0x11, r24	; 17
 150:	08 95       	ret

00000152 <DIO_voidSetPinValue>:
	}

}
void    DIO_voidSetPinValue(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8PinValue)
{
	if(Copy_u8PinID>=PIN0&&Copy_u8PinID<=PIN7)
 152:	68 30       	cpi	r22, 0x08	; 8
 154:	08 f0       	brcs	.+2      	; 0x158 <DIO_voidSetPinValue+0x6>
 156:	6f c0       	rjmp	.+222    	; 0x236 <DIO_voidSetPinValue+0xe4>
	{
		if(Copy_u8PinValue==PIN_HIGH)//High
 158:	41 30       	cpi	r20, 0x01	; 1
 15a:	a1 f5       	brne	.+104    	; 0x1c4 <DIO_voidSetPinValue+0x72>
		{

			switch(Copy_u8PortID)
 15c:	81 30       	cpi	r24, 0x01	; 1
 15e:	89 f0       	breq	.+34     	; 0x182 <DIO_voidSetPinValue+0x30>
 160:	28 f0       	brcs	.+10     	; 0x16c <DIO_voidSetPinValue+0x1a>
 162:	82 30       	cpi	r24, 0x02	; 2
 164:	c9 f0       	breq	.+50     	; 0x198 <DIO_voidSetPinValue+0x46>
 166:	83 30       	cpi	r24, 0x03	; 3
 168:	11 f1       	breq	.+68     	; 0x1ae <DIO_voidSetPinValue+0x5c>
 16a:	08 95       	ret
			{
			case PORTA_ID :    SET_BIT(PORTA_REG,Copy_u8PinID); break;
 16c:	2b b3       	in	r18, 0x1b	; 27
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	02 c0       	rjmp	.+4      	; 0x178 <DIO_voidSetPinValue+0x26>
 174:	88 0f       	add	r24, r24
 176:	99 1f       	adc	r25, r25
 178:	6a 95       	dec	r22
 17a:	e2 f7       	brpl	.-8      	; 0x174 <DIO_voidSetPinValue+0x22>
 17c:	82 2b       	or	r24, r18
 17e:	8b bb       	out	0x1b, r24	; 27
 180:	08 95       	ret
			case PORTB_ID :    SET_BIT(PORTB_REG,Copy_u8PinID); break;
 182:	28 b3       	in	r18, 0x18	; 24
 184:	81 e0       	ldi	r24, 0x01	; 1
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	02 c0       	rjmp	.+4      	; 0x18e <DIO_voidSetPinValue+0x3c>
 18a:	88 0f       	add	r24, r24
 18c:	99 1f       	adc	r25, r25
 18e:	6a 95       	dec	r22
 190:	e2 f7       	brpl	.-8      	; 0x18a <DIO_voidSetPinValue+0x38>
 192:	82 2b       	or	r24, r18
 194:	88 bb       	out	0x18, r24	; 24
 196:	08 95       	ret
			case PORTC_ID :    SET_BIT(PORTC_REG,Copy_u8PinID); break;
 198:	25 b3       	in	r18, 0x15	; 21
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	02 c0       	rjmp	.+4      	; 0x1a4 <DIO_voidSetPinValue+0x52>
 1a0:	88 0f       	add	r24, r24
 1a2:	99 1f       	adc	r25, r25
 1a4:	6a 95       	dec	r22
 1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <DIO_voidSetPinValue+0x4e>
 1a8:	82 2b       	or	r24, r18
 1aa:	85 bb       	out	0x15, r24	; 21
 1ac:	08 95       	ret
			case PORTD_ID :    SET_BIT(PORTD_REG,Copy_u8PinID); break;
 1ae:	22 b3       	in	r18, 0x12	; 18
 1b0:	81 e0       	ldi	r24, 0x01	; 1
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	02 c0       	rjmp	.+4      	; 0x1ba <DIO_voidSetPinValue+0x68>
 1b6:	88 0f       	add	r24, r24
 1b8:	99 1f       	adc	r25, r25
 1ba:	6a 95       	dec	r22
 1bc:	e2 f7       	brpl	.-8      	; 0x1b6 <DIO_voidSetPinValue+0x64>
 1be:	82 2b       	or	r24, r18
 1c0:	82 bb       	out	0x12, r24	; 18
 1c2:	08 95       	ret

			}
		}
		else if(Copy_u8PinValue==PIN_LOW)//Low
 1c4:	41 11       	cpse	r20, r1
 1c6:	37 c0       	rjmp	.+110    	; 0x236 <DIO_voidSetPinValue+0xe4>
		{
			switch(Copy_u8PortID)
 1c8:	81 30       	cpi	r24, 0x01	; 1
 1ca:	91 f0       	breq	.+36     	; 0x1f0 <DIO_voidSetPinValue+0x9e>
 1cc:	28 f0       	brcs	.+10     	; 0x1d8 <DIO_voidSetPinValue+0x86>
 1ce:	82 30       	cpi	r24, 0x02	; 2
 1d0:	d9 f0       	breq	.+54     	; 0x208 <DIO_voidSetPinValue+0xb6>
 1d2:	83 30       	cpi	r24, 0x03	; 3
 1d4:	29 f1       	breq	.+74     	; 0x220 <DIO_voidSetPinValue+0xce>
 1d6:	08 95       	ret
			{
			case PORTA_ID : CLR_BIT(PORTA_REG,Copy_u8PinID); break ;
 1d8:	2b b3       	in	r18, 0x1b	; 27
 1da:	81 e0       	ldi	r24, 0x01	; 1
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <DIO_voidSetPinValue+0x92>
 1e0:	88 0f       	add	r24, r24
 1e2:	99 1f       	adc	r25, r25
 1e4:	6a 95       	dec	r22
 1e6:	e2 f7       	brpl	.-8      	; 0x1e0 <DIO_voidSetPinValue+0x8e>
 1e8:	80 95       	com	r24
 1ea:	82 23       	and	r24, r18
 1ec:	8b bb       	out	0x1b, r24	; 27
 1ee:	08 95       	ret
			case PORTB_ID : CLR_BIT(PORTB_REG,Copy_u8PinID); break ;
 1f0:	28 b3       	in	r18, 0x18	; 24
 1f2:	81 e0       	ldi	r24, 0x01	; 1
 1f4:	90 e0       	ldi	r25, 0x00	; 0
 1f6:	02 c0       	rjmp	.+4      	; 0x1fc <DIO_voidSetPinValue+0xaa>
 1f8:	88 0f       	add	r24, r24
 1fa:	99 1f       	adc	r25, r25
 1fc:	6a 95       	dec	r22
 1fe:	e2 f7       	brpl	.-8      	; 0x1f8 <DIO_voidSetPinValue+0xa6>
 200:	80 95       	com	r24
 202:	82 23       	and	r24, r18
 204:	88 bb       	out	0x18, r24	; 24
 206:	08 95       	ret
			case PORTC_ID : CLR_BIT(PORTC_REG,Copy_u8PinID) ;break ;
 208:	25 b3       	in	r18, 0x15	; 21
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	02 c0       	rjmp	.+4      	; 0x214 <DIO_voidSetPinValue+0xc2>
 210:	88 0f       	add	r24, r24
 212:	99 1f       	adc	r25, r25
 214:	6a 95       	dec	r22
 216:	e2 f7       	brpl	.-8      	; 0x210 <DIO_voidSetPinValue+0xbe>
 218:	80 95       	com	r24
 21a:	82 23       	and	r24, r18
 21c:	85 bb       	out	0x15, r24	; 21
 21e:	08 95       	ret
			case PORTD_ID : CLR_BIT(PORTD_REG,Copy_u8PinID) ;break ;
 220:	22 b3       	in	r18, 0x12	; 18
 222:	81 e0       	ldi	r24, 0x01	; 1
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	02 c0       	rjmp	.+4      	; 0x22c <DIO_voidSetPinValue+0xda>
 228:	88 0f       	add	r24, r24
 22a:	99 1f       	adc	r25, r25
 22c:	6a 95       	dec	r22
 22e:	e2 f7       	brpl	.-8      	; 0x228 <DIO_voidSetPinValue+0xd6>
 230:	80 95       	com	r24
 232:	82 23       	and	r24, r18
 234:	82 bb       	out	0x12, r24	; 18
 236:	08 95       	ret

00000238 <main>:
#include "SPI_interface.h"



int main(){
	DIO_voidSetPinDirection(PORTC_ID, PIN7, PIN_OUTPUT); //LED
 238:	41 e0       	ldi	r20, 0x01	; 1
 23a:	67 e0       	ldi	r22, 0x07	; 7
 23c:	82 e0       	ldi	r24, 0x02	; 2
 23e:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinDirection>
	
	DIO_voidSetPinDirection(PORTB_ID, PIN4, PIN_INPUT);
 242:	40 e0       	ldi	r20, 0x00	; 0
 244:	64 e0       	ldi	r22, 0x04	; 4
 246:	81 e0       	ldi	r24, 0x01	; 1
 248:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB_ID, PIN5, PIN_INPUT);
 24c:	40 e0       	ldi	r20, 0x00	; 0
 24e:	65 e0       	ldi	r22, 0x05	; 5
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB_ID, PIN6, PIN_OUTPUT);
 256:	41 e0       	ldi	r20, 0x01	; 1
 258:	66 e0       	ldi	r22, 0x06	; 6
 25a:	81 e0       	ldi	r24, 0x01	; 1
 25c:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB_ID, PIN7, PIN_INPUT);
 260:	40 e0       	ldi	r20, 0x00	; 0
 262:	67 e0       	ldi	r22, 0x07	; 7
 264:	81 e0       	ldi	r24, 0x01	; 1
 266:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinDirection>
	
	SPI_Init_Slave();
 26a:	0e 94 4d 01 	call	0x29a	; 0x29a <SPI_Init_Slave>
	
	while(1){
		if(SPI_SendData('1')=='1'){
 26e:	81 e3       	ldi	r24, 0x31	; 49
 270:	0e 94 5d 01 	call	0x2ba	; 0x2ba <SPI_SendData>
 274:	81 33       	cpi	r24, 0x31	; 49
 276:	31 f4       	brne	.+12     	; 0x284 <main+0x4c>
			DIO_voidSetPinValue(PORTC_ID, PIN7, PIN_HIGH);
 278:	41 e0       	ldi	r20, 0x01	; 1
 27a:	67 e0       	ldi	r22, 0x07	; 7
 27c:	82 e0       	ldi	r24, 0x02	; 2
 27e:	0e 94 a9 00 	call	0x152	; 0x152 <DIO_voidSetPinValue>
 282:	f5 cf       	rjmp	.-22     	; 0x26e <main+0x36>

		}
		else if(SPI_SendData('0')=='0'){
 284:	80 e3       	ldi	r24, 0x30	; 48
 286:	0e 94 5d 01 	call	0x2ba	; 0x2ba <SPI_SendData>
 28a:	80 33       	cpi	r24, 0x30	; 48
 28c:	81 f7       	brne	.-32     	; 0x26e <main+0x36>
			DIO_voidSetPinValue(PORTC_ID, PIN7, PIN_LOW);
 28e:	40 e0       	ldi	r20, 0x00	; 0
 290:	67 e0       	ldi	r22, 0x07	; 7
 292:	82 e0       	ldi	r24, 0x02	; 2
 294:	0e 94 a9 00 	call	0x152	; 0x152 <DIO_voidSetPinValue>
 298:	ea cf       	rjmp	.-44     	; 0x26e <main+0x36>

0000029a <SPI_Init_Slave>:
	SET_BIT(SPCR,4);
	SET_BIT(SPCR,6);
}

void SPI_Init_Slave(){
	SET_BIT(SPCR,5);
 29a:	8d b1       	in	r24, 0x0d	; 13
 29c:	80 62       	ori	r24, 0x20	; 32
 29e:	8d b9       	out	0x0d, r24	; 13
	CLR_BIT(SPCR,3);
 2a0:	8d b1       	in	r24, 0x0d	; 13
 2a2:	87 7f       	andi	r24, 0xF7	; 247
 2a4:	8d b9       	out	0x0d, r24	; 13
	CLR_BIT(SPCR,2);
 2a6:	8d b1       	in	r24, 0x0d	; 13
 2a8:	8b 7f       	andi	r24, 0xFB	; 251
 2aa:	8d b9       	out	0x0d, r24	; 13
	CLR_BIT(SPCR,4);
 2ac:	8d b1       	in	r24, 0x0d	; 13
 2ae:	8f 7e       	andi	r24, 0xEF	; 239
 2b0:	8d b9       	out	0x0d, r24	; 13
	SET_BIT(SPCR,6);
 2b2:	8d b1       	in	r24, 0x0d	; 13
 2b4:	80 64       	ori	r24, 0x40	; 64
 2b6:	8d b9       	out	0x0d, r24	; 13
 2b8:	08 95       	ret

000002ba <SPI_SendData>:
}

u8 SPI_SendData(u8 data){
	SPDR=data;
 2ba:	8f b9       	out	0x0f, r24	; 15
	while(!GET_BIT(SPSR, 7));
 2bc:	77 9b       	sbis	0x0e, 7	; 14
 2be:	fe cf       	rjmp	.-4      	; 0x2bc <SPI_SendData+0x2>
	return SPDR;
 2c0:	8f b1       	in	r24, 0x0f	; 15

}
 2c2:	08 95       	ret

000002c4 <_exit>:
 2c4:	f8 94       	cli

000002c6 <__stop_program>:
 2c6:	ff cf       	rjmp	.-2      	; 0x2c6 <__stop_program>
