// Seed: 462255194
module module_0 (
    output wand id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    output supply0 id_8,
    input supply0 id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd27
) (
    output supply1 _id_0,
    output supply1 id_1,
    output wand id_2,
    input uwire id_3
    , id_5
);
  logic [1 : (  id_0  ?  1 'b0 : -1 'b0 )] id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign id_6 = -1;
  assign id_2 = id_3 > -1;
  wire id_7;
endmodule
