{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":76
      , "name":"AggregateTask0"
      , "children":
      [
        {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":106
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":107
              , "name":"__table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":155
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":108
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":109
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":111
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"64 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"4 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":110
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":112
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":129
      , "name":"MergeAndAggregateTask"
      , "children":
      [
        {
          "type":"inst"
          , "id":145
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":267
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":146
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":267
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":148
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"2"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":149
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"7"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":151
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"2"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":152
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"7"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":153
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":366
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"4"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":154
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":366
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"4"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":156
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":157
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"1"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":158
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"table"
              , "Start Cycle":"11"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":159
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":226
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined"
              , "Stall-free":"No"
              , "Stores to":"table"
              , "Start Cycle":"11"
              , "Latency":"7"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":160
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"1"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":161
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":162
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":185
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":186
              , "name":"table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":258
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":187
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":195
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":211
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":188
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":203
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":219
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":189
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":197
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":213
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":190
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":205
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":221
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":191
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":199
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":215
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":192
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":207
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":223
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":193
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":201
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":217
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":194
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":209
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":225
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"64 bits"
                  , "Bank depth":"2 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":196
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":198
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":200
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":202
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":204
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":206
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":208
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":210
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":212
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":214
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":216
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":218
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":220
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":222
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":224
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":226
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":110
      , "to":91
    }
    , {
      "from":110
      , "to":90
    }
    , {
      "from":110
      , "to":88
    }
    , {
      "from":109
      , "to":110
    }
    , {
      "from":86
      , "to":112
    }
    , {
      "from":89
      , "to":112
    }
    , {
      "from":112
      , "to":111
    }
    , {
      "from":196
      , "to":148
    }
    , {
      "from":196
      , "to":149
    }
    , {
      "from":196
      , "to":151
    }
    , {
      "from":196
      , "to":152
    }
    , {
      "from":196
      , "to":153
    }
    , {
      "from":195
      , "to":196
    }
    , {
      "from":198
      , "to":148
    }
    , {
      "from":198
      , "to":149
    }
    , {
      "from":198
      , "to":151
    }
    , {
      "from":198
      , "to":152
    }
    , {
      "from":198
      , "to":153
    }
    , {
      "from":197
      , "to":198
    }
    , {
      "from":200
      , "to":148
    }
    , {
      "from":200
      , "to":149
    }
    , {
      "from":200
      , "to":151
    }
    , {
      "from":200
      , "to":152
    }
    , {
      "from":200
      , "to":153
    }
    , {
      "from":199
      , "to":200
    }
    , {
      "from":202
      , "to":148
    }
    , {
      "from":202
      , "to":149
    }
    , {
      "from":202
      , "to":151
    }
    , {
      "from":202
      , "to":152
    }
    , {
      "from":202
      , "to":153
    }
    , {
      "from":201
      , "to":202
    }
    , {
      "from":204
      , "to":154
    }
    , {
      "from":204
      , "to":157
    }
    , {
      "from":204
      , "to":160
    }
    , {
      "from":203
      , "to":204
    }
    , {
      "from":206
      , "to":154
    }
    , {
      "from":206
      , "to":157
    }
    , {
      "from":206
      , "to":160
    }
    , {
      "from":205
      , "to":206
    }
    , {
      "from":208
      , "to":154
    }
    , {
      "from":208
      , "to":157
    }
    , {
      "from":208
      , "to":160
    }
    , {
      "from":207
      , "to":208
    }
    , {
      "from":210
      , "to":154
    }
    , {
      "from":210
      , "to":157
    }
    , {
      "from":210
      , "to":160
    }
    , {
      "from":209
      , "to":210
    }
    , {
      "from":145
      , "to":212
    }
    , {
      "from":156
      , "to":212
    }
    , {
      "from":161
      , "to":212
    }
    , {
      "from":212
      , "to":211
    }
    , {
      "from":145
      , "to":214
    }
    , {
      "from":156
      , "to":214
    }
    , {
      "from":161
      , "to":214
    }
    , {
      "from":214
      , "to":213
    }
    , {
      "from":145
      , "to":216
    }
    , {
      "from":156
      , "to":216
    }
    , {
      "from":161
      , "to":216
    }
    , {
      "from":216
      , "to":215
    }
    , {
      "from":145
      , "to":218
    }
    , {
      "from":156
      , "to":218
    }
    , {
      "from":161
      , "to":218
    }
    , {
      "from":218
      , "to":217
    }
    , {
      "from":146
      , "to":220
    }
    , {
      "from":158
      , "to":220
    }
    , {
      "from":159
      , "to":220
    }
    , {
      "from":162
      , "to":220
    }
    , {
      "from":220
      , "to":219
    }
    , {
      "from":146
      , "to":222
    }
    , {
      "from":158
      , "to":222
    }
    , {
      "from":159
      , "to":222
    }
    , {
      "from":162
      , "to":222
    }
    , {
      "from":222
      , "to":221
    }
    , {
      "from":146
      , "to":224
    }
    , {
      "from":158
      , "to":224
    }
    , {
      "from":159
      , "to":224
    }
    , {
      "from":162
      , "to":224
    }
    , {
      "from":224
      , "to":223
    }
    , {
      "from":146
      , "to":226
    }
    , {
      "from":158
      , "to":226
    }
    , {
      "from":159
      , "to":226
    }
    , {
      "from":162
      , "to":226
    }
    , {
      "from":226
      , "to":225
    }
  ]
}
