Classic Timing Analyzer report for projetoHardware
Fri May 05 17:47:18 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                         ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 27.820 ns                        ; unidadeControle:unidadeControle|state.Decode ; Alu[30]                     ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 47.63 MHz ( period = 20.996 ns ) ; unidadeControle:unidadeControle|state.Decode ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                              ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 47.63 MHz ( period = 20.996 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.771 ns               ;
; N/A                                     ; 47.63 MHz ( period = 20.994 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.771 ns               ;
; N/A                                     ; 47.66 MHz ( period = 20.984 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.763 ns               ;
; N/A                                     ; 47.66 MHz ( period = 20.984 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.763 ns               ;
; N/A                                     ; 47.74 MHz ( period = 20.946 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.713 ns               ;
; N/A                                     ; 47.74 MHz ( period = 20.946 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.713 ns               ;
; N/A                                     ; 47.74 MHz ( period = 20.946 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.713 ns               ;
; N/A                                     ; 47.86 MHz ( period = 20.893 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.681 ns               ;
; N/A                                     ; 47.87 MHz ( period = 20.892 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.673 ns               ;
; N/A                                     ; 47.87 MHz ( period = 20.891 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.681 ns               ;
; N/A                                     ; 47.87 MHz ( period = 20.890 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.673 ns               ;
; N/A                                     ; 47.89 MHz ( period = 20.881 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.673 ns               ;
; N/A                                     ; 47.89 MHz ( period = 20.881 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.673 ns               ;
; N/A                                     ; 47.89 MHz ( period = 20.880 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.665 ns               ;
; N/A                                     ; 47.89 MHz ( period = 20.880 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.665 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.843 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.623 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.843 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.623 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.843 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.623 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.615 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.615 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.615 ns               ;
; N/A                                     ; 47.99 MHz ( period = 20.837 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.618 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.835 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.618 ns               ;
; N/A                                     ; 48.02 MHz ( period = 20.825 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.610 ns               ;
; N/A                                     ; 48.02 MHz ( period = 20.825 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.610 ns               ;
; N/A                                     ; 48.03 MHz ( period = 20.821 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.598 ns               ;
; N/A                                     ; 48.03 MHz ( period = 20.819 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.598 ns               ;
; N/A                                     ; 48.06 MHz ( period = 20.809 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.590 ns               ;
; N/A                                     ; 48.06 MHz ( period = 20.809 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.590 ns               ;
; N/A                                     ; 48.07 MHz ( period = 20.805 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.593 ns               ;
; N/A                                     ; 48.07 MHz ( period = 20.804 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.579 ns               ;
; N/A                                     ; 48.07 MHz ( period = 20.803 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.593 ns               ;
; N/A                                     ; 48.07 MHz ( period = 20.802 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.579 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.793 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.576 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.793 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.585 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.793 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.585 ns               ;
; N/A                                     ; 48.10 MHz ( period = 20.792 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.571 ns               ;
; N/A                                     ; 48.10 MHz ( period = 20.792 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.571 ns               ;
; N/A                                     ; 48.10 MHz ( period = 20.791 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.576 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.787 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.560 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.787 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.560 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.787 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.560 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.786 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.572 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.786 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.572 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.786 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.572 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.783 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.550 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.783 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.550 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.783 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.550 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.781 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.568 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.781 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.568 ns               ;
; N/A                                     ; 48.14 MHz ( period = 20.771 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.540 ns               ;
; N/A                                     ; 48.14 MHz ( period = 20.771 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.540 ns               ;
; N/A                                     ; 48.14 MHz ( period = 20.771 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.540 ns               ;
; N/A                                     ; 48.16 MHz ( period = 20.764 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.545 ns               ;
; N/A                                     ; 48.16 MHz ( period = 20.762 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.545 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.757 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 20.546 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.757 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 20.546 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.757 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 20.546 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.757 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 20.546 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.755 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.535 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.755 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.535 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.755 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.535 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.755 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 20.535 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.754 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.521 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.754 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.521 ns               ;
; N/A                                     ; 48.18 MHz ( period = 20.754 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.521 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.752 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 20.521 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.752 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.537 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.752 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.537 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.751 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 20.534 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.751 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 20.534 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.751 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 20.534 ns               ;
; N/A                                     ; 48.21 MHz ( period = 20.743 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.518 ns               ;
; N/A                                     ; 48.21 MHz ( period = 20.743 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.518 ns               ;
; N/A                                     ; 48.21 MHz ( period = 20.743 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.518 ns               ;
; N/A                                     ; 48.21 MHz ( period = 20.743 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 20.527 ns               ;
; N/A                                     ; 48.21 MHz ( period = 20.743 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 20.527 ns               ;
; N/A                                     ; 48.23 MHz ( period = 20.733 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 20.503 ns               ;
; N/A                                     ; 48.23 MHz ( period = 20.733 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 20.503 ns               ;
; N/A                                     ; 48.23 MHz ( period = 20.733 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 20.503 ns               ;
; N/A                                     ; 48.28 MHz ( period = 20.714 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.487 ns               ;
; N/A                                     ; 48.28 MHz ( period = 20.714 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.487 ns               ;
; N/A                                     ; 48.28 MHz ( period = 20.714 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.487 ns               ;
; N/A                                     ; 48.30 MHz ( period = 20.705 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.480 ns               ;
; N/A                                     ; 48.30 MHz ( period = 20.703 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.480 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.693 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.472 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.693 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.472 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.683 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.482 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.683 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.482 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.683 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.482 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.682 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.682 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.682 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.681 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.462 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.680 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.460 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.680 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.460 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.680 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.460 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.679 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.462 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.679 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.452 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.679 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.452 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.679 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.452 ns               ;
; N/A                                     ; 48.38 MHz ( period = 20.669 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.454 ns               ;
; N/A                                     ; 48.38 MHz ( period = 20.669 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.454 ns               ;
; N/A                                     ; 48.41 MHz ( period = 20.655 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.422 ns               ;
; N/A                                     ; 48.41 MHz ( period = 20.655 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.422 ns               ;
; N/A                                     ; 48.41 MHz ( period = 20.655 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.422 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 20.456 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 20.456 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 20.456 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 20.456 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.653 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 20.448 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.653 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 20.448 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.653 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 20.448 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.653 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 20.448 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.652 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 20.445 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.651 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 20.437 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.649 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 20.431 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 20.444 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 20.444 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 20.444 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 20.423 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.647 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 20.436 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.647 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 20.436 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.647 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 20.436 ns               ;
; N/A                                     ; 48.45 MHz ( period = 20.640 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 20.437 ns               ;
; N/A                                     ; 48.45 MHz ( period = 20.640 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 20.437 ns               ;
; N/A                                     ; 48.45 MHz ( period = 20.639 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 20.429 ns               ;
; N/A                                     ; 48.45 MHz ( period = 20.639 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 20.429 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.631 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 20.404 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.631 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 20.404 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.631 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 20.404 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.630 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 20.413 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.630 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 20.413 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.630 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 20.413 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.629 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 20.405 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.629 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 20.405 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.629 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 20.405 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.627 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.419 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.627 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.419 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.627 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.419 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.626 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.407 ns               ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.407 ns               ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.397 ns               ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.397 ns               ;
; N/A                                     ; 48.49 MHz ( period = 20.624 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.397 ns               ;
; N/A                                     ; 48.51 MHz ( period = 20.615 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.403 ns               ;
; N/A                                     ; 48.51 MHz ( period = 20.614 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.399 ns               ;
; N/A                                     ; 48.51 MHz ( period = 20.614 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.399 ns               ;
; N/A                                     ; 48.51 MHz ( period = 20.613 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.403 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.611 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.399 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.611 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.399 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.611 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.399 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.608 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.377 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.608 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.377 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.608 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.377 ns               ;
; N/A                                     ; 48.53 MHz ( period = 20.604 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.381 ns               ;
; N/A                                     ; 48.54 MHz ( period = 20.603 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.395 ns               ;
; N/A                                     ; 48.54 MHz ( period = 20.603 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.395 ns               ;
; N/A                                     ; 48.54 MHz ( period = 20.602 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 20.381 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.598 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 20.393 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.598 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 20.393 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.598 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 20.393 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.598 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 20.393 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.596 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 20.382 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.595 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.394 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.595 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.394 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.595 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.394 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.594 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.380 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.594 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.380 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.594 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.380 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.593 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 20.368 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 20.381 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 20.381 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.372 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.372 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 20.381 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 20.373 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 20.373 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.372 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.591 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.358 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.591 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.358 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.591 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.358 ns               ;
; N/A                                     ; 48.58 MHz ( period = 20.584 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 20.374 ns               ;
; N/A                                     ; 48.58 MHz ( period = 20.584 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 20.374 ns               ;
; N/A                                     ; 48.58 MHz ( period = 20.583 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 20.377 ns               ;
; N/A                                     ; 48.58 MHz ( period = 20.583 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 20.377 ns               ;
; N/A                                     ; 48.58 MHz ( period = 20.583 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 20.377 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.582 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 20.373 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.582 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 20.373 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.582 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 20.373 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.582 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 20.373 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 20.355 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 20.362 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 20.355 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 20.355 ns               ;
; N/A                                     ; 48.60 MHz ( period = 20.578 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.353 ns               ;
; N/A                                     ; 48.60 MHz ( period = 20.577 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 20.354 ns               ;
; N/A                                     ; 48.60 MHz ( period = 20.577 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 20.348 ns               ;
; N/A                                     ; 48.60 MHz ( period = 20.576 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 20.361 ns               ;
; N/A                                     ; 48.60 MHz ( period = 20.576 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 20.361 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 27.820 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.717 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.716 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.661 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.645 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.629 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.628 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.617 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.588 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.529 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.505 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.450 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.439 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.428 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.402 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.401 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.392 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.366 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.313 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.246 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.106 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.984 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.894 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.838 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.791 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.790 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.757 ns  ; Registrador:B|Saida[0]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.735 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.719 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.703 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.702 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.691 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.662 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.614 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.603 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.579 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.524 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.513 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.502 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.476 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.475 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.466 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.440 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.436 ns  ; Registrador:B|Saida[1]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.387 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.320 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.280 ns  ; Registrador:pcReg|Saida[2]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.268 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.209 ns  ; Instr_Reg:IR|Instr15_0[1]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.180 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.177 ns  ; Instr_Reg:IR|Instr15_0[2]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.058 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.056 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.038 ns  ; Registrador:A|Saida[0]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.912 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.831 ns  ; Registrador:B|Saida[0]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.688 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.651 ns  ; Registrador:A|Saida[1]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.573 ns  ; Registrador:B|Saida[2]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.510 ns  ; Registrador:B|Saida[1]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.421 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.380 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.354 ns  ; Registrador:pcReg|Saida[2]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.342 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.318 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.317 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.283 ns  ; Instr_Reg:IR|Instr15_0[1]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.283 ns  ; Registrador:B|Saida[3]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.277 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.276 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.262 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.251 ns  ; Instr_Reg:IR|Instr15_0[2]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.246 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.230 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.229 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.221 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.218 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.205 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.189 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.189 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.188 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.177 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.148 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.130 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.130 ns  ; Registrador:A|Saida[2]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.130 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.126 ns  ; Instr_Reg:IR|Instr15_0[3]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.112 ns  ; Registrador:A|Saida[0]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.106 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.089 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.065 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.052 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.051 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.040 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.029 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.010 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.004 ns  ; Registrador:pcReg|Saida[3]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.003 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.002 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.999 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.993 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.989 ns  ; Instr_Reg:IR|Instr15_0[4]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.988 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.967 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.962 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.961 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.952 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.949 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.948 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.926 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.914 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.893 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.891 ns  ; Registrador:pcReg|Saida[4]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.877 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.873 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.861 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.860 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.849 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.847 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.841 ns  ; Instr_Reg:IR|Instr15_0[5]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.820 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.806 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.761 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.737 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.725 ns  ; Registrador:A|Saida[1]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.707 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.682 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.671 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.666 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.660 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.647 ns  ; Registrador:B|Saida[2]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.634 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.633 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.624 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.598 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.589 ns  ; Registrador:B|Saida[4]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.585 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.574 ns  ; Registrador:pcReg|Saida[6]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.545 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.544 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.478 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.439 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.427 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.398 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.362 ns  ; Registrador:A|Saida[3]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.358 ns  ; Instr_Reg:IR|Instr15_0[10]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.358 ns  ; Registrador:B|Saida[0]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.357 ns  ; Registrador:B|Saida[3]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.338 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.324 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.323 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.317 ns  ; Registrador:B|Saida[0]                               ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.268 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.252 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.237 ns  ; Registrador:pcReg|Saida[5]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.236 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.235 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.224 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.216 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.215 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.204 ns  ; Registrador:A|Saida[2]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.200 ns  ; Instr_Reg:IR|Instr15_0[3]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.195 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.174 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.153 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.136 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.097 ns  ; Instr_Reg:IR|Instr15_0[8]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.086 ns  ; Registrador:A|Saida[7]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.078 ns  ; Registrador:pcReg|Saida[3]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.070 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.063 ns  ; Instr_Reg:IR|Instr15_0[4]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.057 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.050 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.049 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.046 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.037 ns  ; Registrador:B|Saida[1]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.035 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.009 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 24.008 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 23.999 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 23.996 ns  ; Registrador:B|Saida[1]                               ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 23.994 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.990 ns  ; Registrador:A|Saida[4]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 23.989 ns  ; Registrador:B|Saida[0]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 23.978 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.973 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 23.965 ns  ; Registrador:pcReg|Saida[4]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 23.962 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.961 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.950 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.921 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.920 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 23.915 ns  ; Instr_Reg:IR|Instr15_0[5]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 23.907 ns  ; Instr_Reg:IR|Instr15_0[6]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 23.886 ns  ; Instr_Reg:IR|Instr15_0[7]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 23.881 ns  ; Registrador:pcReg|Saida[2]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 23.869 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 23.862 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 23.853 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[25] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 05 17:47:18 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 47.63 MHz between source register "unidadeControle:unidadeControle|state.Decode" and destination register "Registrador:pcReg|Saida[27]" (period= 20.996 ns)
    Info: + Longest register to register delay is 20.771 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
        Info: 2: + IC(0.490 ns) + CELL(0.398 ns) = 0.888 ns; Loc. = LCCOMB_X32_Y29_N24; Fanout = 81; COMB Node = 'unidadeControle:unidadeControle|WideOr31~1'
        Info: 3: + IC(0.939 ns) + CELL(0.420 ns) = 2.247 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 3; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 4: + IC(0.273 ns) + CELL(0.419 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~28'
        Info: 5: + IC(0.277 ns) + CELL(0.437 ns) = 3.653 ns; Loc. = LCCOMB_X31_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~30'
        Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X31_Y29_N2; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~31'
        Info: 7: + IC(0.729 ns) + CELL(0.150 ns) = 4.932 ns; Loc. = LCCOMB_X32_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~45'
        Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 5.341 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~32'
        Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.743 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~46'
        Info: 10: + IC(0.261 ns) + CELL(0.150 ns) = 6.154 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~33'
        Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 6.554 ns; Loc. = LCCOMB_X32_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~47'
        Info: 12: + IC(0.262 ns) + CELL(0.150 ns) = 6.966 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~34'
        Info: 13: + IC(0.252 ns) + CELL(0.150 ns) = 7.368 ns; Loc. = LCCOMB_X32_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~48'
        Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 7.775 ns; Loc. = LCCOMB_X32_Y31_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~35'
        Info: 15: + IC(0.445 ns) + CELL(0.150 ns) = 8.370 ns; Loc. = LCCOMB_X33_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~49'
        Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.770 ns; Loc. = LCCOMB_X33_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~36'
        Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 9.163 ns; Loc. = LCCOMB_X33_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~50'
        Info: 18: + IC(0.433 ns) + CELL(0.150 ns) = 9.746 ns; Loc. = LCCOMB_X34_Y31_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~37'
        Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 10.143 ns; Loc. = LCCOMB_X34_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~51'
        Info: 20: + IC(0.259 ns) + CELL(0.150 ns) = 10.552 ns; Loc. = LCCOMB_X34_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~38'
        Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 10.953 ns; Loc. = LCCOMB_X34_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~52'
        Info: 22: + IC(0.264 ns) + CELL(0.150 ns) = 11.367 ns; Loc. = LCCOMB_X34_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~39'
        Info: 23: + IC(0.252 ns) + CELL(0.150 ns) = 11.769 ns; Loc. = LCCOMB_X34_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~53'
        Info: 24: + IC(0.263 ns) + CELL(0.150 ns) = 12.182 ns; Loc. = LCCOMB_X34_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[21]~40'
        Info: 25: + IC(0.448 ns) + CELL(0.150 ns) = 12.780 ns; Loc. = LCCOMB_X34_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~54'
        Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 13.189 ns; Loc. = LCCOMB_X34_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 27: + IC(0.248 ns) + CELL(0.150 ns) = 13.587 ns; Loc. = LCCOMB_X34_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~55'
        Info: 28: + IC(0.262 ns) + CELL(0.150 ns) = 13.999 ns; Loc. = LCCOMB_X34_Y32_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[25]~42'
        Info: 29: + IC(0.249 ns) + CELL(0.150 ns) = 14.398 ns; Loc. = LCCOMB_X34_Y32_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~56'
        Info: 30: + IC(0.409 ns) + CELL(0.150 ns) = 14.957 ns; Loc. = LCCOMB_X35_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 31: + IC(0.249 ns) + CELL(0.150 ns) = 15.356 ns; Loc. = LCCOMB_X35_Y32_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~57'
        Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 15.768 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 33: + IC(0.253 ns) + CELL(0.275 ns) = 16.296 ns; Loc. = LCCOMB_X35_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[29]~58'
        Info: 34: + IC(0.263 ns) + CELL(0.275 ns) = 16.834 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 1; COMB Node = 'Ula32:Ula|Mux1~0'
        Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 17.237 ns; Loc. = LCCOMB_X35_Y32_N26; Fanout = 4; COMB Node = 'Ula32:Ula|Mux1~1'
        Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 17.642 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 1; COMB Node = 'Ula32:Ula|Equal0~13'
        Info: 37: + IC(0.266 ns) + CELL(0.408 ns) = 18.316 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula|Equal0~10'
        Info: 38: + IC(0.256 ns) + CELL(0.150 ns) = 18.722 ns; Loc. = LCCOMB_X35_Y32_N18; Fanout = 2; COMB Node = 'MuxBranch:MuxBranch|Result~0'
        Info: 39: + IC(0.256 ns) + CELL(0.150 ns) = 19.128 ns; Loc. = LCCOMB_X35_Y32_N20; Fanout = 28; COMB Node = 'wOrPCControl'
        Info: 40: + IC(0.983 ns) + CELL(0.660 ns) = 20.771 ns; Loc. = LCFF_X31_Y31_N17; Fanout = 3; REG Node = 'Registrador:pcReg|Saida[27]'
        Info: Total cell delay = 7.942 ns ( 38.24 % )
        Info: Total interconnect delay = 12.829 ns ( 61.76 % )
    Info: - Smallest clock skew is -0.011 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.865 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1372; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.865 ns; Loc. = LCFF_X31_Y31_N17; Fanout = 3; REG Node = 'Registrador:pcReg|Saida[27]'
            Info: Total cell delay = 1.526 ns ( 53.26 % )
            Info: Total interconnect delay = 1.339 ns ( 46.74 % )
        Info: - Longest clock path from clock "clock" to source register is 2.876 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1372; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.236 ns) + CELL(0.537 ns) = 2.876 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
            Info: Total cell delay = 1.526 ns ( 53.06 % )
            Info: Total interconnect delay = 1.350 ns ( 46.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "Alu[30]" through register "unidadeControle:unidadeControle|state.Decode" is 27.820 ns
    Info: + Longest clock path from clock "clock" to source register is 2.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1372; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.236 ns) + CELL(0.537 ns) = 2.876 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
        Info: Total cell delay = 1.526 ns ( 53.06 % )
        Info: Total interconnect delay = 1.350 ns ( 46.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 24.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
        Info: 2: + IC(0.490 ns) + CELL(0.398 ns) = 0.888 ns; Loc. = LCCOMB_X32_Y29_N24; Fanout = 81; COMB Node = 'unidadeControle:unidadeControle|WideOr31~1'
        Info: 3: + IC(0.939 ns) + CELL(0.420 ns) = 2.247 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 3; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 4: + IC(0.273 ns) + CELL(0.419 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~28'
        Info: 5: + IC(0.277 ns) + CELL(0.437 ns) = 3.653 ns; Loc. = LCCOMB_X31_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~30'
        Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X31_Y29_N2; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~31'
        Info: 7: + IC(0.729 ns) + CELL(0.150 ns) = 4.932 ns; Loc. = LCCOMB_X32_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~45'
        Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 5.341 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~32'
        Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.743 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~46'
        Info: 10: + IC(0.261 ns) + CELL(0.150 ns) = 6.154 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~33'
        Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 6.554 ns; Loc. = LCCOMB_X32_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~47'
        Info: 12: + IC(0.262 ns) + CELL(0.150 ns) = 6.966 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~34'
        Info: 13: + IC(0.252 ns) + CELL(0.150 ns) = 7.368 ns; Loc. = LCCOMB_X32_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~48'
        Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 7.775 ns; Loc. = LCCOMB_X32_Y31_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~35'
        Info: 15: + IC(0.445 ns) + CELL(0.150 ns) = 8.370 ns; Loc. = LCCOMB_X33_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~49'
        Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.770 ns; Loc. = LCCOMB_X33_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~36'
        Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 9.163 ns; Loc. = LCCOMB_X33_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~50'
        Info: 18: + IC(0.433 ns) + CELL(0.150 ns) = 9.746 ns; Loc. = LCCOMB_X34_Y31_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~37'
        Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 10.143 ns; Loc. = LCCOMB_X34_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~51'
        Info: 20: + IC(0.259 ns) + CELL(0.150 ns) = 10.552 ns; Loc. = LCCOMB_X34_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~38'
        Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 10.953 ns; Loc. = LCCOMB_X34_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~52'
        Info: 22: + IC(0.264 ns) + CELL(0.150 ns) = 11.367 ns; Loc. = LCCOMB_X34_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~39'
        Info: 23: + IC(0.252 ns) + CELL(0.150 ns) = 11.769 ns; Loc. = LCCOMB_X34_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~53'
        Info: 24: + IC(0.263 ns) + CELL(0.150 ns) = 12.182 ns; Loc. = LCCOMB_X34_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[21]~40'
        Info: 25: + IC(0.448 ns) + CELL(0.150 ns) = 12.780 ns; Loc. = LCCOMB_X34_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~54'
        Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 13.189 ns; Loc. = LCCOMB_X34_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 27: + IC(0.248 ns) + CELL(0.150 ns) = 13.587 ns; Loc. = LCCOMB_X34_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~55'
        Info: 28: + IC(0.262 ns) + CELL(0.150 ns) = 13.999 ns; Loc. = LCCOMB_X34_Y32_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[25]~42'
        Info: 29: + IC(0.249 ns) + CELL(0.150 ns) = 14.398 ns; Loc. = LCCOMB_X34_Y32_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~56'
        Info: 30: + IC(0.409 ns) + CELL(0.150 ns) = 14.957 ns; Loc. = LCCOMB_X35_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 31: + IC(0.249 ns) + CELL(0.150 ns) = 15.356 ns; Loc. = LCCOMB_X35_Y32_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~57'
        Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 15.768 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 33: + IC(0.253 ns) + CELL(0.275 ns) = 16.296 ns; Loc. = LCCOMB_X35_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[29]~58'
        Info: 34: + IC(0.263 ns) + CELL(0.275 ns) = 16.834 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 1; COMB Node = 'Ula32:Ula|Mux1~0'
        Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 17.237 ns; Loc. = LCCOMB_X35_Y32_N26; Fanout = 4; COMB Node = 'Ula32:Ula|Mux1~1'
        Info: 36: + IC(4.649 ns) + CELL(2.808 ns) = 24.694 ns; Loc. = PIN_A22; Fanout = 0; PIN Node = 'Alu[30]'
        Info: Total cell delay = 9.232 ns ( 37.39 % )
        Info: Total interconnect delay = 15.462 ns ( 62.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Fri May 05 17:47:18 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


