#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 19 20:09:41 2022
# Process ID: 18708
# Current directory: C:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.runs/synth_1
# Command line: vivado.exe -log DINO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DINO.tcl
# Log file: C:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.runs/synth_1/DINO.vds
# Journal file: C:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DINO.tcl -notrace
Command: synth_design -top DINO -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19460
WARNING: [Synth 8-2611] redeclaration of ansi port obstacle_height is not allowed [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:83]
WARNING: [Synth 8-6901] identifier 'Q_reg14' is used before its declaration [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:24]
WARNING: [Synth 8-6901] identifier 'Q_reg15' is used before its declaration [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:25]
WARNING: [Synth 8-6901] identifier 'Q_reg16' is used before its declaration [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:26]
WARNING: [Synth 8-6901] identifier 'Q_reg17' is used before its declaration [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:27]
WARNING: [Synth 8-6901] identifier 'Q_reg25' is used before its declaration [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:28]
WARNING: [Synth 8-6901] identifier 'Q_reg28' is used before its declaration [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1034.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DINO' [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:1]
	Parameter MHz bound to: 1000000 - type: integer 
	Parameter SYSTEM_FREQ bound to: 100000000 - type: integer 
	Parameter PROC_FREQ bound to: 50000000 - type: integer 
	Parameter GAME_FRAME_RT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/rodri/ECE350/final-project-team-18/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/rodri/ECE350/final-project-team-18/clock_divider.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:65]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.runs/synth_1/.Xil/Vivado-18708-DESKTOP-1ABTAGV/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (2#1) [C:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.runs/synth_1/.Xil/Vivado-18708-DESKTOP-1ABTAGV/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/rodri/ECE350/final-project-team-18/Processor/Wrapper.v:27]
	Parameter INSTR_FILE bound to: dino_assembly - type: string 
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/rodri/ECE350/final-project-team-18/Processor/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/rodri/ECE350/final-project-team-18/Processor/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_neg' [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_neg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_neg' (3#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_neg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (4#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/rodri/ECE350/final-project-team-18/Processor/fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/CLA_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'CLA_8' [C:/Users/rodri/ECE350/final-project-team-18/Processor/CLA_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_1' [C:/Users/rodri/ECE350/final-project-team-18/Processor/CLA_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_1' (5#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/CLA_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_8' (6#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/CLA_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_32' (7#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/CLA_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (8#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'fd' [C:/Users/rodri/ECE350/final-project-team-18/Processor/fd.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (9#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fd' (10#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/fd.v:1]
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/rodri/ECE350/final-project-team-18/Processor/decode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decode' (11#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'dx' [C:/Users/rodri/ECE350/final-project-team-18/Processor/dx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dx' (12#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/dx.v:1]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/rodri/ECE350/final-project-team-18/Processor/execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'type_control' [C:/Users/rodri/ECE350/final-project-team-18/Processor/type_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'type_control' (13#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/type_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (14#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (15#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/rodri/ECE350/final-project-team-18/Processor/ADD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (16#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'SUBTRACT' [C:/Users/rodri/ECE350/final-project-team-18/Processor/SUBTRACT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SUBTRACT' (17#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/SUBTRACT.v:1]
INFO: [Synth 8-6157] synthesizing module 'BIT_AND' [C:/Users/rodri/ECE350/final-project-team-18/Processor/BIT_AND.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BIT_AND' (18#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/BIT_AND.v:1]
INFO: [Synth 8-6157] synthesizing module 'BIT_OR' [C:/Users/rodri/ECE350/final-project-team-18/Processor/BIT_OR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BIT_OR' (19#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/BIT_OR.v:1]
INFO: [Synth 8-6157] synthesizing module 'SLL' [C:/Users/rodri/ECE350/final-project-team-18/Processor/SLL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SLL' (20#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/SLL.v:1]
INFO: [Synth 8-6157] synthesizing module 'SRA' [C:/Users/rodri/ECE350/final-project-team-18/Processor/SRA.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SRA' (21#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/SRA.v:1]
INFO: [Synth 8-6157] synthesizing module 'NOTEQUAL' [C:/Users/rodri/ECE350/final-project-team-18/Processor/NOT_EQUAL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NOTEQUAL' (22#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/NOT_EQUAL.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (23#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8_one_bit' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8_one_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4_one_bit' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4_one_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2_one_bit' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_one_bit' (24#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_one_bit' (25#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8_one_bit' (26#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (27#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/rodri/ECE350/final-project-team-18/Processor/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/rodri/ECE350/final-project-team-18/Processor/multiplier.v:1]
WARNING: [Synth 8-6090] variable 'P' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/multiplier.v:52]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (28#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/rodri/ECE350/final-project-team-18/Processor/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider' (29#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (30#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'overflow_struct' [C:/Users/rodri/ECE350/final-project-team-18/Processor/overflow_struct.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristate_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate_32' (31#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'overflow_struct' (32#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/overflow_struct.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_control' [C:/Users/rodri/ECE350/final-project-team-18/Processor/pc_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_control' (33#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/pc_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'execute' (34#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'pw' [C:/Users/rodri/ECE350/final-project-team-18/Processor/pw.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pw' (35#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/pw.v:1]
INFO: [Synth 8-6157] synthesizing module 'xm' [C:/Users/rodri/ECE350/final-project-team-18/Processor/xm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xm' (36#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/xm.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/rodri/ECE350/final-project-team-18/Processor/memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory' (37#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'mw' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mw.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mw' (38#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mw.v:1]
INFO: [Synth 8-6157] synthesizing module 'writeback' [C:/Users/rodri/ECE350/final-project-team-18/Processor/writeback.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristate_5' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate_5' (39#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (40#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/writeback.v:1]
INFO: [Synth 8-6157] synthesizing module 'bypass_struct' [C:/Users/rodri/ECE350/final-project-team-18/Processor/bypass_struct.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bypass_struct' (41#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/bypass_struct.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (42#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/rodri/ECE350/final-project-team-18/Processor/ROM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEMFILE bound to: 136'b0110010001101001011011100110111101011111011000010111001101110011011001010110110101100010011011000111100100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'dino_assembly.mem' is read successfully [C:/Users/rodri/ECE350/final-project-team-18/Processor/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (43#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/decoder_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_32' (44#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/decoder_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (45#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'tri_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tri_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tri_32' (46#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/tri_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (47#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/rodri/ECE350/final-project-team-18/Processor/RAM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (48#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (49#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/Wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:2]
	Parameter FILES_PATH bound to: C:/Users/rodri/ECE350/final-project-team-18/VGA/ - type: string 
	Parameter VIDEO_WIDTH bound to: 640 - type: integer 
	Parameter VIDEO_HEIGHT bound to: 480 - type: integer 
	Parameter PIXEL_COUNT bound to: 307200 - type: integer 
	Parameter PIXEL_ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter BITS_PER_COLOR bound to: 12 - type: integer 
	Parameter PALETTE_COLOR_COUNT bound to: 256 - type: integer 
	Parameter PALETTE_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter SPRITE_COUNT bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_SYNC_WIDTH bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_SYNC_START bound to: 656 - type: integer 
	Parameter H_SYNC_END bound to: 752 - type: integer 
	Parameter H_LINE bound to: 800 - type: integer 
	Parameter V_FRONT_PORCH bound to: 11 - type: integer 
	Parameter V_SYNC_WIDTH bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 31 - type: integer 
	Parameter V_SYNC_START bound to: 491 - type: integer 
	Parameter V_SYNC_END bound to: 493 - type: integer 
	Parameter V_LINE bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (50#1) [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGATimingGenerator.v:2]
WARNING: [Synth 8-689] width (12) of port connection 'x' does not match port width (10) of module 'VGATimingGenerator' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:55]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (9) of module 'VGATimingGenerator' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:56]
INFO: [Synth 8-6157] synthesizing module 'LFSR_5bit' [C:/Users/rodri/ECE350/final-project-team-18/LSFR_5bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_5bit' (51#1) [C:/Users/rodri/ECE350/final-project-team-18/LSFR_5bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR_4bit' [C:/Users/rodri/ECE350/final-project-team-18/LFSR_4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_4bit' (52#1) [C:/Users/rodri/ECE350/final-project-team-18/LFSR_4bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM_VGA' [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 456'b010000110011101000101111010101010111001101100101011100100111001100101111011100100110111101100100011100100110100100101111010001010100001101000101001100110011010100110000001011110110011001101001011011100110000101101100001011010111000001110010011011110110101001100101011000110111010000101101011101000110010101100001011011010010110100110001001110000010111101010110010001110100000100101111011010010110110101100001011001110110010100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/rodri/ECE350/final-project-team-18/VGA/image.mem' is read successfully [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_VGA' (53#1) [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM_VGA' is unconnected for instance 'ImageData' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:164]
WARNING: [Synth 8-7023] instance 'ImageData' of module 'RAM_VGA' has 5 connections declared, but only 4 given [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:164]
INFO: [Synth 8-6157] synthesizing module 'RAM_VGA__parameterized0' [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 464'b01000011001110100010111101010101011100110110010101110010011100110010111101110010011011110110010001110010011010010010111101000101010000110100010100110011001101010011000000101111011001100110100101101110011000010110110000101101011100000111001001101111011010100110010101100011011101000010110101110100011001010110000101101101001011010011000100111000001011110101011001000111010000010010111101100011011011110110110001101111011100100111001100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/rodri/ECE350/final-project-team-18/VGA/colors.mem' is read successfully [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_VGA__parameterized0' (53#1) [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM_VGA' is unconnected for instance 'ColorPalette' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:178]
WARNING: [Synth 8-7023] instance 'ColorPalette' of module 'RAM_VGA' has 5 connections declared, but only 4 given [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:178]
INFO: [Synth 8-6157] synthesizing module 'RAM_VGA__parameterized1' [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 3500 - type: integer 
	Parameter MEMFILE bound to: 448'b0100001100111010001011110101010101110011011001010111001001110011001011110111001001101111011001000111001001101001001011110100010101000011010001010011001100110101001100000010111101100110011010010110111001100001011011000010110101110000011100100110111101101010011001010110001101110100001011010111010001100101011000010110110100101101001100010011100000101111010101100100011101000001001011110110010001101001011011100110111100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/rodri/ECE350/final-project-team-18/VGA/dino.mem' is read successfully [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_VGA__parameterized1' (53#1) [C:/Users/rodri/ECE350/final-project-team-18/VGA/RAM_VGA.v:2]
WARNING: [Synth 8-689] width (20) of port connection 'addr' does not match port width (13) of module 'RAM_VGA__parameterized1' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:196]
WARNING: [Synth 8-689] width (1) of port connection 'dataOut' does not match port width (9) of module 'RAM_VGA__parameterized1' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:197]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM_VGA' is unconnected for instance 'SPRITE' [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:194]
WARNING: [Synth 8-7023] instance 'SPRITE' of module 'RAM_VGA' has 5 connections declared, but only 4 given [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:194]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (54#1) [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/rodri/ECE350/final-project-team-18/Scores/BCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'DigitDisplay' [C:/Users/rodri/ECE350/final-project-team-18/Scores/DigitDisplay.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DigitDisplay' (55#1) [C:/Users/rodri/ECE350/final-project-team-18/Scores/DigitDisplay.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (56#1) [C:/Users/rodri/ECE350/final-project-team-18/Scores/BCD.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CPU'. This will prevent further optimization [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display_control'. This will prevent further optimization [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debugger'. This will prevent further optimization [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Game_Score'. This will prevent further optimization [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:132]
INFO: [Synth 8-6155] done synthesizing module 'DINO' (57#1) [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.434 ; gain = 30.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1065.434 ; gain = 30.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1065.434 ; gain = 30.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1065.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debugger'
Finished Parsing XDC File [c:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debugger'
Parsing XDC File [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//7-segment' is not supported in the xdc constraint file. [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc:37]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc:63]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc:71]
Finished Parsing XDC File [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rodri/ECE350/final-project-team-18/VGA/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DINO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DINO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1122.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1122.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.727 ; gain = 88.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.727 ; gain = 88.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for debugger. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1122.727 ; gain = 88.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.727 ; gain = 88.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 4     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 128   
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1557  
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	            2700K Bit	(307200 X 9 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              30K Bit	(3500 X 9 bit)          RAMs := 1     
	               3K Bit	(256 X 12 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 4     
	   3 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 48    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/real_prod0, operation Mode is: A*B.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod0.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod0.
DSP Report: Generating DSP mult/real_prod_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult/real_prod_reg is absorbed into DSP mult/real_prod_reg.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod_reg.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod_reg.
DSP Report: Generating DSP mult/real_prod0, operation Mode is: A*B.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod0.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod0.
DSP Report: Generating DSP mult/real_prod_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult/real_prod_reg is absorbed into DSP mult/real_prod_reg.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod_reg.
DSP Report: operator mult/real_prod0 is absorbed into DSP mult/real_prod_reg.
DSP Report: Generating DSP dinoAddress, operation Mode is: C+A*(B:0x32).
DSP Report: operator dinoAddress is absorbed into DSP dinoAddress.
DSP Report: operator dinoAddress0 is absorbed into DSP dinoAddress.
DSP Report: Generating DSP imgAddress, operation Mode is: C+(A:0x280)*B.
DSP Report: operator imgAddress is absorbed into DSP imgAddress.
DSP Report: operator imgAddress0 is absorbed into DSP imgAddress.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg | 4096x29       | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM_VGA:                 | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
|RAM_VGA__parameterized0: | MemoryArray_reg | 256 x 12(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAM_VGA__parameterized1: | MemoryArray_reg | 3 K x 9(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multdiv       | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multdiv       | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multdiv       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multdiv       | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VGAController | C+A*(B:0x32)   | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | C+(A:0x280)*B  | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM_VGA:                 | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
|RAM_VGA__parameterized0: | MemoryArray_reg | 256 x 12(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAM_VGA__parameterized1: | MemoryArray_reg | 3 K x 9(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance CPU/InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/InstMem/dataOut_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ImageData/MemoryArray_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/ColorPalette/MemoryArray_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance display_control/SPRITE/MemoryArray_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |   138|
|4     |DSP48E1  |     6|
|7     |LUT1     |   251|
|8     |LUT2     |   801|
|9     |LUT3     |   273|
|10    |LUT4     |   365|
|11    |LUT5     |   548|
|12    |LUT6     |  1698|
|13    |MUXF7    |     7|
|14    |RAMB18E1 |     1|
|15    |RAMB36E1 |    85|
|27    |FDCE     |  1334|
|28    |FDRE     |   366|
|29    |IBUF     |     6|
|30    |OBUF     |    25|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1285.270 ; gain = 250.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1285.270 ; gain = 193.391
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1285.270 ; gain = 250.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1285.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1285.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 19 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1285.270 ; gain = 250.684
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/rodri/ECE350/final-project-team-18/project_8/project_8.runs/synth_1/DINO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DINO_utilization_synth.rpt -pb DINO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 20:11:34 2022...
