# Unconnected Input Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

cpu_unit.cache_ready
cpu_unit.uart_rx_data[7:0]
cpu_unit.uart_rx_valid
main_mem.addr_in[15:0]
main_mem.data_in[31:0]
main_mem.read_enable
main_mem.write_enable
