/*
 * $Copyright Open Broadcom Corporation$
 */


#ifndef __SOCREGS_H
#define __SOCREGS_H

#if defined(CONFIG_CYGNUS)
#define GMAC0_DEVCONTROL 0x18042000
#define FA_GMAC0_DEVCONTROL 0x18044000
#else
#define GMAC0_DEVCONTROL 0x18022000
#define FA_GMAC0_DEVCONTROL 0x18024000
#endif
#define ChipcommonA_ChipID 0x18000000
#define GMAC1_DEVCONTROL 0x18023000
#define FA_GMAC1_DEVCONTROL 0x18025000
#define CRU_CLKSET_KEY_OFFSET 0x1803f180
#define CRU_LCPLL2_CONTROL0 0x1803f548
#define CRU_LCPLL2_CONTROL0__PWRDWN 12
#define CRU_LCPLL2_CONTROL0__RESETB 11
#define CRU_LCPLL2_STATUS__LOCK 12
#define CRU_LCPLL2_CONTROL0__PWRDWN 12
#define CRU_LCPLL2_CONTROL0__RESETB 11
#define CRU_RESET__SGMII_RESET_N 8
#define CRU_RESET 0x1803f184
#define SGMII_CONFIG 0x1803f410
#define SGMII_CONFIG__RSTB_PLL 17
#define SGMII_CONFIG__RSTB_MDIOREGS 16
#define SGMII_CONFIG__TXD1G_FIFO_RSTB_WIDTH 4
#define SGMII_CONFIG__TXD1G_FIFO_RSTB_R 11
#define P5_MUX_CONFIG__P5_MODE_WIDTH 3
#define CRU_LCPLL2_CONTROL0__POST_RESETB 10
#define P5_MUX_CONFIG 0x1803f308
#define P5_MUX_CONFIG__P5_MODE_R 0
#define P5_MUX_CONFIG__P5_MODE_SGMII 0x0
#define P5_MUX_CONFIG__P5_MODE_GPHY3 0x4
#define P4_MUX_CONFIG 0x1803f30c
#define P4_MUX_CONFIG__P4_MODE_R 0
#define P4_MUX_CONFIG__P4_MODE_WIDTH 3
#define P4_MUX_CONFIG__P4_MODE_SGMII 0x0


#define CRU_RESET_OFFSET									0x1803f184
#define FA_AMAC_IDM0_IDM_RESET_CONTROL						0x18112800
#define FA_AMAC_IDM1_IDM_RESET_CONTROL						0x18113800
#define AMAC_IDM0_IDM_RESET_CONTROL							0x18110800
#define AMAC_IDM1_IDM_RESET_CONTROL							0x18111800
#if !defined(CONFIG_CYGNUS)
#define ChipcommonB_MII_Management_Control					0x18032000
#define ChipcommonB_MII_Management_Command_Data				0x18032004
#endif
#define ChipcommonB_MII_Management_Control__BSY				8
#define ChipcommonB_MII_Management_Control__PRE				7
#define ChipcommonB_MII_Management_Control__EXT				9
#define ChipcommonB_MII_Management_Command_Data__SB_R		30
#define ChipcommonB_MII_Management_Command_Data__PA_R		23
#define ChipcommonB_MII_Management_Command_Data__RA_R		18
#define ChipcommonB_MII_Management_Command_Data__TA_R		16
#define ChipcommonB_MII_Management_Command_Data__OP_R		28
#define CRU_RESET__ROBOSW_RESET_N							5
#define IHOST_SCU_INVALIDATE_ALL							0x1902000c
#define IHOST_SCU_CONTROL									0x19020000
#define IHOST_L2C_CACHE_ID									0x19022000

#if defined(CONFIG_CYGNUS)
#define SWITCH_GLOBAL_CONFIG 0x0301d194
#define SWITCH_GLOBAL_CONFIG_BASE 0x194
#define SWITCH_GLOBAL_CONFIG_OFFSET 0x0301d194
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_BYPASS_SWITCH 13
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_BYPASS_SWITCH_WIDTH 1
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_BYPASS_SWITCH_RESETVALUE 0x0
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_MII1_2G_MODE 12
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_MII1_2G_MODE_WIDTH 1
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_MII1_2G_MODE_RESETVALUE 0x0
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_DIRECT_GATE_PORT_L 11
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_DIRECT_GATE_PORT_R 8
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_DIRECT_GATE_PORT_WIDTH 4
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_DIRECT_GATE_PORT_RESETVALUE 0x0
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_REVID_L 7
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_REVID_R 0
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_REVID_WIDTH 8
#define SWITCH_GLOBAL_CONFIG__CDRU_SWITCH_REVID_RESETVALUE 0x01
#define SWITCH_GLOBAL_CONFIG__RESERVED_L 31
#define SWITCH_GLOBAL_CONFIG__RESERVED_R 14
#define SWITCH_GLOBAL_CONFIG_WIDTH 14
#define SWITCH_GLOBAL_CONFIG__WIDTH 14
#define SWITCH_GLOBAL_CONFIG_ALL_L 13
#define SWITCH_GLOBAL_CONFIG_ALL_R 0
#define SWITCH_GLOBAL_CONFIG__ALL_L 13
#define SWITCH_GLOBAL_CONFIG__ALL_R 0
#define SWITCH_GLOBAL_CONFIG_DATAMASK 0x00003fff
#define SWITCH_GLOBAL_CONFIG_RESETVALUE 0x1

#define CRMU_CHIP_IO_PAD_CONTROL 0x0301d0bc
#define CRMU_CHIP_IO_PAD_CONTROL_BASE 0x0bc
#define CRMU_CHIP_IO_PAD_CONTROL_OFFSET 0x0301d0bc
#define CRMU_CHIP_IO_PAD_CONTROL__CDRU_IOMUX_FORCE_PAD_IN 0
#define CRMU_CHIP_IO_PAD_CONTROL__CDRU_IOMUX_FORCE_PAD_IN_WIDTH 1
#define CRMU_CHIP_IO_PAD_CONTROL__CDRU_IOMUX_FORCE_PAD_IN_RESETVALUE 0x1
#define CRMU_CHIP_IO_PAD_CONTROL__RESERVED_L 31
#define CRMU_CHIP_IO_PAD_CONTROL__RESERVED_R 1
#define CRMU_CHIP_IO_PAD_CONTROL_WIDTH 1
#define CRMU_CHIP_IO_PAD_CONTROL__WIDTH 1
#define CRMU_CHIP_IO_PAD_CONTROL_ALL_L 0
#define CRMU_CHIP_IO_PAD_CONTROL_ALL_R 0
#define CRMU_CHIP_IO_PAD_CONTROL__ALL_L 0
#define CRMU_CHIP_IO_PAD_CONTROL__ALL_R 0
#define CRMU_CHIP_IO_PAD_CONTROL_DATAMASK 0x00000001
#define CRMU_CHIP_IO_PAD_CONTROL_RESETVALUE 0x1

#define ChipcommonB_MII_Management_Control 0x18003000
#define ChipcommonB_MII_Management_Control_BASE 0x000
#define ChipcommonB_MII_Management_Control__BYP 10
#define ChipcommonB_MII_Management_Control__BYP_WIDTH 1
#define ChipcommonB_MII_Management_Control__BYP_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Control__EXT 9
#define ChipcommonB_MII_Management_Control__EXT_WIDTH 1
#define ChipcommonB_MII_Management_Control__EXT_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Control__BSY 8
#define ChipcommonB_MII_Management_Control__BSY_WIDTH 1
#define ChipcommonB_MII_Management_Control__BSY_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Control__PRE 7
#define ChipcommonB_MII_Management_Control__PRE_WIDTH 1
#define ChipcommonB_MII_Management_Control__PRE_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Control__MDCDIV_L 6
#define ChipcommonB_MII_Management_Control__MDCDIV_R 0
#define ChipcommonB_MII_Management_Control__MDCDIV_WIDTH 7
#define ChipcommonB_MII_Management_Control__MDCDIV_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Control__RESERVED_L 31
#define ChipcommonB_MII_Management_Control__RESERVED_R 11
#define ChipcommonB_MII_Management_Control_WIDTH 11
#define ChipcommonB_MII_Management_Control__WIDTH 11
#define ChipcommonB_MII_Management_Control_ALL_L 10
#define ChipcommonB_MII_Management_Control_ALL_R 0
#define ChipcommonB_MII_Management_Control__ALL_L 10
#define ChipcommonB_MII_Management_Control__ALL_R 0
#define ChipcommonB_MII_Management_Control_DATAMASK 0x000007ff
#define ChipcommonB_MII_Management_Control_RDWRMASK 0xfffff800
#define ChipcommonB_MII_Management_Control_RESETVALUE 0x0

#define ChipcommonB_MII_Management_Command_Data 0x18003004
#define ChipcommonB_MII_Management_Command_Data_BASE 0x004
#define ChipcommonB_MII_Management_Command_Data__SB_L 31
#define ChipcommonB_MII_Management_Command_Data__OP_L 29
#define ChipcommonB_MII_Management_Command_Data__OP_R 28
#define ChipcommonB_MII_Management_Command_Data__OP_WIDTH 2
#define ChipcommonB_MII_Management_Command_Data__OP_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Command_Data__PA_L 27
#define ChipcommonB_MII_Management_Command_Data__PA_R 23
#define ChipcommonB_MII_Management_Command_Data__PA_WIDTH 5
#define ChipcommonB_MII_Management_Command_Data__PA_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Command_Data__RA_L 22
#define ChipcommonB_MII_Management_Command_Data__RA_R 18
#define ChipcommonB_MII_Management_Command_Data__RA_WIDTH 5
#define ChipcommonB_MII_Management_Command_Data__RA_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Command_Data__TA_L 17
#define ChipcommonB_MII_Management_Command_Data__TA_R 16
#define ChipcommonB_MII_Management_Command_Data__TA_WIDTH 2
#define ChipcommonB_MII_Management_Command_Data__TA_RESETVALUE 0x0
#define ChipcommonB_MII_Management_Command_Data__Data_L 15
#define ChipcommonB_MII_Management_Command_Data__Data_R 0
#define ChipcommonB_MII_Management_Command_Data__Data_WIDTH 16
#define ChipcommonB_MII_Management_Command_Data__Data_RESETVALUE 0x0000
#define ChipcommonB_MII_Management_Command_Data_WIDTH 32
#define ChipcommonB_MII_Management_Command_Data__WIDTH 32
#define ChipcommonB_MII_Management_Command_Data_ALL_L 31
#define ChipcommonB_MII_Management_Command_Data_ALL_R 0
#define ChipcommonB_MII_Management_Command_Data__ALL_L 31
#define ChipcommonB_MII_Management_Command_Data__ALL_R 0
#define ChipcommonB_MII_Management_Command_Data_DATAMASK 0xffffffff
#define ChipcommonB_MII_Management_Command_Data_RDWRMASK 0x00000000
#define ChipcommonB_MII_Management_Command_Data_RESETVALUE 0x0

#define ChipcommonG_MII_Management_Control 0x18002000
#define ChipcommonG_MII_Management_Control_BASE 0x000
#define ChipcommonG_MII_Management_Control__BYP 10
#define ChipcommonG_MII_Management_Control__BYP_WIDTH 1
#define ChipcommonG_MII_Management_Control__BYP_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Control__EXT 9
#define ChipcommonG_MII_Management_Control__EXT_WIDTH 1
#define ChipcommonG_MII_Management_Control__EXT_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Control__BSY 8
#define ChipcommonG_MII_Management_Control__BSY_WIDTH 1
#define ChipcommonG_MII_Management_Control__BSY_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Control__PRE 7
#define ChipcommonG_MII_Management_Control__PRE_WIDTH 1
#define ChipcommonG_MII_Management_Control__PRE_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Control__MDCDIV_L 6
#define ChipcommonG_MII_Management_Control__MDCDIV_R 0
#define ChipcommonG_MII_Management_Control__MDCDIV_WIDTH 7
#define ChipcommonG_MII_Management_Control__MDCDIV_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Control__RESERVED_L 31
#define ChipcommonG_MII_Management_Control__RESERVED_R 11
#define ChipcommonG_MII_Management_Control_WIDTH 11
#define ChipcommonG_MII_Management_Control__WIDTH 11
#define ChipcommonG_MII_Management_Control_ALL_L 10
#define ChipcommonG_MII_Management_Control_ALL_R 0
#define ChipcommonG_MII_Management_Control__ALL_L 10
#define ChipcommonG_MII_Management_Control__ALL_R 0
#define ChipcommonG_MII_Management_Control_DATAMASK 0x000007ff
#define ChipcommonG_MII_Management_Control_RDWRMASK 0xfffff800
#define ChipcommonG_MII_Management_Control_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Command_Data 0x18002004
#define ChipcommonG_MII_Management_Command_Data_BASE 0x004
#define ChipcommonG_MII_Management_Command_Data__SB_L 31
#define ChipcommonG_MII_Management_Command_Data__SB_R 30
#define ChipcommonG_MII_Management_Command_Data__SB_WIDTH 2
#define ChipcommonG_MII_Management_Command_Data__SB_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Command_Data__OP_L 29
#define ChipcommonG_MII_Management_Command_Data__OP_R 28
#define ChipcommonG_MII_Management_Command_Data__OP_WIDTH 2
#define ChipcommonG_MII_Management_Command_Data__OP_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Command_Data__PA_L 27
#define ChipcommonG_MII_Management_Command_Data__PA_R 23
#define ChipcommonG_MII_Management_Command_Data__PA_WIDTH 5
#define ChipcommonG_MII_Management_Command_Data__PA_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Command_Data__RA_L 22
#define ChipcommonG_MII_Management_Command_Data__RA_R 18
#define ChipcommonG_MII_Management_Command_Data__RA_WIDTH 5
#define ChipcommonG_MII_Management_Command_Data__RA_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Command_Data__TA_L 17
#define ChipcommonG_MII_Management_Command_Data__TA_R 16
#define ChipcommonG_MII_Management_Command_Data__TA_WIDTH 2
#define ChipcommonG_MII_Management_Command_Data__TA_RESETVALUE 0x0
#define ChipcommonG_MII_Management_Command_Data__Data_L 15
#define ChipcommonG_MII_Management_Command_Data__Data_R 0
#define ChipcommonG_MII_Management_Command_Data__Data_WIDTH 16
#define ChipcommonG_MII_Management_Command_Data__Data_RESETVALUE 0x0000
#define ChipcommonG_MII_Management_Command_Data_WIDTH 32
#define ChipcommonG_MII_Management_Command_Data__WIDTH 32
#define ChipcommonG_MII_Management_Command_Data_ALL_L 31
#define ChipcommonG_MII_Management_Command_Data_ALL_R 0
#define ChipcommonG_MII_Management_Command_Data__ALL_L 31
#define ChipcommonG_MII_Management_Command_Data__ALL_R 0
#define ChipcommonG_MII_Management_Command_Data_DATAMASK 0xffffffff
#define ChipcommonG_MII_Management_Command_Data_RDWRMASK 0x00000000
#define ChipcommonG_MII_Management_Command_Data_RESETVALUE 0x0


#define AMAC_IDM0_IO_CONTROL_DIRECT 0x18110408
#define AMAC_IDM0_IO_CONTROL_DIRECT_BASE 0x408
#define AMAC_IDM0_IO_CONTROL_DIRECT__CT 31
#define AMAC_IDM0_IO_CONTROL_DIRECT__CT_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__CT_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__BYPASS_CT 30
#define AMAC_IDM0_IO_CONTROL_DIRECT__BYPASS_CT_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__BYPASS_CT_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARUSER_L 29
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARUSER_R 25
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARUSER_WIDTH 5
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARUSER_RESETVALUE 0xf
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWUSER_L 24
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWUSER_R 20
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWUSER_WIDTH 5
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWUSER_RESETVALUE 0xf
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARCACHE_L 19
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARCACHE_R 16
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARCACHE_WIDTH 4
#define AMAC_IDM0_IO_CONTROL_DIRECT__ARCACHE_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__LEDSCAN_FLOP_STAGES_L 13
#define AMAC_IDM0_IO_CONTROL_DIRECT__LEDSCAN_FLOP_STAGES_R 11
#define AMAC_IDM0_IO_CONTROL_DIRECT__LEDSCAN_FLOP_STAGES_WIDTH 3
#define AMAC_IDM0_IO_CONTROL_DIRECT__LEDSCAN_FLOP_STAGES_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWCACHE_L 10
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWCACHE_R 7
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWCACHE_WIDTH 4
#define AMAC_IDM0_IO_CONTROL_DIRECT__AWCACHE_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_250_SEL 6
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_250_SEL_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_250_SEL_RESETVALUE 0x1
#define AMAC_IDM0_IO_CONTROL_DIRECT__DIRECT_GMII_MODE 5
#define AMAC_IDM0_IO_CONTROL_DIRECT__DIRECT_GMII_MODE_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__DIRECT_GMII_MODE_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__TX_CLK_OUT_INVERT_EN 4
#define AMAC_IDM0_IO_CONTROL_DIRECT__TX_CLK_OUT_INVERT_EN_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__TX_CLK_OUT_INVERT_EN_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__DEST_SYNC_MODE_EN 3
#define AMAC_IDM0_IO_CONTROL_DIRECT__DEST_SYNC_MODE_EN_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__DEST_SYNC_MODE_EN_RESETVALUE 0x0
#define AMAC_IDM0_IO_CONTROL_DIRECT__SOURCE_SYNC_MODE_EN 2
#define AMAC_IDM0_IO_CONTROL_DIRECT__SOURCE_SYNC_MODE_EN_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__SOURCE_SYNC_MODE_EN_RESETVALUE 0x1
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_EN 0
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_EN_WIDTH 1
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_EN_RESETVALUE 0x1
#define AMAC_IDM0_IO_CONTROL_DIRECT__RESERVED_L 15
#define AMAC_IDM0_IO_CONTROL_DIRECT__RESERVED_R 14
#define AMAC_IDM0_IO_CONTROL_DIRECT_WIDTH 32
#define AMAC_IDM0_IO_CONTROL_DIRECT__WIDTH 32
#define AMAC_IDM0_IO_CONTROL_DIRECT_ALL_L 31
#define AMAC_IDM0_IO_CONTROL_DIRECT_ALL_R 0
#define AMAC_IDM0_IO_CONTROL_DIRECT__ALL_L 31
#define AMAC_IDM0_IO_CONTROL_DIRECT__ALL_R 0
#define AMAC_IDM0_IO_CONTROL_DIRECT_DATAMASK 0xffff3ffd
#define AMAC_IDM0_IO_CONTROL_DIRECT_RDWRMASK 0x0000c002
#define AMAC_IDM0_IO_CONTROL_DIRECT_RESETVALUE 0x1ef00045

#define IPROC_SRAU_REG_BASE		(0x18007000)
#endif

#endif /* __SOCREGS_H */
